Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : design
Design : cpu
Version: V-2023.12-SP5
Date   : Mon Dec  9 23:08:37 2024
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lec25dscc25_TT (File: /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db)

Local Link Library:

    {lec25dscc25_TT.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : nom_pvt
    Library : lec25dscc25_TT
    Process :   1.00
    Temperature :  25.00
    Voltage :   2.50
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   tsmcwire
Location       :   lec25dscc25_TT
Resistance     :   0.2642
Capacitance    :   0.000132782
Area           :   0.27
Slope          :   0.74
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     0.89
     2     1.48
     3     2.44
     4     3.18
     5     3.92



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : area
Design : cpu
Version: V-2023.12-SP5
Date   : Mon Dec  9 23:08:37 2024
****************************************

Library(s) Used:

    lec25dscc25_TT (File: /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db)

Number of ports:                         9122
Number of nets:                        312311
Number of cells:                       286911
Number of combinational cells:         258924
Number of sequential cells:             27692
Number of macros/black boxes:               0
Number of buf/inv:                      38044
Number of references:                     226

Combinational area:           16168850.355469
Buf/Inv area:                  1636103.829571
Noncombinational area:         4609447.353287
Macro/Black Box area:                0.000000
Net Interconnect area:          198983.089326

Total cell area:              20778297.708755
Total area:                   20977280.798082
1
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 2
        -transition_time
Design : cpu
Version: V-2023.12-SP5
Date   : Mon Dec  9 23:08:37 2024
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: lec25dscc25_TT
Wire Load Model Mode: top

  Startpoint: genblk2[0].what_the_fck/mstage[2]/next_mplier_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: genblk2[0].what_the_fck/mstage[3]/product_sum_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                                                               Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                   0.00       0.00
  clock network delay (ideal)                                                               0.00       0.00
  genblk2[0].what_the_fck/mstage[2]/next_mplier_reg[0]/CLK (dffs2)                0.00      0.00 #     0.00 r
  genblk2[0].what_the_fck/mstage[2]/next_mplier_reg[0]/Q (dffs2)                  0.22      0.21       0.21 f
  n115488 (net)                                                         3                   0.00       0.21 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/A[0] (cpu_DW02_mult_3)                         0.00       0.21 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/A[0] (net)                                     0.00       0.21 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1505/DIN (ib1s6)                    0.22      0.01       0.22 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1505/Q (ib1s6)                      0.09      0.07       0.29 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/n931 (net)                 2                   0.00       0.29 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1504/DIN (ib1s6)                    0.09      0.01       0.30 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1504/Q (ib1s6)                      0.08      0.05       0.35 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/n930 (net)                31                   0.00       0.35 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1362/DIN2 (and2s2)                  0.08      0.00       0.35 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1362/Q (and2s2)                     0.10      0.14       0.50 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/ab[0][53] (net)            2                   0.00       0.50 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U179/DIN2 (xor2s1)                   0.10      0.00       0.50 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U179/Q (xor2s1)                      0.20      0.23       0.73 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[1][52] (net)          1                   0.00       0.73 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_2_51/CIN (fadd1s2)                0.20      0.00       0.73 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_2_51/OUTS (fadd1s2)               0.22      0.42       1.15 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[2][51] (net)          1                   0.00       1.15 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_3_50/CIN (fadd1s3)                0.22      0.01       1.16 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_3_50/OUTS (fadd1s3)               0.21      0.49       1.65 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[3][50] (net)          3                   0.00       1.65 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U497/DIN2 (nnd2s2)                   0.21      0.00       1.65 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U497/Q (nnd2s2)                      0.17      0.06       1.71 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/n136 (net)                 1                   0.00       1.71 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U500/DIN3 (nnd3s2)                   0.17      0.00       1.71 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U500/Q (nnd3s2)                      0.33      0.16       1.87 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/CARRYB[4][49] (net)        1                   0.00       1.87 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_5_49/BIN (fadd1s3)                0.33      0.01       1.88 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_5_49/OUTS (fadd1s3)               0.18      0.39       2.27 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[5][49] (net)          3                   0.00       2.27 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1004/DIN1 (xor3s2)                  0.18      0.00       2.27 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1004/Q (xor3s2)                     0.24      0.26       2.54 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[6][48] (net)          1                   0.00       2.54 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_7_47/CIN (fadd1s3)                0.24      0.01       2.54 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_7_47/OUTS (fadd1s3)               0.22      0.50       3.04 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[7][47] (net)          3                   0.00       3.04 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U999/DIN1 (xor2s3)                   0.22      0.01       3.04 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U999/Q (xor2s3)                      0.16      0.21       3.25 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[8][46] (net)          3                   0.00       3.25 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U990/DIN1 (xor2s2)                   0.16      0.00       3.25 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U990/Q (xor2s2)                      0.16      0.21       3.46 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[9][45] (net)          1                   0.00       3.46 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_10_44/CIN (fadd1s3)               0.16      0.01       3.47 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_10_44/OUTS (fadd1s3)              0.16      0.34       3.81 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[10][44] (net)         1                   0.00       3.81 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_11_43/CIN (fadd1s3)               0.16      0.01       3.81 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_11_43/OUTS (fadd1s3)              0.17      0.46       4.27 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[11][43] (net)         1                   0.00       4.27 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_12_42/CIN (fadd1s3)               0.17      0.01       4.28 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_12_42/OUTS (fadd1s3)              0.16      0.34       4.62 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[12][42] (net)         1                   0.00       4.62 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_13_41/CIN (fadd1s3)               0.16      0.01       4.63 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_13_41/OUTS (fadd1s3)              0.17      0.46       5.09 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[13][41] (net)         1                   0.00       5.09 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_14_40/CIN (fadd1s3)               0.17      0.01       5.09 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_14_40/OUTS (fadd1s3)              0.16      0.34       5.43 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[14][40] (net)         1                   0.00       5.43 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S4_39/CIN (fadd1s3)                  0.16      0.01       5.44 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S4_39/OUTS (fadd1s3)                 0.16      0.46       5.89 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/SUMB[15][39] (net)         2                   0.00       5.89 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U244/DIN1 (xor2s1)                   0.16      0.00       5.90 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U244/Q (xor2s1)                      0.23      0.26       6.15 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/A1[52] (net)               2                   0.00       6.15 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/A[52] (cpu_DW01_add_147)                  0.00       6.15 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/A[52] (net)                               0.00       6.15 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U34/DIN2 (or2s2)                0.23      0.00       6.15 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U34/Q (or2s2)                   0.22      0.19       6.34 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n120 (net)            3                   0.00       6.34 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U4/DIN (i1s4)                   0.22      0.01       6.34 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U4/Q (i1s4)                     0.15      0.07       6.41 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n103 (net)            3                   0.00       6.41 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U15/DIN1 (nor3s2)               0.15      0.01       6.42 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U15/Q (nor3s2)                  0.26      0.14       6.55 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n105 (net)            1                   0.00       6.55 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U315/DIN2 (nnd2s2)              0.26      0.00       6.55 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U315/Q (nnd2s2)                 0.19      0.08       6.64 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n89 (net)             2                   0.00       6.64 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U125/DIN1 (oai21s2)             0.19      0.00       6.64 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U125/Q (oai21s2)                0.31      0.14       6.79 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n33 (net)             2                   0.00       6.79 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U60/DIN2 (nnd2s1)               0.31      0.00       6.79 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U60/Q (nnd2s1)                  0.20      0.09       6.87 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n80 (net)             1                   0.00       6.87 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U313/DIN2 (nnd2s2)              0.20      0.00       6.88 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U313/Q (nnd2s2)                 0.20      0.10       6.98 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n77 (net)             2                   0.00       6.98 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U310/DIN1 (nnd2s2)              0.20      0.00       6.98 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U310/Q (nnd2s2)                 0.14      0.06       7.04 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n76 (net)             1                   0.00       7.04 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U83/DIN1 (nnd2s2)               0.14      0.00       7.04 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U83/Q (nnd2s2)                  0.22      0.08       7.12 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/n74 (net)             1                   0.00       7.12 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U240/DIN1 (xnr2s3)              0.22      0.01       7.12 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U240/Q (xnr2s3)                 0.19      0.20       7.32 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/SUM[59] (net)         5                   0.00       7.32 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/SUM[59] (cpu_DW01_add_147)                0.00       7.32 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/PRODUCT[61] (net)                              0.00       7.32 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/PRODUCT[61] (cpu_DW02_mult_3)                  0.00       7.32 f
  genblk2[0].what_the_fck/mstage[3]/partial_product[61] (net)                               0.00       7.32 f
  genblk2[0].what_the_fck/mstage[3]/add_157/B[61] (cpu_DW01_add_95)                         0.00       7.32 f
  genblk2[0].what_the_fck/mstage[3]/add_157/B[61] (net)                                     0.00       7.32 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U182/DIN2 (or2s2)                     0.19      0.00       7.32 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U182/Q (or2s2)                        0.11      0.16       7.48 f
  genblk2[0].what_the_fck/mstage[3]/add_157/n61 (net)                   2                   0.00       7.48 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U50/DIN (ib1s1)                       0.11      0.00       7.49 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U50/Q (ib1s1)                         0.13      0.06       7.54 r
  genblk2[0].what_the_fck/mstage[3]/add_157/n60 (net)                   1                   0.00       7.54 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U177/DIN4 (or4s3)                     0.13      0.00       7.55 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U177/Q (or4s3)                        0.16      0.14       7.68 r
  genblk2[0].what_the_fck/mstage[3]/add_157/n47 (net)                   1                   0.00       7.68 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U30/DIN1 (oai21s2)                    0.16      0.00       7.68 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U30/Q (oai21s2)                       0.25      0.13       7.82 f
  genblk2[0].what_the_fck/mstage[3]/add_157/n46 (net)                   1                   0.00       7.82 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U149/DIN1 (aoi13s2)                   0.25      0.00       7.82 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U149/Q (aoi13s2)                      0.29      0.07       7.89 r
  genblk2[0].what_the_fck/mstage[3]/add_157/n42 (net)                   1                   0.00       7.89 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U125/DIN1 (xor2s2)                    0.29      0.00       7.90 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U125/Q (xor2s2)                       0.14      0.21       8.11 r
  genblk2[0].what_the_fck/mstage[3]/add_157/SUM[63] (net)               1                   0.00       8.11 r
  genblk2[0].what_the_fck/mstage[3]/add_157/SUM[63] (cpu_DW01_add_95)                       0.00       8.11 r
  genblk2[0].what_the_fck/mstage[3]/N64 (net)                                               0.00       8.11 r
  U116393/DIN1 (nnd2s2)                                                           0.14      0.00       8.11 r
  U116393/Q (nnd2s2)                                                              0.23      0.05       8.16 f
  n114752 (net)                                                         1                   0.00       8.16 f
  U116394/DIN1 (nnd2s2)                                                           0.23      0.00       8.17 f
  U116394/Q (nnd2s2)                                                              0.23      0.10       8.26 r
  n86894 (net)                                                          1                   0.00       8.26 r
  genblk2[0].what_the_fck/mstage[3]/product_sum_reg[63]/DIN (dffs1)               0.23      0.01       8.27 r
  data arrival time                                                                                    8.27

  clock clock (rise edge)                                                                   8.50       8.50
  clock network delay (ideal)                                                               0.00       8.50
  clock uncertainty                                                                        -0.10       8.40
  genblk2[0].what_the_fck/mstage[3]/product_sum_reg[63]/CLK (dffs1)                         0.00       8.40 r
  library setup time                                                                       -0.13       8.27
  data required time                                                                                   8.27
  ------------------------------------------------------------------------------------------------------------
  data required time                                                                                   8.27
  data arrival time                                                                                   -8.27
  ------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.00


  Startpoint: genblk2[1].what_the_fck/mstage[1]/next_mplier_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: genblk2[1].what_the_fck/mstage[2]/product_sum_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                                                               Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                   0.00       0.00
  clock network delay (ideal)                                                               0.00       0.00
  genblk2[1].what_the_fck/mstage[1]/next_mplier_reg[0]/CLK (dffs2)                0.00      0.00 #     0.00 r
  genblk2[1].what_the_fck/mstage[1]/next_mplier_reg[0]/Q (dffs2)                  0.21      0.20       0.20 f
  genblk2[1].what_the_fck/internal_mpliers[64] (net)                    1                   0.00       0.20 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/A[0] (cpu_DW02_mult_0)                         0.00       0.20 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/A[0] (net)                                     0.00       0.20 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/U1419/DIN (ib1s6)                    0.21      0.01       0.21 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/U1419/Q (ib1s6)                      0.11      0.08       0.29 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/n920 (net)                 3                   0.00       0.29 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/U1407/DIN (ib1s6)                    0.11      0.01       0.31 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/U1407/Q (ib1s6)                      0.06      0.04       0.35 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/n918 (net)                18                   0.00       0.35 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/U1338/DIN1 (and2s2)                  0.06      0.00       0.35 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/U1338/Q (and2s2)                     0.10      0.12       0.47 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/ab[0][60] (net)            2                   0.00       0.47 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/U413/DIN2 (xor2s2)                   0.10      0.00       0.47 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/U413/Q (xor2s2)                      0.16      0.20       0.67 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[1][59] (net)          1                   0.00       0.67 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_2_58/CIN (fadd1s3)                0.16      0.01       0.68 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_2_58/OUTS (fadd1s3)               0.16      0.34       1.02 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[2][58] (net)          1                   0.00       1.02 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_3_57/CIN (fadd1s3)                0.16      0.01       1.02 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_3_57/OUTS (fadd1s3)               0.17      0.46       1.49 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[3][57] (net)          1                   0.00       1.49 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_4_56/CIN (fadd1s3)                0.17      0.01       1.49 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_4_56/OUTS (fadd1s3)               0.16      0.34       1.83 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[4][56] (net)          1                   0.00       1.83 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_5_55/CIN (fadd1s3)                0.16      0.01       1.84 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_5_55/OUTS (fadd1s3)               0.17      0.46       2.30 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[5][55] (net)          1                   0.00       2.30 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_6_54/CIN (fadd1s3)                0.17      0.01       2.30 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_6_54/OUTS (fadd1s3)               0.16      0.34       2.64 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[6][54] (net)          1                   0.00       2.64 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_7_53/CIN (fadd1s3)                0.16      0.01       2.65 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_7_53/OUTS (fadd1s3)               0.17      0.46       3.11 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[7][53] (net)          1                   0.00       3.11 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_8_52/CIN (fadd1s3)                0.17      0.01       3.12 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_8_52/OUTS (fadd1s3)               0.16      0.34       3.46 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[8][52] (net)          1                   0.00       3.46 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_9_51/CIN (fadd1s3)                0.16      0.01       3.46 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_9_51/OUTS (fadd1s3)               0.17      0.46       3.92 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[9][51] (net)          1                   0.00       3.92 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_10_50/CIN (fadd1s3)               0.17      0.01       3.93 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_10_50/OUTS (fadd1s3)              0.16      0.34       4.27 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[10][50] (net)         1                   0.00       4.27 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_11_49/CIN (fadd1s3)               0.16      0.01       4.27 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_11_49/OUTS (fadd1s3)              0.17      0.46       4.73 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[11][49] (net)         1                   0.00       4.73 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_12_48/CIN (fadd1s3)               0.17      0.01       4.74 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_12_48/OUTS (fadd1s3)              0.16      0.34       5.08 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[12][48] (net)         1                   0.00       5.08 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_13_47/CIN (fadd1s3)               0.16      0.01       5.09 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_13_47/OUTS (fadd1s3)              0.17      0.46       5.55 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[13][47] (net)         1                   0.00       5.55 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_14_46/CIN (fadd1s3)               0.17      0.01       5.55 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/S2_14_46/OUTS (fadd1s3)              0.16      0.34       5.89 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[14][46] (net)         1                   0.00       5.89 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S4_45/CIN (fadd1s3)                  0.16      0.01       5.90 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/S4_45/OUTS (fadd1s3)                 0.16      0.45       6.35 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/SUMB[15][45] (net)         2                   0.00       6.35 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/U672/DIN1 (xor2s2)                   0.16      0.00       6.35 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/U672/Q (xor2s2)                      0.15      0.21       6.56 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/A1[58] (net)               2                   0.00       6.56 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/A[58] (cpu_DW01_add_143)                  0.00       6.56 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/A[58] (net)                               0.00       6.56 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U221/DIN2 (or2s2)               0.15      0.00       6.56 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U221/Q (or2s2)                  0.23      0.18       6.74 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/n70 (net)             4                   0.00       6.74 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U305/DIN2 (nnd3s2)              0.23      0.00       6.74 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U305/Q (nnd3s2)                 0.18      0.08       6.82 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/n76 (net)             1                   0.00       6.82 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U304/DIN1 (nnd2s2)              0.18      0.00       6.82 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U304/Q (nnd2s2)                 0.18      0.07       6.90 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/n73 (net)             1                   0.00       6.90 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U177/DIN2 (aoi21s3)             0.18      0.00       6.90 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U177/Q (aoi21s3)                0.23      0.12       7.02 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/n65 (net)             1                   0.00       7.02 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U66/DIN1 (nnd2s2)               0.23      0.00       7.02 f
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U66/Q (nnd2s2)                  0.19      0.09       7.11 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/n62 (net)             2                   0.00       7.11 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U47/DIN1 (xnr2s2)               0.19      0.00       7.11 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/U47/Q (xnr2s2)                  0.19      0.19       7.30 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/SUM[60] (net)         3                   0.00       7.30 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/FS_1/SUM[60] (cpu_DW01_add_143)                0.00       7.30 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/PRODUCT[62] (net)                              0.00       7.30 r
  genblk2[1].what_the_fck/mstage[2]/mult_145/PRODUCT[62] (cpu_DW02_mult_0)                  0.00       7.30 r
  genblk2[1].what_the_fck/mstage[2]/partial_product[62] (net)                               0.00       7.30 r
  genblk2[1].what_the_fck/mstage[2]/add_157/B[62] (cpu_DW01_add_91)                         0.00       7.30 r
  genblk2[1].what_the_fck/mstage[2]/add_157/B[62] (net)                                     0.00       7.30 r
  genblk2[1].what_the_fck/mstage[2]/add_157/U55/DIN1 (nor2s1)                     0.19      0.00       7.30 r
  genblk2[1].what_the_fck/mstage[2]/add_157/U55/Q (nor2s1)                        0.34      0.19       7.49 f
  genblk2[1].what_the_fck/mstage[2]/add_157/n2 (net)                    3                   0.00       7.49 f
  genblk2[1].what_the_fck/mstage[2]/add_157/U217/DIN2 (or4s3)                     0.34      0.00       7.49 f
  genblk2[1].what_the_fck/mstage[2]/add_157/U217/Q (or4s3)                        0.12      0.17       7.66 f
  genblk2[1].what_the_fck/mstage[2]/add_157/n48 (net)                   1                   0.00       7.66 f
  genblk2[1].what_the_fck/mstage[2]/add_157/U179/DIN2 (oai21s3)                   0.12      0.00       7.67 f
  genblk2[1].what_the_fck/mstage[2]/add_157/U179/Q (oai21s3)                      0.24      0.10       7.77 r
  genblk2[1].what_the_fck/mstage[2]/add_157/n47 (net)                   1                   0.00       7.77 r
  genblk2[1].what_the_fck/mstage[2]/add_157/U149/DIN1 (aoi13s2)                   0.24      0.00       7.77 r
  genblk2[1].what_the_fck/mstage[2]/add_157/U149/Q (aoi13s2)                      0.32      0.12       7.89 f
  genblk2[1].what_the_fck/mstage[2]/add_157/n43 (net)                   1                   0.00       7.89 f
  genblk2[1].what_the_fck/mstage[2]/add_157/U168/DIN2 (xor2s2)                    0.32      0.00       7.90 f
  genblk2[1].what_the_fck/mstage[2]/add_157/U168/Q (xor2s2)                       0.15      0.24       8.13 r
  genblk2[1].what_the_fck/mstage[2]/add_157/SUM[63] (net)               1                   0.00       8.13 r
  genblk2[1].what_the_fck/mstage[2]/add_157/SUM[63] (cpu_DW01_add_91)                       0.00       8.13 r
  genblk2[1].what_the_fck/mstage[2]/N64 (net)                                               0.00       8.13 r
  U94020/DIN1 (nnd2s3)                                                            0.15      0.01       8.14 r
  U94020/Q (nnd2s3)                                                               0.20      0.05       8.19 f
  n115333 (net)                                                         1                   0.00       8.19 f
  U94019/DIN1 (nnd2s3)                                                            0.20      0.01       8.19 f
  U94019/Q (nnd2s3)                                                               0.21      0.07       8.26 r
  n295892 (net)                                                         1                   0.00       8.26 r
  genblk2[1].what_the_fck/mstage[2]/product_sum_reg[63]/DIN (dffs1)               0.21      0.01       8.27 r
  data arrival time                                                                                    8.27

  clock clock (rise edge)                                                                   8.50       8.50
  clock network delay (ideal)                                                               0.00       8.50
  clock uncertainty                                                                        -0.10       8.40
  genblk2[1].what_the_fck/mstage[2]/product_sum_reg[63]/CLK (dffs1)                         0.00       8.40 r
  library setup time                                                                       -0.13       8.27
  data required time                                                                                   8.27
  ------------------------------------------------------------------------------------------------------------
  data required time                                                                                   8.27
  data arrival time                                                                                   -8.27
  ------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: rasam/num_entries_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                                Fanout     Trans      Incr       Path
  -----------------------------------------------------------------------------
  clock clock (rise edge)                                    0.00       0.00
  clock network delay (ideal)                                0.00       0.00
  input external delay                                       0.10       0.10 r
  reset (in)                                       0.00      0.00       0.10 r
  reset (net)                          284                   0.00       0.10 r
  U260948/DIN (ib1s6)                              0.00      0.00       0.10 r
  U260948/Q (ib1s6)                                0.02      0.02       0.12 f
  n294272 (net)                          1                   0.00       0.12 f
  U112415/DIN (i1s6)                               0.02      0.01       0.13 f
  U112415/Q (i1s6)                                 0.08      0.03       0.17 r
  n114088 (net)                          4                   0.00       0.17 r
  U102634/DIN (ib1s1)                              0.08      0.00       0.17 r
  U102634/Q (ib1s1)                                0.09      0.05       0.21 f
  n114089 (net)                          1                   0.00       0.21 f
  U112058/DIN (ib1s1)                              0.09      0.00       0.22 f
  U112058/Q (ib1s1)                                0.23      0.09       0.31 r
  n114005 (net)                          4                   0.00       0.31 r
  U112059/DIN (hi1s1)                              0.23      0.00       0.31 r
  U112059/Q (hi1s1)                                1.55      0.66       0.97 f
  n114006 (net)                         23                   0.00       0.97 f
  U102374/DIN (ib1s1)                              1.55      0.00       0.97 f
  U102374/Q (ib1s1)                                0.44      0.20       1.18 r
  n231178 (net)                          2                   0.00       1.18 r
  U102957/DIN (ib1s1)                              0.44      0.00       1.18 r
  U102957/Q (ib1s1)                                0.80      0.41       1.59 f
  n231121 (net)                         31                   0.00       1.59 f
  U260947/DIN2 (nnd2s3)                            0.80      0.00       1.59 f
  U260947/Q (nnd2s3)                               0.38      0.22       1.81 r
  n236492 (net)                          4                   0.00       1.81 r
  U101140/DIN (ib1s1)                              0.38      0.00       1.81 r
  U101140/Q (ib1s1)                                0.27      0.15       1.96 f
  n236798 (net)                          4                   0.00       1.96 f
  U132984/DIN1 (nnd3s1)                            0.27      0.00       1.96 f
  U132984/Q (nnd3s1)                               0.44      0.18       2.14 r
  n243109 (net)                          3                   0.00       2.14 r
  U261385/DIN2 (nnd2s2)                            0.44      0.00       2.14 r
  U261385/Q (nnd2s2)                               0.28      0.13       2.27 f
  n236442 (net)                          2                   0.00       2.27 f
  U261386/DIN (ib1s2)                              0.28      0.00       2.27 f
  U261386/Q (ib1s2)                                0.12      0.05       2.33 r
  n236317 (net)                          1                   0.00       2.33 r
  U94957/DIN1 (nnd2s2)                             0.12      0.00       2.33 r
  U94957/Q (nnd2s2)                                0.17      0.06       2.39 f
  n236318 (net)                          1                   0.00       2.39 f
  U98952/DIN (ib1s2)                               0.17      0.00       2.40 f
  U98952/Q (ib1s2)                                 0.10      0.04       2.44 r
  n236325 (net)                          2                   0.00       2.44 r
  U98951/DIN2 (nnd2s1)                             0.10      0.00       2.44 r
  U98951/Q (nnd2s1)                                0.16      0.07       2.51 f
  n108942 (net)                          1                   0.00       2.51 f
  U98496/DIN (ib1s1)                               0.16      0.00       2.52 f
  U98496/Q (ib1s1)                                 0.19      0.09       2.60 r
  n108943 (net)                          1                   0.00       2.60 r
  U98495/DIN1 (nnd2s3)                             0.19      0.01       2.61 r
  U98495/Q (nnd2s3)                                0.14      0.06       2.67 f
  n242871 (net)                          5                   0.00       2.67 f
  U98957/DIN2 (nnd2s1)                             0.14      0.00       2.67 f
  U98957/Q (nnd2s1)                                0.18      0.09       2.76 r
  genblk2[0].what_the_fck/mstage[2]/N65 (net)     1          0.00       2.76 r
  U101097/DIN (ib1s1)                              0.18      0.00       2.76 r
  U101097/Q (ib1s1)                                0.19      0.10       2.86 f
  n232072 (net)                          3                   0.00       2.86 f
  U98494/DIN4 (nor6s2)                             0.19      0.00       2.86 f
  U98494/Q (nor6s2)                                0.11      0.27       3.13 r
  n236381 (net)                          1                   0.00       3.13 r
  U98493/DIN2 (and4s2)                             0.11      0.00       3.13 r
  U98493/Q (and4s2)                                0.12      0.17       3.30 r
  n115295 (net)                          1                   0.00       3.30 r
  U100886/DIN1 (and3s2)                            0.12      0.00       3.30 r
  U100886/Q (and3s2)                               0.17      0.15       3.45 r
  n117529 (net)                          3                   0.00       3.45 r
  U106455/DIN1 (nnd2s2)                            0.17      0.00       3.45 r
  U106455/Q (nnd2s2)                               0.16      0.07       3.52 f
  n239385 (net)                          2                   0.00       3.52 f
  U105921/DIN2 (and2s2)                            0.16      0.00       3.52 f
  U105921/Q (and2s2)                               0.15      0.19       3.71 f
  n109902 (net)                          6                   0.00       3.71 f
  U100411/DIN1 (and2s2)                            0.15      0.00       3.71 f
  U100411/Q (and2s2)                               0.10      0.14       3.85 f
  n238167 (net)                          2                   0.00       3.85 f
  U108984/DIN1 (and4s3)                            0.10      0.00       3.86 f
  U108984/Q (and4s3)                               0.11      0.15       4.00 f
  n117250 (net)                          3                   0.00       4.00 f
  U99626/DIN1 (and2s2)                             0.11      0.00       4.00 f
  U99626/Q (and2s2)                                0.13      0.15       4.15 f
  n117249 (net)                          3                   0.00       4.15 f
  U100887/DIN1 (nnd2s2)                            0.13      0.00       4.15 f
  U100887/Q (nnd2s2)                               0.21      0.09       4.24 r
  n239340 (net)                          2                   0.00       4.24 r
  U98925/DIN2 (nnd2s2)                             0.21      0.00       4.24 r
  U98925/Q (nnd2s2)                                0.14      0.06       4.30 f
  n238364 (net)                          1                   0.00       4.30 f
  U101533/DIN1 (nnd2s2)                            0.14      0.00       4.31 f
  U101533/Q (nnd2s2)                               0.35      0.09       4.40 r
  n243470 (net)                          2                   0.00       4.40 r
  U98677/DIN (i1s3)                                0.35      0.00       4.40 r
  U98677/Q (i1s3)                                  0.15      0.06       4.46 f
  n243549 (net)                          2                   0.00       4.46 f
  U99932/DIN2 (xor2s2)                             0.15      0.00       4.47 f
  U99932/Q (xor2s2)                                0.19      0.21       4.68 r
  n243550 (net)                          2                   0.00       4.68 r
  U99571/DIN1 (xor2s2)                             0.19      0.00       4.68 r
  U99571/Q (xor2s2)                                0.16      0.21       4.89 r
  n243536 (net)                          2                   0.00       4.89 r
  U100037/DIN1 (xor2s2)                            0.16      0.00       4.89 r
  U100037/Q (xor2s2)                               0.14      0.20       5.09 r
  n243535 (net)                          2                   0.00       5.09 r
  U99931/DIN1 (xor2s1)                             0.14      0.00       5.10 r
  U99931/Q (xor2s1)                                0.20      0.24       5.34 r
  n243551 (net)                          2                   0.00       5.34 r
  U100002/DIN1 (xor2s1)                            0.20      0.00       5.34 r
  U100002/Q (xor2s1)                               0.20      0.25       5.59 r
  n243542 (net)                          2                   0.00       5.59 r
  U100202/DIN1 (xor2s1)                            0.20      0.00       5.59 r
  U100202/Q (xor2s1)                               0.20      0.25       5.84 r
  n243614 (net)                          2                   0.00       5.84 r
  U100531/DIN1 (xor2s1)                            0.20      0.00       5.84 r
  U100531/Q (xor2s1)                               0.22      0.26       6.10 r
  n243615 (net)                          1                   0.00       6.10 r
  U98213/DIN (i1s3)                                0.22      0.00       6.11 r
  U98213/Q (i1s3)                                  0.13      0.06       6.17 f
  n243617 (net)                          3                   0.00       6.17 f
  U98212/DIN2 (or2s2)                              0.13      0.00       6.17 f
  U98212/Q (or2s2)                                 0.09      0.14       6.31 f
  n115827 (net)                          1                   0.00       6.31 f
  U126295/DIN2 (and2s2)                            0.09      0.00       6.31 f
  U126295/Q (and2s2)                               0.10      0.15       6.46 f
  n243720 (net)                          1                   0.00       6.46 f
  U108986/DIN1 (nnd2s3)                            0.10      0.01       6.46 f
  U108986/Q (nnd2s3)                               0.17      0.06       6.52 r
  n243722 (net)                          1                   0.00       6.52 r
  U131743/DIN1 (nnd2s3)                            0.17      0.01       6.52 r
  U131743/Q (nnd2s3)                               0.17      0.06       6.59 f
  n243785 (net)                          2                   0.00       6.59 f
  U114650/DIN2 (xor2s3)                            0.17      0.01       6.59 f
  U114650/Q (xor2s3)                               0.21      0.23       6.82 r
  n114476 (net)                          3                   0.00       6.82 r
  U98476/DIN2 (xnr3s2)                             0.21      0.01       6.83 r
  U98476/Q (xnr3s2)                                0.14      0.25       7.08 r
  n116298 (net)                          1                   0.00       7.08 r
  U114864/DIN1 (xor2s2)                            0.14      0.00       7.08 r
  U114864/Q (xor2s2)                               0.17      0.21       7.30 r
  n243804 (net)                          3                   0.00       7.30 r
  U98678/DIN1 (or2s2)                              0.17      0.00       7.30 r
  U98678/Q (or2s2)                                 0.15      0.17       7.47 r
  n115270 (net)                          2                   0.00       7.47 r
  U113056/DIN2 (nnd2s2)                            0.15      0.00       7.47 r
  U113056/Q (nnd2s2)                               0.12      0.05       7.52 f
  n243831 (net)                          1                   0.00       7.52 f
  U114486/DIN2 (aoi22s2)                           0.12      0.00       7.53 f
  U114486/Q (aoi22s2)                              0.33      0.11       7.63 r
  n243833 (net)                          1                   0.00       7.63 r
  U119546/DIN1 (xnr2s2)                            0.33      0.00       7.64 r
  U119546/Q (xnr2s2)                               0.11      0.20       7.83 f
  rasam/next_num_entries[4] (net)        1                   0.00       7.83 f
  rasam/num_entries_reg[4]/CLRB (dffcs1)           0.11      0.00       7.84 f
  data arrival time                                                     7.84

  clock clock (rise edge)                                    8.50       8.50
  clock network delay (ideal)                                0.00       8.50
  clock uncertainty                                         -0.10       8.40
  rasam/num_entries_reg[4]/CLK (dffcs1)                      0.00       8.40 r
  library setup time                                        -0.31       8.09
  data required time                                                    8.09
  -----------------------------------------------------------------------------
  data required time                                                    8.09
  data arrival time                                                    -7.84
  -----------------------------------------------------------------------------
  slack (MET)                                                           0.26


  Startpoint: reset (input port clocked by clock)
  Endpoint: anup/issued_st_pack_reg[2][rs2_value][26]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                                            Fanout     Trans      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clock (rise edge)                                                0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                   0.10       0.10 r
  reset (in)                                                   0.00      0.00       0.10 r
  reset (net)                                      284                   0.00       0.10 r
  U260948/DIN (ib1s6)                                          0.00      0.00       0.10 r
  U260948/Q (ib1s6)                                            0.02      0.02       0.12 f
  n294272 (net)                                      1                   0.00       0.12 f
  U112415/DIN (i1s6)                                           0.02      0.01       0.13 f
  U112415/Q (i1s6)                                             0.08      0.03       0.17 r
  n114088 (net)                                      4                   0.00       0.17 r
  U102634/DIN (ib1s1)                                          0.08      0.00       0.17 r
  U102634/Q (ib1s1)                                            0.09      0.05       0.21 f
  n114089 (net)                                      1                   0.00       0.21 f
  U112058/DIN (ib1s1)                                          0.09      0.00       0.22 f
  U112058/Q (ib1s1)                                            0.23      0.09       0.31 r
  n114005 (net)                                      4                   0.00       0.31 r
  U112059/DIN (hi1s1)                                          0.23      0.00       0.31 r
  U112059/Q (hi1s1)                                            1.55      0.66       0.97 f
  n114006 (net)                                     23                   0.00       0.97 f
  U102374/DIN (ib1s1)                                          1.55      0.00       0.97 f
  U102374/Q (ib1s1)                                            0.44      0.20       1.18 r
  n231178 (net)                                      2                   0.00       1.18 r
  U102957/DIN (ib1s1)                                          0.44      0.00       1.18 r
  U102957/Q (ib1s1)                                            0.80      0.41       1.59 f
  n231121 (net)                                     31                   0.00       1.59 f
  U260947/DIN2 (nnd2s3)                                        0.80      0.00       1.59 f
  U260947/Q (nnd2s3)                                           0.38      0.22       1.81 r
  n236492 (net)                                      4                   0.00       1.81 r
  U101140/DIN (ib1s1)                                          0.38      0.00       1.81 r
  U101140/Q (ib1s1)                                            0.27      0.15       1.96 f
  n236798 (net)                                      4                   0.00       1.96 f
  U132984/DIN1 (nnd3s1)                                        0.27      0.00       1.96 f
  U132984/Q (nnd3s1)                                           0.44      0.18       2.14 r
  n243109 (net)                                      3                   0.00       2.14 r
  U261385/DIN2 (nnd2s2)                                        0.44      0.00       2.14 r
  U261385/Q (nnd2s2)                                           0.28      0.13       2.27 f
  n236442 (net)                                      2                   0.00       2.27 f
  U261386/DIN (ib1s2)                                          0.28      0.00       2.27 f
  U261386/Q (ib1s2)                                            0.12      0.05       2.33 r
  n236317 (net)                                      1                   0.00       2.33 r
  U94957/DIN1 (nnd2s2)                                         0.12      0.00       2.33 r
  U94957/Q (nnd2s2)                                            0.17      0.06       2.39 f
  n236318 (net)                                      1                   0.00       2.39 f
  U98952/DIN (ib1s2)                                           0.17      0.00       2.40 f
  U98952/Q (ib1s2)                                             0.10      0.04       2.44 r
  n236325 (net)                                      2                   0.00       2.44 r
  U98951/DIN2 (nnd2s1)                                         0.10      0.00       2.44 r
  U98951/Q (nnd2s1)                                            0.16      0.07       2.51 f
  n108942 (net)                                      1                   0.00       2.51 f
  U98496/DIN (ib1s1)                                           0.16      0.00       2.52 f
  U98496/Q (ib1s1)                                             0.19      0.09       2.60 r
  n108943 (net)                                      1                   0.00       2.60 r
  U98495/DIN1 (nnd2s3)                                         0.19      0.01       2.61 r
  U98495/Q (nnd2s3)                                            0.14      0.06       2.67 f
  n242871 (net)                                      5                   0.00       2.67 f
  U98957/DIN2 (nnd2s1)                                         0.14      0.00       2.67 f
  U98957/Q (nnd2s1)                                            0.18      0.09       2.76 r
  genblk2[0].what_the_fck/mstage[2]/N65 (net)        1                   0.00       2.76 r
  U101097/DIN (ib1s1)                                          0.18      0.00       2.76 r
  U101097/Q (ib1s1)                                            0.19      0.10       2.86 f
  n232072 (net)                                      3                   0.00       2.86 f
  U98494/DIN4 (nor6s2)                                         0.19      0.00       2.86 f
  U98494/Q (nor6s2)                                            0.11      0.27       3.13 r
  n236381 (net)                                      1                   0.00       3.13 r
  U98493/DIN2 (and4s2)                                         0.11      0.00       3.13 r
  U98493/Q (and4s2)                                            0.12      0.17       3.30 r
  n115295 (net)                                      1                   0.00       3.30 r
  U100886/DIN1 (and3s2)                                        0.12      0.00       3.30 r
  U100886/Q (and3s2)                                           0.17      0.15       3.45 r
  n117529 (net)                                      3                   0.00       3.45 r
  U106455/DIN1 (nnd2s2)                                        0.17      0.00       3.45 r
  U106455/Q (nnd2s2)                                           0.16      0.07       3.52 f
  n239385 (net)                                      2                   0.00       3.52 f
  U105921/DIN2 (and2s2)                                        0.16      0.00       3.52 f
  U105921/Q (and2s2)                                           0.15      0.19       3.71 f
  n109902 (net)                                      6                   0.00       3.71 f
  U100411/DIN1 (and2s2)                                        0.15      0.00       3.71 f
  U100411/Q (and2s2)                                           0.10      0.14       3.85 f
  n238167 (net)                                      2                   0.00       3.85 f
  U108984/DIN1 (and4s3)                                        0.10      0.00       3.86 f
  U108984/Q (and4s3)                                           0.11      0.15       4.00 f
  n117250 (net)                                      3                   0.00       4.00 f
  U150000/DIN1 (and2s1)                                        0.11      0.00       4.00 f
  U150000/Q (and2s1)                                           0.27      0.25       4.25 f
  n116947 (net)                                      3                   0.00       4.25 f
  U262378/DIN1 (nnd3s2)                                        0.27      0.00       4.25 f
  U262378/Q (nnd3s2)                                           0.26      0.09       4.34 r
  n238721 (net)                                      2                   0.00       4.34 r
  U119975/DIN3 (oai21s1)                                       0.26      0.00       4.34 r
  U119975/Q (oai21s1)                                          0.31      0.15       4.50 f
  n289728 (net)                                      1                   0.00       4.50 f
  U101645/DIN (ib1s1)                                          0.31      0.00       4.50 f
  U101645/Q (ib1s1)                                            0.20      0.10       4.60 r
  n228841 (net)                                      2                   0.00       4.60 r
  U146916/DIN (ib1s1)                                          0.20      0.00       4.60 r
  U146916/Q (ib1s1)                                            0.16      0.08       4.68 f
  n228839 (net)                                      1                   0.00       4.68 f
  U143659/DIN (i1s3)                                           0.16      0.00       4.69 f
  U143659/Q (i1s3)                                             0.20      0.09       4.78 r
  n228849 (net)                                      2                   0.00       4.78 r
  U133917/DIN (ib1s6)                                          0.20      0.01       4.79 r
  U133917/Q (ib1s6)                                            0.09      0.06       4.85 f
  n228848 (net)                                     25                   0.00       4.85 f
  U101115/DIN2 (or5s2)                                         0.09      0.00       4.85 f
  U101115/Q (or5s2)                                            0.22      0.24       5.09 f
  n238731 (net)                                      2                   0.00       5.09 f
  U101708/DIN (i1s3)                                           0.22      0.00       5.09 f
  U101708/Q (i1s3)                                             0.33      0.15       5.24 r
  n226835 (net)                                     10                   0.00       5.24 r
  U263053/DIN2 (nnd2s2)                                        0.33      0.00       5.24 r
  U263053/Q (nnd2s2)                                           0.23      0.10       5.34 f
  n283646 (net)                                      5                   0.00       5.34 f
  U99991/DIN (ib1s1)                                           0.23      0.00       5.35 f
  U99991/Q (ib1s1)                                             0.38      0.17       5.52 r
  n283445 (net)                                      6                   0.00       5.52 r
  U98017/DIN3 (aoi222s2)                                       0.38      0.00       5.52 r
  U98017/Q (aoi222s2)                                          0.57      0.21       5.73 f
  n283359 (net)                                      1                   0.00       5.73 f
  U307327/DIN1 (nnd4s1)                                        0.57      0.00       5.73 f
  U307327/Q (nnd4s1)                                           0.48      0.21       5.95 r
  reggie/N335 (net)                                  3                   0.00       5.95 r
  U100249/DIN (ib1s1)                                          0.48      0.00       5.95 r
  U100249/Q (ib1s1)                                            0.20      0.09       6.03 f
  n176444 (net)                                      2                   0.00       6.03 f
  U217918/DIN1 (nor2s1)                                        0.20      0.00       6.04 f
  U217918/Q (nor2s1)                                           0.42      0.16       6.20 r
  n175018 (net)                                      4                   0.00       6.20 r
  U217924/DIN1 (and2s1)                                        0.42      0.00       6.20 r
  U217924/Q (and2s1)                                           0.41      0.26       6.46 r
  n176423 (net)                                      5                   0.00       6.46 r
  U104859/DIN (ib1s1)                                          0.41      0.00       6.46 r
  U104859/Q (ib1s1)                                            0.32      0.18       6.64 f
  n176459 (net)                                      6                   0.00       6.64 f
  U141857/DIN (ib1s1)                                          0.32      0.00       6.64 f
  U141857/Q (ib1s1)                                            0.89      0.37       7.02 r
  n176461 (net)                                     21                   0.00       7.02 r
  U219108/DIN4 (aoi22s1)                                       0.89      0.00       7.02 r
  U219108/Q (aoi22s1)                                          0.54      0.21       7.22 f
  n176202 (net)                                      1                   0.00       7.22 f
  U219110/DIN2 (nnd4s1)                                        0.54      0.00       7.23 f
  U219110/Q (nnd4s1)                                           0.36      0.19       7.41 r
  n176209 (net)                                      1                   0.00       7.41 r
  U219116/DIN1 (oai21s1)                                       0.36      0.00       7.42 r
  U219116/Q (oai21s1)                                          0.50      0.18       7.59 f
  n176210 (net)                                      1                   0.00       7.59 f
  U219117/DIN4 (nnd4s1)                                        0.50      0.00       7.59 f
  U219117/Q (nnd4s1)                                           0.39      0.23       7.82 r
  reg_data_2[9][26] (net)                            1                   0.00       7.82 r
  anup/issued_st_pack_reg[2][rs2_value][26]/CLRB (dffcs1)      0.39      0.00       7.82 r
  data arrival time                                                                 7.82

  clock clock (rise edge)                                                8.50       8.50
  clock network delay (ideal)                                            0.00       8.50
  clock uncertainty                                                     -0.10       8.40
  anup/issued_st_pack_reg[2][rs2_value][26]/CLK (dffcs1)                 0.00       8.40 r
  library setup time                                                    -0.32       8.08
  data required time                                                                8.08
  -----------------------------------------------------------------------------------------
  data required time                                                                8.08
  data arrival time                                                                -7.82
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                       0.26


  Startpoint: what_the_duck/br_task_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: proc2mem_addr[15]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                              Fanout     Trans      Incr       Path
  ---------------------------------------------------------------------------
  what_the_duck/br_task_reg[0]/CLK (dffcs2)      0.00      0.00 #     0.00 r
  what_the_duck/br_task_reg[0]/QN (dffcs2)       0.16      0.16       0.16 f
  n73074 (net)                         2                   0.00       0.16 f
  what_the_duck/br_task_reg[0]/Q (dffcs2)        0.21      0.10       0.26 r
  net3469598 (net)                     3                   0.00       0.26 r
  U96814/DIN2 (nor2s3)                           0.21      0.01       0.27 r
  U96814/Q (nor2s3)                              0.27      0.12       0.38 f
  net3494154 (net)                     5                   0.00       0.38 f
  U98931/DIN (i1s2)                              0.27      0.00       0.38 f
  U98931/Q (i1s2)                                0.15      0.07       0.45 r
  net3578849 (net)                     1                   0.00       0.45 r
  U98928/DIN2 (nnd2s2)                           0.15      0.00       0.45 r
  U98928/Q (nnd2s2)                              0.15      0.07       0.53 f
  n108931 (net)                        1                   0.00       0.53 f
  U98930/DIN1 (nnd2s3)                           0.15      0.01       0.53 f
  U98930/Q (nnd2s3)                              0.24      0.10       0.63 r
  net3578852 (net)                     1                   0.00       0.63 r
  U98932/DIN (ib1s6)                             0.24      0.01       0.64 r
  U98932/Q (ib1s6)                               0.09      0.05       0.70 f
  net3130341 (net)                     6                   0.00       0.70 f
  U105009/DIN (i1s1)                             0.09      0.00       0.70 f
  U105009/Q (i1s1)                               0.16      0.07       0.76 r
  net2590621 (net)                     2                   0.00       0.76 r
  r11366/A[5] (cpu_DW01_add_119)                           0.00       0.76 r
  r11366/A[5] (net)                                        0.00       0.76 r
  r11366/U51/DIN (ib1s1)                         0.16      0.00       0.77 r
  r11366/U51/Q (ib1s1)                           0.23      0.12       0.88 f
  r11366/n30 (net)                     2                   0.00       0.88 f
  r11366/U26/DIN2 (xor2s3)                       0.23      0.01       0.89 f
  r11366/U26/Q (xor2s3)                          0.19      0.22       1.11 r
  r11366/SUM[5] (net)                  7                   0.00       1.11 r
  r11366/SUM[5] (cpu_DW01_add_119)                         0.00       1.11 r
  rufus/pred/bibibop/N25 (net)                             0.00       1.11 r
  U97717/DIN (ib1s1)                             0.19      0.00       1.11 r
  U97717/Q (ib1s1)                               0.17      0.09       1.20 f
  alt51236/net3104236 (net)            2                   0.00       1.20 f
  U97896/DIN2 (and2s2)                           0.17      0.00       1.20 f
  U97896/Q (and2s2)                              0.11      0.17       1.37 f
  net3443693 (net)                     4                   0.00       1.37 f
  U256336/DIN1 (nnd2s1)                          0.11      0.00       1.37 f
  U256336/Q (nnd2s1)                             0.15      0.06       1.44 r
  alt51236/net3104229 (net)            1                   0.00       1.44 r
  U97815/DIN (i1s8)                              0.15      0.00       1.44 r
  U97815/Q (i1s8)                                0.10      0.16       1.60 f
  alt51236/net3102411 (net)           14                   0.00       1.60 f
  U132032/DIN (i1s4)                             0.10      0.01       1.61 f
  U132032/Q (i1s4)                               0.24      0.10       1.70 r
  alt51236/net3236297 (net)            5                   0.00       1.70 r
  U105825/DIN (i1s3)                             0.24      0.00       1.71 r
  U105825/Q (i1s3)                               0.50      0.25       1.95 f
  alt51236/net3236293 (net)           24                   0.00       1.95 f
  U254940/DIN2 (aoi22s2)                         0.50      0.00       1.96 f
  U254940/Q (aoi22s2)                            0.34      0.16       2.11 r
  n216382 (net)                        1                   0.00       2.11 r
  U254939/DIN4 (nnd4s1)                          0.34      0.00       2.11 r
  U254939/Q (nnd4s1)                             0.27      0.13       2.25 f
  n216378 (net)                        1                   0.00       2.25 f
  U254938/DIN2 (oai21s2)                         0.27      0.00       2.25 f
  U254938/Q (oai21s2)                            0.29      0.13       2.38 r
  n216354 (net)                        1                   0.00       2.38 r
  U254921/DIN2 (nnd4s1)                          0.29      0.00       2.38 r
  U254921/Q (nnd4s1)                             0.28      0.12       2.50 f
  rufus/pred/bibibop/N112 (net)        1                   0.00       2.50 f
  U97752/DIN2 (xor2s1)                           0.28      0.00       2.51 f
  U97752/Q (xor2s1)                              0.18      0.22       2.73 f
  net3162613 (net)                     2                   0.00       2.73 f
  U97751/DIN (ib1s2)                             0.18      0.00       2.73 f
  U97751/Q (ib1s2)                               0.13      0.06       2.79 r
  net3163031 (net)                     1                   0.00       2.79 r
  U97730/DIN5 (nor6s3)                           0.13      0.01       2.80 r
  U97730/Q (nor6s3)                              0.09      0.25       3.05 f
  n108766 (net)                        2                   0.00       3.05 f
  U97724/DIN2 (nnd2s3)                           0.09      0.00       3.06 f
  U97724/Q (nnd2s3)                              0.15      0.07       3.13 r
  n108776 (net)                        1                   0.00       3.13 r
  U97723/DIN1 (nnd2s3)                           0.15      0.01       3.13 r
  U97723/Q (nnd2s3)                              0.22      0.10       3.23 f
  net3126326 (net)                     3                   0.00       3.23 f
  U96817/DIN (ib1s6)                             0.22      0.01       3.24 f
  U96817/Q (ib1s6)                               0.18      0.12       3.36 r
  net3126022 (net)                    32                   0.00       3.36 r
  U96844/DIN1 (nnd3s2)                           0.18      0.00       3.36 r
  U96844/Q (nnd3s2)                              0.22      0.09       3.45 f
  net3125433 (net)                     2                   0.00       3.45 f
  U97085/DIN (i1s9)                              0.22      0.00       3.45 f
  U97085/Q (i1s9)                                0.12      0.18       3.63 r
  net3126645 (net)                    31                   0.00       3.63 r
  U97082/DIN2 (aoi22s3)                          0.12      0.00       3.63 r
  U97082/Q (aoi22s3)                             0.36      0.09       3.73 f
  net3162197 (net)                     3                   0.00       3.73 f
  U97079/DIN3 (oai21s2)                          0.36      0.00       3.73 f
  U97079/Q (oai21s2)                             0.30      0.16       3.88 r
  net3296311 (net)                     1                   0.00       3.88 r
  U97077/DIN (i1s2)                              0.30      0.00       3.89 r
  U97077/Q (i1s2)                                0.22      0.11       4.00 f
  alt51566/net3295242 (net)            3                   0.00       4.00 f
  U97075/DIN (i1s3)                              0.22      0.00       4.01 f
  U97075/Q (i1s3)                                0.14      0.07       4.07 r
  alt51566/net3295240 (net)            2                   0.00       4.07 r
  U97073/DIN1 (and2s3)                           0.14      0.00       4.07 r
  U97073/Q (and2s3)                              0.19      0.15       4.22 r
  n108154 (net)                        6                   0.00       4.22 r
  U97027/DIN1 (and2s1)                           0.19      0.00       4.22 r
  U97027/Q (and2s1)                              0.35      0.22       4.44 r
  n108155 (net)                        4                   0.00       4.44 r
  U97026/DIN4 (aoi22s1)                          0.35      0.00       4.44 r
  U97026/Q (aoi22s1)                             0.34      0.17       4.61 f
  n108081 (net)                        1                   0.00       4.61 f
  U97023/DIN3 (nnd4s1)                           0.34      0.00       4.62 f
  U97023/Q (nnd4s1)                              0.44      0.21       4.83 r
  n108073 (net)                        1                   0.00       4.83 r
  U97022/DIN1 (nor2s2)                           0.44      0.00       4.83 r
  U97022/Q (nor2s2)                              0.26      0.16       4.99 f
  n108061 (net)                        1                   0.00       4.99 f
  U97021/DIN1 (mxi21s2)                          0.26      0.00       4.99 f
  U97021/Q (mxi21s2)                             0.14      0.12       5.11 r
  rufus/icache_0/N99 (net)             1                   0.00       5.11 r
  U97020/DIN1 (xnr2s1)                           0.14      0.00       5.11 r
  U97020/Q (xnr2s1)                              0.16      0.23       5.34 f
  n108151 (net)                        1                   0.00       5.34 f
  U97019/DIN1 (nor2s1)                           0.16      0.00       5.34 f
  U97019/Q (nor2s1)                              0.24      0.10       5.44 r
  net3162889 (net)                     1                   0.00       5.44 r
  U96921/DIN2 (nnd2s2)                           0.24      0.00       5.44 r
  U96921/Q (nnd2s2)                              0.15      0.06       5.51 f
  net3126448 (net)                     2                   0.00       5.51 f
  U97071/DIN (i1s1)                              0.15      0.00       5.51 f
  U97071/Q (i1s1)                                0.15      0.07       5.58 r
  net3126401 (net)                     1                   0.00       5.58 r
  U97676/DIN1 (aoi42s1)                          0.15      0.00       5.58 r
  U97676/Q (aoi42s1)                             0.34      0.15       5.73 f
  net3126400 (net)                     1                   0.00       5.73 f
  U97671/DIN4 (nnd4s1)                           0.34      0.00       5.73 f
  U97671/Q (nnd4s1)                              0.39      0.21       5.94 r
  n108717 (net)                        1                   0.00       5.94 r
  U97670/DIN1 (or2s2)                            0.39      0.00       5.94 r
  U97670/Q (or2s2)                               0.24      0.24       6.18 r
  net3126085 (net)                     1                   0.00       6.18 r
  U97102/DIN (ib1s6)                             0.24      0.01       6.19 r
  U97102/Q (ib1s6)                               0.09      0.06       6.25 f
  net3123737 (net)                    18                   0.00       6.25 f
  U97107/DIN3 (aoi211s1)                         0.09      0.00       6.25 f
  U97107/Q (aoi211s1)                            0.32      0.08       6.33 r
  net3124878 (net)                     1                   0.00       6.33 r
  U97097/DIN1 (nnd7s3)                           0.32      0.00       6.33 r
  U97097/Q (nnd7s3)                              0.18      0.29       6.62 f
  net3109425 (net)                    17                   0.00       6.62 f
  U97106/DIN (ib1s1)                             0.18      0.00       6.63 f
  U97106/Q (ib1s1)                               0.15      0.07       6.69 r
  n108166 (net)                        1                   0.00       6.69 r
  U97100/DIN1 (nnd2s2)                           0.15      0.00       6.70 r
  U97100/Q (nnd2s2)                              0.29      0.11       6.81 f
  n108164 (net)                        3                   0.00       6.81 f
  U97098/DIN2 (nnd3s1)                           0.29      0.00       6.81 f
  U97098/Q (nnd3s1)                              0.38      0.18       6.99 r
  n108160 (net)                        3                   0.00       6.99 r
  U97096/DIN3 (nnd3s2)                           0.38      0.00       6.99 r
  U97096/Q (nnd3s2)                              0.64      0.27       7.26 f
  net3109243 (net)                    17                   0.00       7.26 f
  U96204/DIN (i1s9)                              0.64      0.00       7.26 f
  U96204/Q (i1s9)                                0.08      0.21       7.48 r
  net3109372 (net)                    13                   0.00       7.48 r
  U97091/DIN5 (aoi222s1)                         0.08      0.00       7.48 r
  U97091/Q (aoi222s1)                            0.91      0.23       7.71 f
  n108161 (net)                        1                   0.00       7.71 f
  U97089/DIN5 (oai221s3)                         0.91      0.00       7.71 f
  U97089/Q (oai221s3)                            0.37      0.56       8.26 r
  proc2mem_addr[15] (net)              1                   0.00       8.26 r
  proc2mem_addr[15] (out)                        0.37      0.02       8.29 r
  data arrival time                                                   8.29

  max_delay                                                8.50       8.50
  clock uncertainty                                       -0.10       8.40
  output external delay                                   -0.10       8.30
  data required time                                                  8.30
  ---------------------------------------------------------------------------
  data required time                                                  8.30
  data arrival time                                                  -8.29
  ---------------------------------------------------------------------------
  slack (MET)                                                         0.01


  Startpoint: what_the_duck/br_task_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: proc2mem_addr[8]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                              Fanout     Trans      Incr       Path
  ---------------------------------------------------------------------------
  what_the_duck/br_task_reg[0]/CLK (dffcs2)      0.00      0.00 #     0.00 r
  what_the_duck/br_task_reg[0]/QN (dffcs2)       0.16      0.16       0.16 f
  n73074 (net)                         2                   0.00       0.16 f
  what_the_duck/br_task_reg[0]/Q (dffcs2)        0.21      0.10       0.26 r
  net3469598 (net)                     3                   0.00       0.26 r
  U96814/DIN2 (nor2s3)                           0.21      0.01       0.27 r
  U96814/Q (nor2s3)                              0.27      0.12       0.38 f
  net3494154 (net)                     5                   0.00       0.38 f
  U98931/DIN (i1s2)                              0.27      0.00       0.38 f
  U98931/Q (i1s2)                                0.15      0.07       0.45 r
  net3578849 (net)                     1                   0.00       0.45 r
  U98928/DIN2 (nnd2s2)                           0.15      0.00       0.45 r
  U98928/Q (nnd2s2)                              0.15      0.07       0.53 f
  n108931 (net)                        1                   0.00       0.53 f
  U98930/DIN1 (nnd2s3)                           0.15      0.01       0.53 f
  U98930/Q (nnd2s3)                              0.24      0.10       0.63 r
  net3578852 (net)                     1                   0.00       0.63 r
  U98932/DIN (ib1s6)                             0.24      0.01       0.64 r
  U98932/Q (ib1s6)                               0.09      0.05       0.70 f
  net3130341 (net)                     6                   0.00       0.70 f
  U105009/DIN (i1s1)                             0.09      0.00       0.70 f
  U105009/Q (i1s1)                               0.16      0.07       0.76 r
  net2590621 (net)                     2                   0.00       0.76 r
  r11366/A[5] (cpu_DW01_add_119)                           0.00       0.76 r
  r11366/A[5] (net)                                        0.00       0.76 r
  r11366/U51/DIN (ib1s1)                         0.16      0.00       0.77 r
  r11366/U51/Q (ib1s1)                           0.23      0.12       0.88 f
  r11366/n30 (net)                     2                   0.00       0.88 f
  r11366/U26/DIN2 (xor2s3)                       0.23      0.01       0.89 f
  r11366/U26/Q (xor2s3)                          0.19      0.22       1.11 r
  r11366/SUM[5] (net)                  7                   0.00       1.11 r
  r11366/SUM[5] (cpu_DW01_add_119)                         0.00       1.11 r
  rufus/pred/bibibop/N25 (net)                             0.00       1.11 r
  U97717/DIN (ib1s1)                             0.19      0.00       1.11 r
  U97717/Q (ib1s1)                               0.17      0.09       1.20 f
  alt51236/net3104236 (net)            2                   0.00       1.20 f
  U97896/DIN2 (and2s2)                           0.17      0.00       1.20 f
  U97896/Q (and2s2)                              0.11      0.17       1.37 f
  net3443693 (net)                     4                   0.00       1.37 f
  U256336/DIN1 (nnd2s1)                          0.11      0.00       1.37 f
  U256336/Q (nnd2s1)                             0.15      0.06       1.44 r
  alt51236/net3104229 (net)            1                   0.00       1.44 r
  U97815/DIN (i1s8)                              0.15      0.00       1.44 r
  U97815/Q (i1s8)                                0.10      0.16       1.60 f
  alt51236/net3102411 (net)           14                   0.00       1.60 f
  U132032/DIN (i1s4)                             0.10      0.01       1.61 f
  U132032/Q (i1s4)                               0.24      0.10       1.70 r
  alt51236/net3236297 (net)            5                   0.00       1.70 r
  U105825/DIN (i1s3)                             0.24      0.00       1.71 r
  U105825/Q (i1s3)                               0.50      0.25       1.95 f
  alt51236/net3236293 (net)           24                   0.00       1.95 f
  U254940/DIN2 (aoi22s2)                         0.50      0.00       1.96 f
  U254940/Q (aoi22s2)                            0.34      0.16       2.11 r
  n216382 (net)                        1                   0.00       2.11 r
  U254939/DIN4 (nnd4s1)                          0.34      0.00       2.11 r
  U254939/Q (nnd4s1)                             0.27      0.13       2.25 f
  n216378 (net)                        1                   0.00       2.25 f
  U254938/DIN2 (oai21s2)                         0.27      0.00       2.25 f
  U254938/Q (oai21s2)                            0.29      0.13       2.38 r
  n216354 (net)                        1                   0.00       2.38 r
  U254921/DIN2 (nnd4s1)                          0.29      0.00       2.38 r
  U254921/Q (nnd4s1)                             0.28      0.12       2.50 f
  rufus/pred/bibibop/N112 (net)        1                   0.00       2.50 f
  U97752/DIN2 (xor2s1)                           0.28      0.00       2.51 f
  U97752/Q (xor2s1)                              0.18      0.22       2.73 f
  net3162613 (net)                     2                   0.00       2.73 f
  U97751/DIN (ib1s2)                             0.18      0.00       2.73 f
  U97751/Q (ib1s2)                               0.13      0.06       2.79 r
  net3163031 (net)                     1                   0.00       2.79 r
  U97730/DIN5 (nor6s3)                           0.13      0.01       2.80 r
  U97730/Q (nor6s3)                              0.09      0.25       3.05 f
  n108766 (net)                        2                   0.00       3.05 f
  U97724/DIN2 (nnd2s3)                           0.09      0.00       3.06 f
  U97724/Q (nnd2s3)                              0.15      0.07       3.13 r
  n108776 (net)                        1                   0.00       3.13 r
  U97723/DIN1 (nnd2s3)                           0.15      0.01       3.13 r
  U97723/Q (nnd2s3)                              0.22      0.10       3.23 f
  net3126326 (net)                     3                   0.00       3.23 f
  U96817/DIN (ib1s6)                             0.22      0.01       3.24 f
  U96817/Q (ib1s6)                               0.18      0.12       3.36 r
  net3126022 (net)                    32                   0.00       3.36 r
  U96844/DIN1 (nnd3s2)                           0.18      0.00       3.36 r
  U96844/Q (nnd3s2)                              0.22      0.09       3.45 f
  net3125433 (net)                     2                   0.00       3.45 f
  U97085/DIN (i1s9)                              0.22      0.00       3.45 f
  U97085/Q (i1s9)                                0.12      0.18       3.63 r
  net3126645 (net)                    31                   0.00       3.63 r
  U97082/DIN2 (aoi22s3)                          0.12      0.00       3.63 r
  U97082/Q (aoi22s3)                             0.36      0.09       3.73 f
  net3162197 (net)                     3                   0.00       3.73 f
  U97079/DIN3 (oai21s2)                          0.36      0.00       3.73 f
  U97079/Q (oai21s2)                             0.30      0.16       3.88 r
  net3296311 (net)                     1                   0.00       3.88 r
  U97077/DIN (i1s2)                              0.30      0.00       3.89 r
  U97077/Q (i1s2)                                0.22      0.11       4.00 f
  alt51566/net3295242 (net)            3                   0.00       4.00 f
  U97075/DIN (i1s3)                              0.22      0.00       4.01 f
  U97075/Q (i1s3)                                0.14      0.07       4.07 r
  alt51566/net3295240 (net)            2                   0.00       4.07 r
  U97073/DIN1 (and2s3)                           0.14      0.00       4.07 r
  U97073/Q (and2s3)                              0.19      0.15       4.22 r
  n108154 (net)                        6                   0.00       4.22 r
  U97027/DIN1 (and2s1)                           0.19      0.00       4.22 r
  U97027/Q (and2s1)                              0.35      0.22       4.44 r
  n108155 (net)                        4                   0.00       4.44 r
  U97026/DIN4 (aoi22s1)                          0.35      0.00       4.44 r
  U97026/Q (aoi22s1)                             0.34      0.17       4.61 f
  n108081 (net)                        1                   0.00       4.61 f
  U97023/DIN3 (nnd4s1)                           0.34      0.00       4.62 f
  U97023/Q (nnd4s1)                              0.44      0.21       4.83 r
  n108073 (net)                        1                   0.00       4.83 r
  U97022/DIN1 (nor2s2)                           0.44      0.00       4.83 r
  U97022/Q (nor2s2)                              0.26      0.16       4.99 f
  n108061 (net)                        1                   0.00       4.99 f
  U97021/DIN1 (mxi21s2)                          0.26      0.00       4.99 f
  U97021/Q (mxi21s2)                             0.14      0.12       5.11 r
  rufus/icache_0/N99 (net)             1                   0.00       5.11 r
  U97020/DIN1 (xnr2s1)                           0.14      0.00       5.11 r
  U97020/Q (xnr2s1)                              0.16      0.23       5.34 f
  n108151 (net)                        1                   0.00       5.34 f
  U97019/DIN1 (nor2s1)                           0.16      0.00       5.34 f
  U97019/Q (nor2s1)                              0.24      0.10       5.44 r
  net3162889 (net)                     1                   0.00       5.44 r
  U96921/DIN2 (nnd2s2)                           0.24      0.00       5.44 r
  U96921/Q (nnd2s2)                              0.15      0.06       5.51 f
  net3126448 (net)                     2                   0.00       5.51 f
  U97071/DIN (i1s1)                              0.15      0.00       5.51 f
  U97071/Q (i1s1)                                0.15      0.07       5.58 r
  net3126401 (net)                     1                   0.00       5.58 r
  U97676/DIN1 (aoi42s1)                          0.15      0.00       5.58 r
  U97676/Q (aoi42s1)                             0.34      0.15       5.73 f
  net3126400 (net)                     1                   0.00       5.73 f
  U97671/DIN4 (nnd4s1)                           0.34      0.00       5.73 f
  U97671/Q (nnd4s1)                              0.39      0.21       5.94 r
  n108717 (net)                        1                   0.00       5.94 r
  U97670/DIN1 (or2s2)                            0.39      0.00       5.94 r
  U97670/Q (or2s2)                               0.24      0.24       6.18 r
  net3126085 (net)                     1                   0.00       6.18 r
  U97102/DIN (ib1s6)                             0.24      0.01       6.19 r
  U97102/Q (ib1s6)                               0.09      0.06       6.25 f
  net3123737 (net)                    18                   0.00       6.25 f
  U97107/DIN3 (aoi211s1)                         0.09      0.00       6.25 f
  U97107/Q (aoi211s1)                            0.32      0.08       6.33 r
  net3124878 (net)                     1                   0.00       6.33 r
  U97097/DIN1 (nnd7s3)                           0.32      0.00       6.33 r
  U97097/Q (nnd7s3)                              0.18      0.29       6.62 f
  net3109425 (net)                    17                   0.00       6.62 f
  U97106/DIN (ib1s1)                             0.18      0.00       6.63 f
  U97106/Q (ib1s1)                               0.15      0.07       6.69 r
  n108166 (net)                        1                   0.00       6.69 r
  U97100/DIN1 (nnd2s2)                           0.15      0.00       6.70 r
  U97100/Q (nnd2s2)                              0.29      0.11       6.81 f
  n108164 (net)                        3                   0.00       6.81 f
  U97098/DIN2 (nnd3s1)                           0.29      0.00       6.81 f
  U97098/Q (nnd3s1)                              0.38      0.18       6.99 r
  n108160 (net)                        3                   0.00       6.99 r
  U97096/DIN3 (nnd3s2)                           0.38      0.00       6.99 r
  U97096/Q (nnd3s2)                              0.64      0.27       7.26 f
  net3109243 (net)                    17                   0.00       7.26 f
  U96204/DIN (i1s9)                              0.64      0.00       7.26 f
  U96204/Q (i1s9)                                0.08      0.21       7.48 r
  net3109372 (net)                    13                   0.00       7.48 r
  U316160/DIN5 (aoi222s1)                        0.08      0.00       7.48 r
  U316160/Q (aoi222s1)                           0.90      0.23       7.71 f
  n293977 (net)                        1                   0.00       7.71 f
  U134669/DIN5 (oai221s3)                        0.90      0.00       7.71 f
  U134669/Q (oai221s3)                           0.37      0.55       8.26 r
  proc2mem_addr[8] (net)               1                   0.00       8.26 r
  proc2mem_addr[8] (out)                         0.37      0.02       8.29 r
  data arrival time                                                   8.29

  max_delay                                                8.50       8.50
  clock uncertainty                                       -0.10       8.40
  output external delay                                   -0.10       8.30
  data required time                                                  8.30
  ---------------------------------------------------------------------------
  data required time                                                  8.30
  data arrival time                                                  -8.29
  ---------------------------------------------------------------------------
  slack (MET)                                                         0.01


1
 
****************************************
Report : constraint
        -verbose
        -max_delay
Design : cpu
Version: V-2023.12-SP5
Date   : Mon Dec  9 23:08:38 2024
****************************************


  Startpoint: genblk2[0].what_the_fck/mstage[2]/next_mplier_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: genblk2[0].what_the_fck/mstage[3]/product_sum_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                                                                   Incr       Path
  ------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                 0.00       0.00
  clock network delay (ideal)                                             0.00       0.00
  genblk2[0].what_the_fck/mstage[2]/next_mplier_reg[0]/CLK (dffs2)        0.00 #     0.00 r
  genblk2[0].what_the_fck/mstage[2]/next_mplier_reg[0]/Q (dffs2)          0.21       0.21 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1505/Q (ib1s6)              0.08       0.29 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1504/Q (ib1s6)              0.06       0.35 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1362/Q (and2s2)             0.14       0.50 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U179/Q (xor2s1)              0.23       0.73 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_2_51/OUTS (fadd1s2)       0.42       1.15 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_3_50/OUTS (fadd1s3)       0.49       1.65 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U497/Q (nnd2s2)              0.06       1.71 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U500/Q (nnd3s2)              0.16       1.87 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_5_49/OUTS (fadd1s3)       0.40       2.27 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/U1004/Q (xor3s2)             0.27       2.54 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_7_47/OUTS (fadd1s3)       0.50       3.04 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U999/Q (xor2s3)              0.21       3.25 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U990/Q (xor2s2)              0.21       3.46 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_10_44/OUTS (fadd1s3)      0.34       3.81 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_11_43/OUTS (fadd1s3)      0.47       4.27 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_12_42/OUTS (fadd1s3)      0.35       4.62 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_13_41/OUTS (fadd1s3)      0.47       5.09 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/S2_14_40/OUTS (fadd1s3)      0.35       5.43 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/S4_39/OUTS (fadd1s3)         0.46       5.89 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/U244/Q (xor2s1)              0.26       6.15 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U34/Q (or2s2)           0.19       6.34 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U4/Q (i1s4)             0.07       6.41 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U15/Q (nor3s2)          0.14       6.55 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U315/Q (nnd2s2)         0.09       6.64 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U125/Q (oai21s2)        0.15       6.79 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U60/Q (nnd2s1)          0.09       6.87 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U313/Q (nnd2s2)         0.10       6.98 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U310/Q (nnd2s2)         0.06       7.04 f
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U83/Q (nnd2s2)          0.08       7.12 r
  genblk2[0].what_the_fck/mstage[3]/mult_145/FS_1/U240/Q (xnr2s3)         0.20       7.32 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U182/Q (or2s2)                0.16       7.48 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U50/Q (ib1s1)                 0.06       7.54 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U177/Q (or4s3)                0.14       7.68 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U30/Q (oai21s2)               0.14       7.82 f
  genblk2[0].what_the_fck/mstage[3]/add_157/U149/Q (aoi13s2)              0.07       7.89 r
  genblk2[0].what_the_fck/mstage[3]/add_157/U125/Q (xor2s2)               0.21       8.11 r
  U116393/Q (nnd2s2)                                                      0.06       8.16 f
  U116394/Q (nnd2s2)                                                      0.10       8.26 r
  genblk2[0].what_the_fck/mstage[3]/product_sum_reg[63]/DIN (dffs1)       0.01       8.27 r
  data arrival time                                                                  8.27

  clock clock (rise edge)                                                 8.50       8.50
  clock network delay (ideal)                                             0.00       8.50
  clock uncertainty                                                      -0.10       8.40
  genblk2[0].what_the_fck/mstage[3]/product_sum_reg[63]/CLK (dffs1)       0.00       8.40 r
  library setup time                                                     -0.13       8.27
  data required time                                                                 8.27
  ------------------------------------------------------------------------------------------
  data required time                                                                 8.27
  data arrival time                                                                 -8.27
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: rasam/num_entries_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock clock (rise edge)                     0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  input external delay                        0.10       0.10 r
  reset (in)                                  0.00       0.10 r
  U260948/Q (ib1s6)                           0.02       0.12 f
  U112415/Q (i1s6)                            0.04       0.17 r
  U102634/Q (ib1s1)                           0.05       0.21 f
  U112058/Q (ib1s1)                           0.10       0.31 r
  U112059/Q (hi1s1)                           0.66       0.97 f
  U102374/Q (ib1s1)                           0.20       1.18 r
  U102957/Q (ib1s1)                           0.41       1.59 f
  U260947/Q (nnd2s3)                          0.23       1.81 r
  U101140/Q (ib1s1)                           0.15       1.96 f
  U132984/Q (nnd3s1)                          0.18       2.14 r
  U261385/Q (nnd2s2)                          0.13       2.27 f
  U261386/Q (ib1s2)                           0.06       2.33 r
  U94957/Q (nnd2s2)                           0.07       2.39 f
  U98952/Q (ib1s2)                            0.05       2.44 r
  U98951/Q (nnd2s1)                           0.07       2.51 f
  U98496/Q (ib1s1)                            0.09       2.60 r
  U98495/Q (nnd2s3)                           0.07       2.67 f
  U98957/Q (nnd2s1)                           0.09       2.76 r
  U101097/Q (ib1s1)                           0.10       2.86 f
  U98494/Q (nor6s2)                           0.27       3.13 r
  U98493/Q (and4s2)                           0.17       3.30 r
  U100886/Q (and3s2)                          0.15       3.45 r
  U106455/Q (nnd2s2)                          0.07       3.52 f
  U105921/Q (and2s2)                          0.19       3.71 f
  U100411/Q (and2s2)                          0.14       3.85 f
  U108984/Q (and4s3)                          0.15       4.00 f
  U99626/Q (and2s2)                           0.15       4.15 f
  U100887/Q (nnd2s2)                          0.09       4.24 r
  U98925/Q (nnd2s2)                           0.06       4.30 f
  U101533/Q (nnd2s2)                          0.09       4.40 r
  U98677/Q (i1s3)                             0.07       4.46 f
  U99932/Q (xor2s2)                           0.21       4.68 r
  U99571/Q (xor2s2)                           0.22       4.89 r
  U100037/Q (xor2s2)                          0.20       5.09 r
  U99931/Q (xor2s1)                           0.24       5.34 r
  U100002/Q (xor2s1)                          0.25       5.59 r
  U100202/Q (xor2s1)                          0.25       5.84 r
  U100531/Q (xor2s1)                          0.26       6.10 r
  U98213/Q (i1s3)                             0.07       6.17 f
  U98212/Q (or2s2)                            0.14       6.31 f
  U126295/Q (and2s2)                          0.15       6.46 f
  U108986/Q (nnd2s3)                          0.06       6.52 r
  U131743/Q (nnd2s3)                          0.07       6.59 f
  U114650/Q (xor2s3)                          0.23       6.82 r
  U98476/Q (xnr3s2)                           0.26       7.08 r
  U114864/Q (xor2s2)                          0.22       7.30 r
  U98678/Q (or2s2)                            0.17       7.47 r
  U113056/Q (nnd2s2)                          0.06       7.52 f
  U114486/Q (aoi22s2)                         0.11       7.63 r
  U119546/Q (xnr2s2)                          0.20       7.83 f
  rasam/num_entries_reg[4]/CLRB (dffcs1)      0.00       7.84 f
  data arrival time                                      7.84

  clock clock (rise edge)                     8.50       8.50
  clock network delay (ideal)                 0.00       8.50
  clock uncertainty                          -0.10       8.40
  rasam/num_entries_reg[4]/CLK (dffcs1)       0.00       8.40 r
  library setup time                         -0.31       8.09
  data required time                                     8.09
  --------------------------------------------------------------
  data required time                                     8.09
  data arrival time                                     -7.84
  --------------------------------------------------------------
  slack (MET)                                            0.26


  Startpoint: what_the_duck/br_task_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: proc2mem_addr[15]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                tsmcwire              lec25dscc25_TT

  Point                                          Incr       Path
  -----------------------------------------------------------------
  what_the_duck/br_task_reg[0]/CLK (dffcs2)      0.00 #     0.00 r
  what_the_duck/br_task_reg[0]/QN (dffcs2)       0.16       0.16 f
  what_the_duck/br_task_reg[0]/Q (dffcs2)        0.10       0.26 r
  U96814/Q (nor2s3)                              0.12       0.38 f
  U98931/Q (i1s2)                                0.07       0.45 r
  U98928/Q (nnd2s2)                              0.08       0.53 f
  U98930/Q (nnd2s3)                              0.10       0.63 r
  U98932/Q (ib1s6)                               0.07       0.70 f
  U105009/Q (i1s1)                               0.07       0.76 r
  r11366/U51/Q (ib1s1)                           0.12       0.88 f
  r11366/U26/Q (xor2s3)                          0.23       1.11 r
  U97717/Q (ib1s1)                               0.09       1.20 f
  U97896/Q (and2s2)                              0.17       1.37 f
  U256336/Q (nnd2s1)                             0.06       1.44 r
  U97815/Q (i1s8)                                0.17       1.60 f
  U132032/Q (i1s4)                               0.10       1.70 r
  U105825/Q (i1s3)                               0.25       1.95 f
  U254940/Q (aoi22s2)                            0.16       2.11 r
  U254939/Q (nnd4s1)                             0.14       2.25 f
  U254938/Q (oai21s2)                            0.13       2.38 r
  U254921/Q (nnd4s1)                             0.12       2.50 f
  U97752/Q (xor2s1)                              0.23       2.73 f
  U97751/Q (ib1s2)                               0.06       2.79 r
  U97730/Q (nor6s3)                              0.26       3.05 f
  U97724/Q (nnd2s3)                              0.08       3.13 r
  U97723/Q (nnd2s3)                              0.10       3.23 f
  U96817/Q (ib1s6)                               0.13       3.36 r
  U96844/Q (nnd3s2)                              0.09       3.45 f
  U97085/Q (i1s9)                                0.18       3.63 r
  U97082/Q (aoi22s3)                             0.10       3.73 f
  U97079/Q (oai21s2)                             0.16       3.88 r
  U97077/Q (i1s2)                                0.12       4.00 f
  U97075/Q (i1s3)                                0.07       4.07 r
  U97073/Q (and2s3)                              0.15       4.22 r
  U97027/Q (and2s1)                              0.22       4.44 r
  U97026/Q (aoi22s1)                             0.17       4.61 f
  U97023/Q (nnd4s1)                              0.21       4.83 r
  U97022/Q (nor2s2)                              0.16       4.99 f
  U97021/Q (mxi21s2)                             0.12       5.11 r
  U97020/Q (xnr2s1)                              0.23       5.34 f
  U97019/Q (nor2s1)                              0.10       5.44 r
  U96921/Q (nnd2s2)                              0.07       5.51 f
  U97071/Q (i1s1)                                0.07       5.58 r
  U97676/Q (aoi42s1)                             0.15       5.73 f
  U97671/Q (nnd4s1)                              0.21       5.94 r
  U97670/Q (or2s2)                               0.24       6.18 r
  U97102/Q (ib1s6)                               0.07       6.25 f
  U97107/Q (aoi211s1)                            0.08       6.33 r
  U97097/Q (nnd7s3)                              0.29       6.62 f
  U97106/Q (ib1s1)                               0.07       6.69 r
  U97100/Q (nnd2s2)                              0.11       6.81 f
  U97098/Q (nnd3s1)                              0.19       6.99 r
  U97096/Q (nnd3s2)                              0.27       7.26 f
  U96204/Q (i1s9)                                0.21       7.48 r
  U97091/Q (aoi222s1)                            0.23       7.71 f
  U97089/Q (oai221s3)                            0.56       8.26 r
  proc2mem_addr[15] (out)                        0.02       8.29 r
  data arrival time                                         8.29

  max_delay                                      8.50       8.50
  clock uncertainty                             -0.10       8.40
  output external delay                         -0.10       8.30
  data required time                                        8.30
  -----------------------------------------------------------------
  data required time                                        8.30
  data arrival time                                        -8.29
  -----------------------------------------------------------------
  slack (MET)                                               0.01


1
 
****************************************
Report : resources
Design : cpu
Version: V-2023.12-SP5
Date   : Mon Dec  9 23:08:38 2024
****************************************

Resource Sharing Report for design cpu in file ../verilog/cpu.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r11286   | DW01_cmp2    | width=2    |               | flo_from_progressive/lt_57 |
     |              |            |               | lt_973               |
| r11288   | DW01_cmp2    | width=2    |               | flo_from_progressive/lt_57_I2 |
  |              |            |               | lt_973_I2            |
| r11290   | DW01_cmp2    | width=2    |               | flo_from_progressive/lt_57_I3 |
  |              |            |               | lt_973_I3            |
| r11354   | DW01_inc     | width=2    |               | rufus/add_230        |
|          |              |            |               | rufus/add_241        |
| r11366   | DW01_add     | width=32   |               | rufus/add_264_2      |
|          |              |            |               | rufus/pred/add_40_I2 |
| r11407   | DW01_cmp2    | width=2    |               | buffet/lt_55         |
|          |              |            |               | flo_from_progressive/lt_63 |
     |              |            |               | robert/lt_129        |
| r11408   | DW01_cmp2    | width=2    |               | buffet/lt_55_I2      |
|          |              |            |               | flo_from_progressive/lt_63_I2 |
  |              |            |               | robert/lt_129_I2     |
| r11410   | DW01_cmp2    | width=2    |               | buffet/lt_55_I3      |
|          |              |            |               | flo_from_progressive/lt_63_I3 |
  |              |            |               | robert/lt_129_I3     |
| r11425   | DW01_add     | width=4    |               | disbitch/add_89_I2   |
|          |              |            |               | disbitch/add_93_I2   |
| r11429   | DW01_add     | width=4    |               | disbitch/add_89_I3   |
|          |              |            |               | disbitch/add_93_I3   |
| r11599   | DW01_inc     | width=5    |               | robert/add_130_I2    |
|          |              |            |               | robert/add_131_I2    |
|          |              |            |               | robert/add_132_I2    |
|          |              |            |               | robert/add_134_I2    |
|          |              |            |               | robert/add_135_I2    |
|          |              |            |               | robert/add_136_I2    |
|          |              |            |               | robert/add_138_I2    |
|          |              |            |               | robert/add_140_I2    |
|          |              |            |               | robert/add_141_I2    |
|          |              |            |               | robert/add_142_I2    |
|          |              |            |               | robert/add_53        |
| r11606   | DW01_inc     | width=5    |               | robert/add_73_2_I2   |
|          |              |            |               | robert/add_73_I2     |
|          |              |            |               | robert/add_85_2      |
| r11610   | DW01_inc     | width=5    |               | robert/add_83_I2     |
|          |              |            |               | robert/add_84_I2     |
|          |              |            |               | robert/add_85_I2     |
| r11613   | DW01_add     | width=5    |               | robert/add_73_2_I3   |
|          |              |            |               | robert/add_73_I3     |
| r11617   | DW01_add     | width=5    |               | robert/add_83_I3     |
|          |              |            |               | robert/add_84_I3     |
|          |              |            |               | robert/add_85_I3     |
| r12229   | DW01_add     | width=5    |               | robert/add_130_I3    |
|          |              |            |               | robert/add_131_I3    |
|          |              |            |               | robert/add_132_I3    |
|          |              |            |               | robert/add_134_I3    |
|          |              |            |               | robert/add_135_I3    |
|          |              |            |               | robert/add_136_I3    |
|          |              |            |               | robert/add_138_I3    |
|          |              |            |               | robert/add_140_I3    |
|          |              |            |               | robert/add_141_I3    |
|          |              |            |               | robert/add_142_I3    |
| r12231   | DW01_sub     | width=6    |               | sub_1_root_robert/sub_163_3 |
    |              |            |               | sub_1_root_robert/sub_165_4 |
| r12242   | DW01_cmp6    | width=4    |               | pancake/eq_80        |
|          |              |            |               | pancake/eq_94        |
| r12243   | DW01_cmp6    | width=4    |               | pancake/eq_80_I2     |
|          |              |            |               | pancake/eq_94_I2     |
| r12244   | DW01_cmp6    | width=4    |               | pancake/eq_80_I3     |
|          |              |            |               | pancake/eq_94_I3     |
| r12245   | DW01_cmp6    | width=4    |               | pancake/eq_80_I4     |
|          |              |            |               | pancake/eq_94_I4     |
| r12303   | DW01_add     | width=32   |               | what_the_duck/add_38 |
|          |              |            |               | what_the_duck/add_72 |
| r12304   | DW01_cmp6    | width=32   |               | what_the_duck/eq_48  |
|          |              |            |               | what_the_duck/gte_51 |
|          |              |            |               | what_the_duck/lt_50  |
|          |              |            |               | what_the_duck/ne_49  |
| r12305   | DW01_cmp2    | width=32   |               | what_the_duck/gte_53 |
|          |              |            |               | what_the_duck/lt_52  |
| r12316   | DW01_sub     | width=6    |               | storey/sub_84        |
|          |              |            |               | storey/sub_85        |
| r13389   | DW01_add     | width=32   |               | add_968              |
| r13391   | DW01_add     | width=32   |               | add_968_I2           |
| r13393   | DW01_add     | width=32   |               | add_968_I3           |
| r13395   | DW01_add     | width=32   |               | rufus/add_121_I2     |
| r13397   | DW01_add     | width=32   |               | rufus/add_121_I3     |
| r13399   | DW01_add     | width=32   |               | rufus/add_121_I4     |
| r13401   | DW01_cmp6    | width=29   |               | rufus/eq_180         |
| r13403   | DW01_cmp6    | width=29   |               | rufus/eq_180_I2_I1   |
| r13405   | DW01_cmp6    | width=29   |               | rufus/eq_180_I3_I1   |
| r13407   | DW01_cmp6    | width=29   |               | rufus/eq_180_I4_I1   |
| r13409   | DW01_cmp6    | width=29   |               | rufus/eq_180_I5_I1   |
| r13411   | DW01_cmp6    | width=29   |               | rufus/eq_180_I6_I1   |
| r13413   | DW01_cmp6    | width=29   |               | rufus/eq_180_I7_I1   |
| r13415   | DW01_cmp6    | width=29   |               | rufus/eq_180_I8_I1   |
| r13417   | DW01_cmp6    | width=29   |               | rufus/eq_180_I9_I1   |
| r13419   | DW01_cmp6    | width=29   |               | rufus/eq_180_I10_I1  |
| r13421   | DW01_cmp6    | width=29   |               | rufus/eq_180_I11_I1  |
| r13423   | DW01_cmp6    | width=29   |               | rufus/eq_180_I12_I1  |
| r13425   | DW01_cmp6    | width=29   |               | rufus/eq_180_I13_I1  |
| r13427   | DW01_cmp6    | width=29   |               | rufus/eq_180_I14_I1  |
| r13429   | DW01_cmp6    | width=29   |               | rufus/eq_180_I15_I1  |
| r13431   | DW01_cmp6    | width=29   |               | rufus/eq_180_I2      |
| r13433   | DW01_cmp6    | width=29   |               | rufus/eq_180_I2_I2   |
| r13435   | DW01_cmp6    | width=29   |               | rufus/eq_180_I3_I2   |
| r13437   | DW01_cmp6    | width=29   |               | rufus/eq_180_I4_I2   |
| r13439   | DW01_cmp6    | width=29   |               | rufus/eq_180_I5_I2   |
| r13441   | DW01_cmp6    | width=29   |               | rufus/eq_180_I6_I2   |
| r13443   | DW01_cmp6    | width=29   |               | rufus/eq_180_I7_I2   |
| r13445   | DW01_cmp6    | width=29   |               | rufus/eq_180_I8_I2   |
| r13447   | DW01_cmp6    | width=29   |               | rufus/eq_180_I9_I2   |
| r13449   | DW01_cmp6    | width=29   |               | rufus/eq_180_I10_I2  |
| r13451   | DW01_cmp6    | width=29   |               | rufus/eq_180_I11_I2  |
| r13453   | DW01_cmp6    | width=29   |               | rufus/eq_180_I12_I2  |
| r13455   | DW01_cmp6    | width=29   |               | rufus/eq_180_I13_I2  |
| r13457   | DW01_cmp6    | width=29   |               | rufus/eq_180_I14_I2  |
| r13459   | DW01_cmp6    | width=29   |               | rufus/eq_180_I15_I2  |
| r13461   | DW01_cmp6    | width=29   |               | rufus/eq_180_I3      |
| r13463   | DW01_cmp6    | width=29   |               | rufus/eq_180_I2_I3   |
| r13465   | DW01_cmp6    | width=29   |               | rufus/eq_180_I3_I3   |
| r13467   | DW01_cmp6    | width=29   |               | rufus/eq_180_I4_I3   |
| r13469   | DW01_cmp6    | width=29   |               | rufus/eq_180_I5_I3   |
| r13471   | DW01_cmp6    | width=29   |               | rufus/eq_180_I6_I3   |
| r13473   | DW01_cmp6    | width=29   |               | rufus/eq_180_I7_I3   |
| r13475   | DW01_cmp6    | width=29   |               | rufus/eq_180_I8_I3   |
| r13477   | DW01_cmp6    | width=29   |               | rufus/eq_180_I9_I3   |
| r13479   | DW01_cmp6    | width=29   |               | rufus/eq_180_I10_I3  |
| r13481   | DW01_cmp6    | width=29   |               | rufus/eq_180_I11_I3  |
| r13483   | DW01_cmp6    | width=29   |               | rufus/eq_180_I12_I3  |
| r13485   | DW01_cmp6    | width=29   |               | rufus/eq_180_I13_I3  |
| r13487   | DW01_cmp6    | width=29   |               | rufus/eq_180_I14_I3  |
| r13489   | DW01_cmp6    | width=29   |               | rufus/eq_180_I15_I3  |
| r13491   | DW01_cmp6    | width=29   |               | rufus/eq_180_I4      |
| r13493   | DW01_cmp6    | width=29   |               | rufus/eq_180_I2_I4   |
| r13495   | DW01_cmp6    | width=29   |               | rufus/eq_180_I3_I4   |
| r13497   | DW01_cmp6    | width=29   |               | rufus/eq_180_I4_I4   |
| r13499   | DW01_cmp6    | width=29   |               | rufus/eq_180_I5_I4   |
| r13501   | DW01_cmp6    | width=29   |               | rufus/eq_180_I6_I4   |
| r13503   | DW01_cmp6    | width=29   |               | rufus/eq_180_I7_I4   |
| r13505   | DW01_cmp6    | width=29   |               | rufus/eq_180_I8_I4   |
| r13507   | DW01_cmp6    | width=29   |               | rufus/eq_180_I9_I4   |
| r13509   | DW01_cmp6    | width=29   |               | rufus/eq_180_I10_I4  |
| r13511   | DW01_cmp6    | width=29   |               | rufus/eq_180_I11_I4  |
| r13513   | DW01_cmp6    | width=29   |               | rufus/eq_180_I12_I4  |
| r13515   | DW01_cmp6    | width=29   |               | rufus/eq_180_I13_I4  |
| r13517   | DW01_cmp6    | width=29   |               | rufus/eq_180_I14_I4  |
| r13519   | DW01_cmp6    | width=29   |               | rufus/eq_180_I15_I4  |
| r13521   | DW01_add     | width=3    |               | rufus/add_233        |
| r13523   | DW01_inc     | width=3    |               | rufus/add_223_I2     |
| r13525   | DW01_inc     | width=3    |               | rufus/add_230_I2     |
| r13527   | DW01_add     | width=3    |               | rufus/add_233_I2     |
| r13529   | DW01_inc     | width=3    |               | rufus/add_223_I3     |
| r13531   | DW01_inc     | width=3    |               | rufus/add_230_I3     |
| r13533   | DW01_add     | width=3    |               | rufus/add_233_I3     |
| r13535   | DW01_cmp2    | width=3    |               | rufus/gt_252         |
| r13537   | DW01_sub     | width=4    |               | rufus/sub_254        |
| r13539   | DW01_cmp2    | width=4    |               | rufus/lt_254         |
| r13541   | DW01_sub     | width=3    |               | rufus/sub_254_2      |
| r13543   | DW01_add     | width=32   |               | rufus/add_264_2_I2   |
| r13545   | DW01_add     | width=32   |               | rufus/add_264_2_I3   |
| r13547   | DW01_add     | width=32   |               | rufus/add_264_2_I4   |
| r13549   | DW01_add     | width=3    |               | rufus/add_275        |
| r13551   | DW01_cmp2    | width=3    |               | rufus/lt_275         |
| r13553   | DW01_inc     | width=2    |               | rufus/add_273_I2     |
| r13555   | DW01_add     | width=3    |               | rufus/add_275_I2     |
| r13557   | DW01_cmp2    | width=3    |               | rufus/lt_275_I2      |
| r13559   | DW01_add     | width=3    |               | rufus/add_273_I3     |
| r13561   | DW01_add     | width=3    |               | rufus/add_275_I3     |
| r13563   | DW01_cmp2    | width=3    |               | rufus/lt_275_I3      |
| r13565   | DW01_add     | width=3    |               | rufus/add_273_I4     |
| r13567   | DW01_add     | width=3    |               | rufus/add_275_I4     |
| r13569   | DW01_cmp2    | width=3    |               | rufus/lt_275_I4      |
| r13571   | DW01_cmp6    | width=8    |               | rufus/icache_0/eq_128 |
| r13573   | DW01_cmp6    | width=8    |               | rufus/icache_0/eq_128_I2 |
| r13575   | DW01_cmp6    | width=8    |               | rufus/icache_0/eq_128_I3 |
| r13577   | DW01_cmp6    | width=8    |               | rufus/icache_0/eq_128_I4 |
| r13579   | DW01_add     | width=32   |               | rufus/pred/add_40_I3 |
| r13581   | DW01_add     | width=32   |               | rufus/pred/add_40_I4 |
| r13583   | DW01_add     | width=32   |               | rufus/pred/add_40_I5 |
| r13585   | DW01_add     | width=32   |               | rufus/pred/add_40_I6 |
| r13587   | DW01_add     | width=32   |               | rufus/pred/add_40_I7 |
| r13589   | DW01_add     | width=32   |               | rufus/pred/add_40_I8 |
| r13591   | DW01_cmp6    | width=8    |               | rufus/pred/bibibop/eq_37 |
| r13593   | DW01_cmp6    | width=8    |               | rufus/pred/bibibop/eq_37_I2 |
| r13595   | DW01_cmp6    | width=8    |               | rufus/pred/bibibop/eq_37_I3 |
| r13597   | DW01_cmp6    | width=8    |               | rufus/pred/bibibop/eq_37_I4 |
| r13599   | DW01_cmp6    | width=8    |               | rufus/pred/bibibop/eq_37_I5 |
| r13601   | DW01_cmp6    | width=8    |               | rufus/pred/bibibop/eq_37_I6 |
| r13603   | DW01_cmp6    | width=8    |               | rufus/pred/bibibop/eq_37_I7 |
| r13605   | DW01_cmp6    | width=8    |               | rufus/pred/bibibop/eq_37_I8 |
| r13611   | DW01_inc     | width=3    |               | buffet/add_40_I2     |
| r13613   | DW01_add     | width=3    |               | buffet/add_40_I3     |
| r13615   | DW01_add     | width=3    |               | buffet/add_46        |
| r13621   | DW01_add     | width=3    |               | buffet/add_50        |
| r13623   | DW01_inc     | width=3    |               | buffet/add_56_I2     |
| r13625   | DW01_add     | width=3    |               | buffet/add_56_I3     |
| r13627   | DW01_cmp2    | width=3    |               | buffet/lt_61         |
| r13629   | DW01_cmp2    | width=3    |               | buffet/lt_61_I2      |
| r13631   | DW01_inc     | width=3    |               | buffet/add_62_I2     |
| r13633   | DW01_cmp2    | width=3    |               | buffet/lt_61_I3      |
| r13635   | DW01_add     | width=3    |               | buffet/add_62_I3     |
| r13637   | DW01_cmp2    | width=3    |               | buffet/lt_61_I4      |
| r13639   | DW01_add     | width=3    |               | buffet/add_62_I4     |
| r13641   | DW01_cmp2    | width=2    |               | disbitch/lt_36       |
| r13643   | DW01_cmp2    | width=2    |               | disbitch/lt_37       |
| r13645   | DW01_inc     | width=2    |               | disbitch/add_62_I2   |
| r13647   | DW01_inc     | width=2    |               | disbitch/add_62_I3   |
| r13649   | DW01_cmp2    | width=2    |               | disbitch/lt_74       |
| r13651   | DW01_cmp2    | width=2    |               | disbitch/lt_74_I2    |
| r13653   | DW01_inc     | width=2    |               | disbitch/add_90_I2   |
| r13655   | DW01_inc     | width=2    |               | disbitch/add_99_I2   |
| r13657   | DW01_cmp2    | width=2    |               | disbitch/lt_74_I3    |
| r13659   | DW01_inc     | width=2    |               | disbitch/add_90_I3   |
| r13661   | DW01_inc     | width=2    |               | disbitch/add_99_I3   |
| r13663   | DW01_inc     | width=6    |               | flo_from_progressive/add_40 |
| r13665   | DW01_add     | width=5    |               | flo_from_progressive/add_54 |
| r13667   | DW01_inc     | width=5    |               | flo_from_progressive/add_58_I2 |
| r13669   | DW01_add     | width=5    |               | flo_from_progressive/add_58_I3 |
| r13671   | DW01_inc     | width=5    |               | flo_from_progressive/add_64_I2 |
| r13673   | DW01_add     | width=5    |               | flo_from_progressive/add_64_I3 |
| r13675   | DW01_add     | width=5    |               | flo_from_progressive/add_68 |
| r13677   | DW01_cmp6    | width=6    |               | im_the_map/eq_53     |
| r13679   | DW01_cmp6    | width=6    |               | im_the_map/eq_53_I2  |
| r13681   | DW01_cmp6    | width=6    |               | im_the_map/eq_53_I3  |
| r13683   | DW01_sub     | width=6    |               | rasam/sub_108        |
| r13685   | DW01_cmp2    | width=32   |               | rasam/gt_108         |
| r13687   | DW01_sub     | width=2    |               | rasam/sub_108_2      |
| r13709   | DW01_cmp6    | width=6    |               | rasam/eq_280         |
| r13711   | DW01_cmp6    | width=6    |               | rasam/eq_283         |
| r13713   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I1   |
| r13715   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I1   |
| r13717   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I1   |
| r13719   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I1   |
| r13721   | DW01_cmp6    | width=4    |               | rasam/eq_289         |
| r13723   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2      |
| r13725   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2      |
| r13727   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I2   |
| r13729   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I2   |
| r13731   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I2   |
| r13733   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I2   |
| r13735   | DW01_cmp6    | width=4    |               | rasam/eq_289_I2      |
| r13737   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3      |
| r13739   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3      |
| r13741   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I3   |
| r13743   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I3   |
| r13745   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I3   |
| r13747   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I3   |
| r13749   | DW01_cmp6    | width=4    |               | rasam/eq_289_I3      |
| r13751   | DW01_cmp6    | width=6    |               | rasam/eq_280_I4      |
| r13753   | DW01_cmp6    | width=6    |               | rasam/eq_283_I4      |
| r13755   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I4   |
| r13757   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I4   |
| r13759   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I4   |
| r13761   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I4   |
| r13763   | DW01_cmp6    | width=4    |               | rasam/eq_289_I4      |
| r13765   | DW01_cmp6    | width=6    |               | rasam/eq_280_I5      |
| r13767   | DW01_cmp6    | width=6    |               | rasam/eq_283_I5      |
| r13769   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I5   |
| r13771   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I5   |
| r13773   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I5   |
| r13775   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I5   |
| r13777   | DW01_cmp6    | width=4    |               | rasam/eq_289_I5      |
| r13779   | DW01_cmp6    | width=6    |               | rasam/eq_280_I6      |
| r13781   | DW01_cmp6    | width=6    |               | rasam/eq_283_I6      |
| r13783   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I6   |
| r13785   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I6   |
| r13787   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I6   |
| r13789   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I6   |
| r13791   | DW01_cmp6    | width=4    |               | rasam/eq_289_I6      |
| r13793   | DW01_cmp6    | width=6    |               | rasam/eq_280_I7      |
| r13795   | DW01_cmp6    | width=6    |               | rasam/eq_283_I7      |
| r13797   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I7   |
| r13799   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I7   |
| r13801   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I7   |
| r13803   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I7   |
| r13805   | DW01_cmp6    | width=4    |               | rasam/eq_289_I7      |
| r13807   | DW01_cmp6    | width=6    |               | rasam/eq_280_I8      |
| r13809   | DW01_cmp6    | width=6    |               | rasam/eq_283_I8      |
| r13811   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I8   |
| r13813   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I8   |
| r13815   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I8   |
| r13817   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I8   |
| r13819   | DW01_cmp6    | width=4    |               | rasam/eq_289_I8      |
| r13821   | DW01_cmp6    | width=6    |               | rasam/eq_280_I9      |
| r13823   | DW01_cmp6    | width=6    |               | rasam/eq_283_I9      |
| r13825   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I9   |
| r13827   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I9   |
| r13829   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I9   |
| r13831   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I9   |
| r13833   | DW01_cmp6    | width=4    |               | rasam/eq_289_I9      |
| r13835   | DW01_cmp6    | width=6    |               | rasam/eq_280_I10     |
| r13837   | DW01_cmp6    | width=6    |               | rasam/eq_283_I10     |
| r13839   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I10  |
| r13841   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I10  |
| r13843   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I10  |
| r13845   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I10  |
| r13847   | DW01_cmp6    | width=4    |               | rasam/eq_289_I10     |
| r13849   | DW01_cmp6    | width=6    |               | rasam/eq_280_I11     |
| r13851   | DW01_cmp6    | width=6    |               | rasam/eq_283_I11     |
| r13853   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I11  |
| r13855   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I11  |
| r13857   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I11  |
| r13859   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I11  |
| r13861   | DW01_cmp6    | width=4    |               | rasam/eq_289_I11     |
| r13863   | DW01_cmp6    | width=6    |               | rasam/eq_280_I12     |
| r13865   | DW01_cmp6    | width=6    |               | rasam/eq_283_I12     |
| r13867   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I12  |
| r13869   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I12  |
| r13871   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I12  |
| r13873   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I12  |
| r13875   | DW01_cmp6    | width=4    |               | rasam/eq_289_I12     |
| r13877   | DW01_cmp6    | width=6    |               | rasam/eq_280_I13     |
| r13879   | DW01_cmp6    | width=6    |               | rasam/eq_283_I13     |
| r13881   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I13  |
| r13883   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I13  |
| r13885   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I13  |
| r13887   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I13  |
| r13889   | DW01_cmp6    | width=4    |               | rasam/eq_289_I13     |
| r13891   | DW01_cmp6    | width=6    |               | rasam/eq_280_I14     |
| r13893   | DW01_cmp6    | width=6    |               | rasam/eq_283_I14     |
| r13895   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I14  |
| r13897   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I14  |
| r13899   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I14  |
| r13901   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I14  |
| r13903   | DW01_cmp6    | width=4    |               | rasam/eq_289_I14     |
| r13905   | DW01_cmp6    | width=6    |               | rasam/eq_280_I15     |
| r13907   | DW01_cmp6    | width=6    |               | rasam/eq_283_I15     |
| r13909   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I15  |
| r13911   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I15  |
| r13913   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I15  |
| r13915   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I15  |
| r13917   | DW01_cmp6    | width=4    |               | rasam/eq_289_I15     |
| r13919   | DW01_cmp6    | width=6    |               | rasam/eq_280_I16     |
| r13921   | DW01_cmp6    | width=6    |               | rasam/eq_283_I16     |
| r13923   | DW01_cmp6    | width=6    |               | rasam/eq_280_I2_I16  |
| r13925   | DW01_cmp6    | width=6    |               | rasam/eq_283_I2_I16  |
| r13927   | DW01_cmp6    | width=6    |               | rasam/eq_280_I3_I16  |
| r13929   | DW01_cmp6    | width=6    |               | rasam/eq_283_I3_I16  |
| r13931   | DW01_cmp6    | width=4    |               | rasam/eq_289_I16     |
| r14001   | DW01_cmp2    | width=32   |               | robert/gt_59         |
| r14007   | DW01_cmp6    | width=5    |               | robert/ne_73         |
| r14009   | DW01_cmp6    | width=5    |               | robert/ne_73_I2      |
| r14011   | DW01_inc     | width=5    |               | robert/add_74_I2     |
| r14013   | DW01_inc     | width=5    |               | robert/add_80_I2     |
| r14015   | DW01_inc     | width=5    |               | robert/add_85_2_I2   |
| r14017   | DW01_inc     | width=2    |               | robert/add_86_I2     |
| r14019   | DW01_cmp6    | width=5    |               | robert/ne_73_I3      |
| r14021   | DW01_add     | width=5    |               | robert/add_74_I3     |
| r14023   | DW01_add     | width=5    |               | robert/add_80_I3     |
| r14025   | DW01_inc     | width=5    |               | robert/add_85_2_I3   |
| r14027   | DW01_inc     | width=2    |               | robert/add_86_I3     |
| r14029   | DW01_cmp6    | width=6    |               | robert/eq_98         |
| r14031   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I1   |
| r14033   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I1   |
| r14035   | DW01_cmp6    | width=6    |               | robert/eq_107        |
| r14037   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I1  |
| r14039   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I1  |
| r14041   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I1  |
| r14043   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I1  |
| r14045   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I1  |
| r14047   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I1  |
| r14049   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I1  |
| r14051   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I1  |
| r14053   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I1 |
| r14055   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I1 |
| r14057   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I1 |
| r14059   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I1 |
| r14061   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I1 |
| r14063   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I1 |
| r14065   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I1 |
| r14067   | DW01_cmp6    | width=6    |               | robert/eq_98_I2      |
| r14069   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I2   |
| r14071   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I2   |
| r14073   | DW01_cmp6    | width=6    |               | robert/eq_107_I2     |
| r14075   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I2  |
| r14077   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I2  |
| r14079   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I2  |
| r14081   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I2  |
| r14083   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I2  |
| r14085   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I2  |
| r14087   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I2  |
| r14089   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I2  |
| r14091   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I2 |
| r14093   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I2 |
| r14095   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I2 |
| r14097   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I2 |
| r14099   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I2 |
| r14101   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I2 |
| r14103   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I2 |
| r14105   | DW01_cmp6    | width=6    |               | robert/eq_98_I3      |
| r14107   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I3   |
| r14109   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I3   |
| r14111   | DW01_cmp6    | width=6    |               | robert/eq_107_I3     |
| r14113   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I3  |
| r14115   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I3  |
| r14117   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I3  |
| r14119   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I3  |
| r14121   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I3  |
| r14123   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I3  |
| r14125   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I3  |
| r14127   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I3  |
| r14129   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I3 |
| r14131   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I3 |
| r14133   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I3 |
| r14135   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I3 |
| r14137   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I3 |
| r14139   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I3 |
| r14141   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I3 |
| r14143   | DW01_cmp6    | width=6    |               | robert/eq_98_I4      |
| r14145   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I4   |
| r14147   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I4   |
| r14149   | DW01_cmp6    | width=6    |               | robert/eq_107_I4     |
| r14151   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I4  |
| r14153   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I4  |
| r14155   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I4  |
| r14157   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I4  |
| r14159   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I4  |
| r14161   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I4  |
| r14163   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I4  |
| r14165   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I4  |
| r14167   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I4 |
| r14169   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I4 |
| r14171   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I4 |
| r14173   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I4 |
| r14175   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I4 |
| r14177   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I4 |
| r14179   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I4 |
| r14181   | DW01_cmp6    | width=6    |               | robert/eq_98_I5      |
| r14183   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I5   |
| r14185   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I5   |
| r14187   | DW01_cmp6    | width=6    |               | robert/eq_107_I5     |
| r14189   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I5  |
| r14191   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I5  |
| r14193   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I5  |
| r14195   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I5  |
| r14197   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I5  |
| r14199   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I5  |
| r14201   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I5  |
| r14203   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I5  |
| r14205   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I5 |
| r14207   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I5 |
| r14209   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I5 |
| r14211   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I5 |
| r14213   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I5 |
| r14215   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I5 |
| r14217   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I5 |
| r14219   | DW01_cmp6    | width=6    |               | robert/eq_98_I6      |
| r14221   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I6   |
| r14223   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I6   |
| r14225   | DW01_cmp6    | width=6    |               | robert/eq_107_I6     |
| r14227   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I6  |
| r14229   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I6  |
| r14231   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I6  |
| r14233   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I6  |
| r14235   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I6  |
| r14237   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I6  |
| r14239   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I6  |
| r14241   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I6  |
| r14243   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I6 |
| r14245   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I6 |
| r14247   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I6 |
| r14249   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I6 |
| r14251   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I6 |
| r14253   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I6 |
| r14255   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I6 |
| r14257   | DW01_cmp6    | width=6    |               | robert/eq_98_I7      |
| r14259   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I7   |
| r14261   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I7   |
| r14263   | DW01_cmp6    | width=6    |               | robert/eq_107_I7     |
| r14265   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I7  |
| r14267   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I7  |
| r14269   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I7  |
| r14271   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I7  |
| r14273   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I7  |
| r14275   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I7  |
| r14277   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I7  |
| r14279   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I7  |
| r14281   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I7 |
| r14283   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I7 |
| r14285   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I7 |
| r14287   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I7 |
| r14289   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I7 |
| r14291   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I7 |
| r14293   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I7 |
| r14295   | DW01_cmp6    | width=6    |               | robert/eq_98_I8      |
| r14297   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I8   |
| r14299   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I8   |
| r14301   | DW01_cmp6    | width=6    |               | robert/eq_107_I8     |
| r14303   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I8  |
| r14305   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I8  |
| r14307   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I8  |
| r14309   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I8  |
| r14311   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I8  |
| r14313   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I8  |
| r14315   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I8  |
| r14317   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I8  |
| r14319   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I8 |
| r14321   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I8 |
| r14323   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I8 |
| r14325   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I8 |
| r14327   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I8 |
| r14329   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I8 |
| r14331   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I8 |
| r14333   | DW01_cmp6    | width=6    |               | robert/eq_98_I9      |
| r14335   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I9   |
| r14337   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I9   |
| r14339   | DW01_cmp6    | width=6    |               | robert/eq_107_I9     |
| r14341   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I9  |
| r14343   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I9  |
| r14345   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I9  |
| r14347   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I9  |
| r14349   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I9  |
| r14351   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I9  |
| r14353   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I9  |
| r14355   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I9  |
| r14357   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I9 |
| r14359   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I9 |
| r14361   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I9 |
| r14363   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I9 |
| r14365   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I9 |
| r14367   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I9 |
| r14369   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I9 |
| r14371   | DW01_cmp6    | width=6    |               | robert/eq_98_I10     |
| r14373   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I10  |
| r14375   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I10  |
| r14377   | DW01_cmp6    | width=6    |               | robert/eq_107_I10    |
| r14379   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I10 |
| r14381   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I10 |
| r14383   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I10 |
| r14385   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I10 |
| r14387   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I10 |
| r14389   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I10 |
| r14391   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I10 |
| r14393   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I10 |
| r14395   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I10 |
| r14397   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I10 |
| r14399   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I10 |
| r14401   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I10 |
| r14403   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I10 |
| r14405   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I10 |
| r14407   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I10 |
| r14409   | DW01_cmp6    | width=6    |               | robert/eq_98_I11     |
| r14411   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I11  |
| r14413   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I11  |
| r14415   | DW01_cmp6    | width=6    |               | robert/eq_107_I11    |
| r14417   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I11 |
| r14419   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I11 |
| r14421   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I11 |
| r14423   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I11 |
| r14425   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I11 |
| r14427   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I11 |
| r14429   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I11 |
| r14431   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I11 |
| r14433   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I11 |
| r14435   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I11 |
| r14437   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I11 |
| r14439   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I11 |
| r14441   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I11 |
| r14443   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I11 |
| r14445   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I11 |
| r14447   | DW01_cmp6    | width=6    |               | robert/eq_98_I12     |
| r14449   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I12  |
| r14451   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I12  |
| r14453   | DW01_cmp6    | width=6    |               | robert/eq_107_I12    |
| r14455   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I12 |
| r14457   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I12 |
| r14459   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I12 |
| r14461   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I12 |
| r14463   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I12 |
| r14465   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I12 |
| r14467   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I12 |
| r14469   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I12 |
| r14471   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I12 |
| r14473   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I12 |
| r14475   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I12 |
| r14477   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I12 |
| r14479   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I12 |
| r14481   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I12 |
| r14483   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I12 |
| r14485   | DW01_cmp6    | width=6    |               | robert/eq_98_I13     |
| r14487   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I13  |
| r14489   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I13  |
| r14491   | DW01_cmp6    | width=6    |               | robert/eq_107_I13    |
| r14493   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I13 |
| r14495   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I13 |
| r14497   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I13 |
| r14499   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I13 |
| r14501   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I13 |
| r14503   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I13 |
| r14505   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I13 |
| r14507   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I13 |
| r14509   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I13 |
| r14511   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I13 |
| r14513   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I13 |
| r14515   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I13 |
| r14517   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I13 |
| r14519   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I13 |
| r14521   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I13 |
| r14523   | DW01_cmp6    | width=6    |               | robert/eq_98_I14     |
| r14525   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I14  |
| r14527   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I14  |
| r14529   | DW01_cmp6    | width=6    |               | robert/eq_107_I14    |
| r14531   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I14 |
| r14533   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I14 |
| r14535   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I14 |
| r14537   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I14 |
| r14539   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I14 |
| r14541   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I14 |
| r14543   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I14 |
| r14545   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I14 |
| r14547   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I14 |
| r14549   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I14 |
| r14551   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I14 |
| r14553   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I14 |
| r14555   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I14 |
| r14557   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I14 |
| r14559   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I14 |
| r14561   | DW01_cmp6    | width=6    |               | robert/eq_98_I15     |
| r14563   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I15  |
| r14565   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I15  |
| r14567   | DW01_cmp6    | width=6    |               | robert/eq_107_I15    |
| r14569   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I15 |
| r14571   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I15 |
| r14573   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I15 |
| r14575   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I15 |
| r14577   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I15 |
| r14579   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I15 |
| r14581   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I15 |
| r14583   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I15 |
| r14585   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I15 |
| r14587   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I15 |
| r14589   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I15 |
| r14591   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I15 |
| r14593   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I15 |
| r14595   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I15 |
| r14597   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I15 |
| r14599   | DW01_cmp6    | width=6    |               | robert/eq_98_I16     |
| r14601   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I16  |
| r14603   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I16  |
| r14605   | DW01_cmp6    | width=6    |               | robert/eq_107_I16    |
| r14607   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I16 |
| r14609   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I16 |
| r14611   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I16 |
| r14613   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I16 |
| r14615   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I16 |
| r14617   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I16 |
| r14619   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I16 |
| r14621   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I16 |
| r14623   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I16 |
| r14625   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I16 |
| r14627   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I16 |
| r14629   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I16 |
| r14631   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I16 |
| r14633   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I16 |
| r14635   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I16 |
| r14637   | DW01_cmp6    | width=6    |               | robert/eq_98_I17     |
| r14639   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I17  |
| r14641   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I17  |
| r14643   | DW01_cmp6    | width=6    |               | robert/eq_107_I17    |
| r14645   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I17 |
| r14647   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I17 |
| r14649   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I17 |
| r14651   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I17 |
| r14653   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I17 |
| r14655   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I17 |
| r14657   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I17 |
| r14659   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I17 |
| r14661   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I17 |
| r14663   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I17 |
| r14665   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I17 |
| r14667   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I17 |
| r14669   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I17 |
| r14671   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I17 |
| r14673   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I17 |
| r14675   | DW01_cmp6    | width=6    |               | robert/eq_98_I18     |
| r14677   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I18  |
| r14679   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I18  |
| r14681   | DW01_cmp6    | width=6    |               | robert/eq_107_I18    |
| r14683   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I18 |
| r14685   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I18 |
| r14687   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I18 |
| r14689   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I18 |
| r14691   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I18 |
| r14693   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I18 |
| r14695   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I18 |
| r14697   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I18 |
| r14699   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I18 |
| r14701   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I18 |
| r14703   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I18 |
| r14705   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I18 |
| r14707   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I18 |
| r14709   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I18 |
| r14711   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I18 |
| r14713   | DW01_cmp6    | width=6    |               | robert/eq_98_I19     |
| r14715   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I19  |
| r14717   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I19  |
| r14719   | DW01_cmp6    | width=6    |               | robert/eq_107_I19    |
| r14721   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I19 |
| r14723   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I19 |
| r14725   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I19 |
| r14727   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I19 |
| r14729   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I19 |
| r14731   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I19 |
| r14733   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I19 |
| r14735   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I19 |
| r14737   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I19 |
| r14739   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I19 |
| r14741   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I19 |
| r14743   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I19 |
| r14745   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I19 |
| r14747   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I19 |
| r14749   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I19 |
| r14751   | DW01_cmp6    | width=6    |               | robert/eq_98_I20     |
| r14753   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I20  |
| r14755   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I20  |
| r14757   | DW01_cmp6    | width=6    |               | robert/eq_107_I20    |
| r14759   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I20 |
| r14761   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I20 |
| r14763   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I20 |
| r14765   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I20 |
| r14767   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I20 |
| r14769   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I20 |
| r14771   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I20 |
| r14773   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I20 |
| r14775   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I20 |
| r14777   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I20 |
| r14779   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I20 |
| r14781   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I20 |
| r14783   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I20 |
| r14785   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I20 |
| r14787   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I20 |
| r14789   | DW01_cmp6    | width=6    |               | robert/eq_98_I21     |
| r14791   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I21  |
| r14793   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I21  |
| r14795   | DW01_cmp6    | width=6    |               | robert/eq_107_I21    |
| r14797   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I21 |
| r14799   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I21 |
| r14801   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I21 |
| r14803   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I21 |
| r14805   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I21 |
| r14807   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I21 |
| r14809   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I21 |
| r14811   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I21 |
| r14813   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I21 |
| r14815   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I21 |
| r14817   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I21 |
| r14819   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I21 |
| r14821   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I21 |
| r14823   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I21 |
| r14825   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I21 |
| r14827   | DW01_cmp6    | width=6    |               | robert/eq_98_I22     |
| r14829   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I22  |
| r14831   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I22  |
| r14833   | DW01_cmp6    | width=6    |               | robert/eq_107_I22    |
| r14835   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I22 |
| r14837   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I22 |
| r14839   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I22 |
| r14841   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I22 |
| r14843   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I22 |
| r14845   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I22 |
| r14847   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I22 |
| r14849   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I22 |
| r14851   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I22 |
| r14853   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I22 |
| r14855   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I22 |
| r14857   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I22 |
| r14859   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I22 |
| r14861   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I22 |
| r14863   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I22 |
| r14865   | DW01_cmp6    | width=6    |               | robert/eq_98_I23     |
| r14867   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I23  |
| r14869   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I23  |
| r14871   | DW01_cmp6    | width=6    |               | robert/eq_107_I23    |
| r14873   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I23 |
| r14875   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I23 |
| r14877   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I23 |
| r14879   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I23 |
| r14881   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I23 |
| r14883   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I23 |
| r14885   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I23 |
| r14887   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I23 |
| r14889   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I23 |
| r14891   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I23 |
| r14893   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I23 |
| r14895   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I23 |
| r14897   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I23 |
| r14899   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I23 |
| r14901   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I23 |
| r14903   | DW01_cmp6    | width=6    |               | robert/eq_98_I24     |
| r14905   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I24  |
| r14907   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I24  |
| r14909   | DW01_cmp6    | width=6    |               | robert/eq_107_I24    |
| r14911   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I24 |
| r14913   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I24 |
| r14915   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I24 |
| r14917   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I24 |
| r14919   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I24 |
| r14921   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I24 |
| r14923   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I24 |
| r14925   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I24 |
| r14927   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I24 |
| r14929   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I24 |
| r14931   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I24 |
| r14933   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I24 |
| r14935   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I24 |
| r14937   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I24 |
| r14939   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I24 |
| r14941   | DW01_cmp6    | width=6    |               | robert/eq_98_I25     |
| r14943   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I25  |
| r14945   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I25  |
| r14947   | DW01_cmp6    | width=6    |               | robert/eq_107_I25    |
| r14949   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I25 |
| r14951   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I25 |
| r14953   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I25 |
| r14955   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I25 |
| r14957   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I25 |
| r14959   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I25 |
| r14961   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I25 |
| r14963   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I25 |
| r14965   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I25 |
| r14967   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I25 |
| r14969   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I25 |
| r14971   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I25 |
| r14973   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I25 |
| r14975   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I25 |
| r14977   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I25 |
| r14979   | DW01_cmp6    | width=6    |               | robert/eq_98_I26     |
| r14981   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I26  |
| r14983   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I26  |
| r14985   | DW01_cmp6    | width=6    |               | robert/eq_107_I26    |
| r14987   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I26 |
| r14989   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I26 |
| r14991   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I26 |
| r14993   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I26 |
| r14995   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I26 |
| r14997   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I26 |
| r14999   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I26 |
| r15001   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I26 |
| r15003   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I26 |
| r15005   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I26 |
| r15007   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I26 |
| r15009   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I26 |
| r15011   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I26 |
| r15013   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I26 |
| r15015   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I26 |
| r15017   | DW01_cmp6    | width=6    |               | robert/eq_98_I27     |
| r15019   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I27  |
| r15021   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I27  |
| r15023   | DW01_cmp6    | width=6    |               | robert/eq_107_I27    |
| r15025   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I27 |
| r15027   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I27 |
| r15029   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I27 |
| r15031   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I27 |
| r15033   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I27 |
| r15035   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I27 |
| r15037   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I27 |
| r15039   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I27 |
| r15041   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I27 |
| r15043   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I27 |
| r15045   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I27 |
| r15047   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I27 |
| r15049   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I27 |
| r15051   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I27 |
| r15053   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I27 |
| r15055   | DW01_cmp6    | width=6    |               | robert/eq_98_I28     |
| r15057   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I28  |
| r15059   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I28  |
| r15061   | DW01_cmp6    | width=6    |               | robert/eq_107_I28    |
| r15063   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I28 |
| r15065   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I28 |
| r15067   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I28 |
| r15069   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I28 |
| r15071   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I28 |
| r15073   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I28 |
| r15075   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I28 |
| r15077   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I28 |
| r15079   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I28 |
| r15081   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I28 |
| r15083   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I28 |
| r15085   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I28 |
| r15087   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I28 |
| r15089   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I28 |
| r15091   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I28 |
| r15093   | DW01_cmp6    | width=6    |               | robert/eq_98_I29     |
| r15095   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I29  |
| r15097   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I29  |
| r15099   | DW01_cmp6    | width=6    |               | robert/eq_107_I29    |
| r15101   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I29 |
| r15103   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I29 |
| r15105   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I29 |
| r15107   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I29 |
| r15109   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I29 |
| r15111   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I29 |
| r15113   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I29 |
| r15115   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I29 |
| r15117   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I29 |
| r15119   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I29 |
| r15121   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I29 |
| r15123   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I29 |
| r15125   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I29 |
| r15127   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I29 |
| r15129   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I29 |
| r15131   | DW01_cmp6    | width=6    |               | robert/eq_98_I30     |
| r15133   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I30  |
| r15135   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I30  |
| r15137   | DW01_cmp6    | width=6    |               | robert/eq_107_I30    |
| r15139   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I30 |
| r15141   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I30 |
| r15143   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I30 |
| r15145   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I30 |
| r15147   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I30 |
| r15149   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I30 |
| r15151   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I30 |
| r15153   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I30 |
| r15155   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I30 |
| r15157   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I30 |
| r15159   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I30 |
| r15161   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I30 |
| r15163   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I30 |
| r15165   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I30 |
| r15167   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I30 |
| r15169   | DW01_cmp6    | width=6    |               | robert/eq_98_I31     |
| r15171   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I31  |
| r15173   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I31  |
| r15175   | DW01_cmp6    | width=6    |               | robert/eq_107_I31    |
| r15177   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I31 |
| r15179   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I31 |
| r15181   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I31 |
| r15183   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I31 |
| r15185   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I31 |
| r15187   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I31 |
| r15189   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I31 |
| r15191   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I31 |
| r15193   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I31 |
| r15195   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I31 |
| r15197   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I31 |
| r15199   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I31 |
| r15201   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I31 |
| r15203   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I31 |
| r15205   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I31 |
| r15207   | DW01_cmp6    | width=6    |               | robert/eq_98_I32     |
| r15209   | DW01_cmp6    | width=6    |               | robert/eq_98_I2_I32  |
| r15211   | DW01_cmp6    | width=6    |               | robert/eq_98_I3_I32  |
| r15213   | DW01_cmp6    | width=6    |               | robert/eq_107_I32    |
| r15215   | DW01_cmp6    | width=6    |               | robert/eq_107_I2_I32 |
| r15217   | DW01_cmp6    | width=6    |               | robert/eq_107_I3_I32 |
| r15219   | DW01_cmp6    | width=6    |               | robert/eq_107_I4_I32 |
| r15221   | DW01_cmp6    | width=6    |               | robert/eq_107_I5_I32 |
| r15223   | DW01_cmp6    | width=6    |               | robert/eq_107_I6_I32 |
| r15225   | DW01_cmp6    | width=6    |               | robert/eq_107_I7_I32 |
| r15227   | DW01_cmp6    | width=6    |               | robert/eq_107_I8_I32 |
| r15229   | DW01_cmp6    | width=6    |               | robert/eq_107_I9_I32 |
| r15231   | DW01_cmp6    | width=6    |               | robert/eq_107_I10_I32 |
| r15233   | DW01_cmp6    | width=6    |               | robert/eq_107_I11_I32 |
| r15235   | DW01_cmp6    | width=6    |               | robert/eq_107_I12_I32 |
| r15237   | DW01_cmp6    | width=6    |               | robert/eq_107_I13_I32 |
| r15239   | DW01_cmp6    | width=6    |               | robert/eq_107_I14_I32 |
| r15241   | DW01_cmp6    | width=6    |               | robert/eq_107_I15_I32 |
| r15243   | DW01_cmp6    | width=6    |               | robert/eq_107_I16_I32 |
| r15245   | DW01_add     | width=5    |               | robert/add_114       |
| r15247   | DW01_cmp2    | width=5    |               | robert/lte_162       |
| r15263   | DW01_cmp6    | width=4    |               | cbd/ne_81            |
| r15265   | DW01_cmp6    | width=4    |               | cbd/ne_81_I2         |
| r15267   | DW01_cmp6    | width=4    |               | cbd/ne_81_I3         |
| r15269   | DW01_cmp6    | width=6    |               | pancake/eq_134       |
| r15271   | DW01_cmp6    | width=6    |               | pancake/eq_134_I2_I1 |
| r15273   | DW01_cmp6    | width=6    |               | pancake/eq_134_I3_I1 |
| r15275   | DW01_cmp6    | width=6    |               | pancake/eq_134_I4_I1 |
| r15277   | DW01_cmp6    | width=6    |               | pancake/eq_134_I2    |
| r15279   | DW01_cmp6    | width=6    |               | pancake/eq_134_I2_I2 |
| r15281   | DW01_cmp6    | width=6    |               | pancake/eq_134_I3_I2 |
| r15283   | DW01_cmp6    | width=6    |               | pancake/eq_134_I4_I2 |
| r15285   | DW01_cmp6    | width=6    |               | pancake/eq_134_I3    |
| r15287   | DW01_cmp6    | width=6    |               | pancake/eq_134_I2_I3 |
| r15289   | DW01_cmp6    | width=6    |               | pancake/eq_134_I3_I3 |
| r15291   | DW01_cmp6    | width=6    |               | pancake/eq_134_I4_I3 |
| r15293   | DW01_add     | width=32   |               | genblk1[0].what_the/impl/add_14 |
| r15295   | DW01_sub     | width=32   |               | genblk1[0].what_the/impl/sub_15 |
| r15297   | DW01_cmp2    | width=32   |               | genblk1[0].what_the/impl/lt_17 |
| r15299   | DW01_cmp2    | width=32   |               | genblk1[0].what_the/impl/lt_18 |
| r15301   | DW_rash      | A_width=32 |               | genblk1[0].what_the/impl/srl_21 |
|              | SH_width=5 |               |                      |
| r15303   | DW01_ash     | A_width=32 |               | genblk1[0].what_the/impl/sll_22 |
|              | SH_width=5 |               |                      |
| r15305   | DW_rash      | A_width=32 |               | genblk1[0].what_the/impl/sra_23 |
|              | SH_width=5 |               |                      |
| r15307   | DW01_add     | width=32   |               | genblk1[1].what_the/impl/add_14 |
| r15309   | DW01_sub     | width=32   |               | genblk1[1].what_the/impl/sub_15 |
| r15311   | DW01_cmp2    | width=32   |               | genblk1[1].what_the/impl/lt_17 |
| r15313   | DW01_cmp2    | width=32   |               | genblk1[1].what_the/impl/lt_18 |
| r15315   | DW_rash      | A_width=32 |               | genblk1[1].what_the/impl/srl_21 |
|              | SH_width=5 |               |                      |
| r15317   | DW01_ash     | A_width=32 |               | genblk1[1].what_the/impl/sll_22 |
|              | SH_width=5 |               |                      |
| r15319   | DW_rash      | A_width=32 |               | genblk1[1].what_the/impl/sra_23 |
|              | SH_width=5 |               |                      |
| r15321   | DW01_add     | width=32   |               | genblk1[2].what_the/impl/add_14 |
| r15323   | DW01_sub     | width=32   |               | genblk1[2].what_the/impl/sub_15 |
| r15325   | DW01_cmp2    | width=32   |               | genblk1[2].what_the/impl/lt_17 |
| r15327   | DW01_cmp2    | width=32   |               | genblk1[2].what_the/impl/lt_18 |
| r15329   | DW_rash      | A_width=32 |               | genblk1[2].what_the/impl/srl_21 |
|              | SH_width=5 |               |                      |
| r15331   | DW01_ash     | A_width=32 |               | genblk1[2].what_the/impl/sll_22 |
|              | SH_width=5 |               |                      |
| r15333   | DW_rash      | A_width=32 |               | genblk1[2].what_the/impl/sra_23 |
|              | SH_width=5 |               |                      |
| r15335   | DW01_add     | width=32   |               | genblk1[3].what_the/impl/add_14 |
| r15337   | DW01_sub     | width=32   |               | genblk1[3].what_the/impl/sub_15 |
| r15339   | DW01_cmp2    | width=32   |               | genblk1[3].what_the/impl/lt_17 |
| r15341   | DW01_cmp2    | width=32   |               | genblk1[3].what_the/impl/lt_18 |
| r15343   | DW_rash      | A_width=32 |               | genblk1[3].what_the/impl/srl_21 |
|              | SH_width=5 |               |                      |
| r15345   | DW01_ash     | A_width=32 |               | genblk1[3].what_the/impl/sll_22 |
|              | SH_width=5 |               |                      |
| r15347   | DW_rash      | A_width=32 |               | genblk1[3].what_the/impl/sra_23 |
|              | SH_width=5 |               |                      |
| r15381   | DW01_cmp6    | width=32   |               | what_the_duck/eq_36_2 |
| r15383   | DW01_add     | width=32   |               | what_the_duck/branch_target_calc/add_33 |
| r15385   | DW01_cmp6    | width=13   |               | loud/eq_216          |
| r15387   | DW01_cmp6    | width=13   |               | loud/eq_216_I2       |
| r15389   | DW01_cmp6    | width=13   |               | loud/eq_216_I3       |
| r15391   | DW01_cmp6    | width=13   |               | loud/eq_216_I4       |
| r15393   | DW01_cmp6    | width=13   |               | loud/eq_216_I5       |
| r15395   | DW01_cmp6    | width=13   |               | loud/eq_216_I6       |
| r15397   | DW01_cmp6    | width=13   |               | loud/eq_216_I7       |
| r15399   | DW01_cmp6    | width=13   |               | loud/eq_216_I8       |
| r15401   | DW01_add     | width=32   |               | loud/addr_calc/add_33 |
| r15403   | DW01_add     | width=7    |               | storey/add_84        |
| r15405   | DW01_cmp2    | width=32   |               | storey/gt_84         |
| r15411   | DW01_dec     | width=2    |               | storey/sub_84_3      |
| r15413   | DW01_cmp2    | width=32   |               | storey/lte_85        |
| r15415   | DW01_cmp2    | width=4    |               | storey/lte_99        |
| r15417   | DW01_sub     | width=5    |               | storey/sub_99        |
| r15425   | DW01_add     | width=4    |               | storey/add_105       |
| r15429   | DW01_inc     | width=4    |               | storey/add_124       |
| r15431   | DW01_add     | width=32   |               | storey/genblk1[0].addr_calcer/add_33 |
| r15433   | DW01_add     | width=32   |               | storey/genblk1[1].addr_calcer/add_33 |
| r15435   | DW01_add     | width=32   |               | storey/genblk1[2].addr_calcer/add_33 |
| r15437   | DW01_add     | width=32   |               | storey/genblk1[3].addr_calcer/add_33 |
| r15439   | DW01_add     | width=32   |               | storey/genblk1[4].addr_calcer/add_33 |
| r15441   | DW01_add     | width=32   |               | storey/genblk1[5].addr_calcer/add_33 |
| r15443   | DW01_add     | width=32   |               | storey/genblk1[6].addr_calcer/add_33 |
| r15445   | DW01_add     | width=32   |               | storey/genblk1[7].addr_calcer/add_33 |
| r15447   | DW01_add     | width=32   |               | storey/genblk1[8].addr_calcer/add_33 |
| r15449   | DW01_add     | width=32   |               | storey/genblk1[9].addr_calcer/add_33 |
| r15451   | DW01_add     | width=32   |               | storey/genblk1[10].addr_calcer/add_33 |
| r15453   | DW01_add     | width=32   |               | storey/genblk1[11].addr_calcer/add_33 |
| r15455   | DW01_add     | width=32   |               | storey/genblk1[12].addr_calcer/add_33 |
| r15457   | DW01_add     | width=32   |               | storey/genblk1[13].addr_calcer/add_33 |
| r15459   | DW01_add     | width=32   |               | storey/genblk1[14].addr_calcer/add_33 |
| r15461   | DW01_add     | width=32   |               | storey/genblk1[15].addr_calcer/add_33 |
| r15463   | DW01_cmp6    | width=4    |               | miss_human_resources/eq_106 |
| r15465   | DW01_cmp6    | width=8    |               | cash_me_outside/eq_75 |
| r15571   | DW02_mult    | A_width=16 |               | genblk2[1].what_the_fck/mstage[2]/mult_145 |
    |            |               |                      |
|          |              | B_width=64 |               |                      |
| r15573   | DW01_add     | width=64   |               | genblk2[1].what_the_fck/mstage[2]/add_157 |
| r15679   | DW02_mult    | A_width=16 |               | genblk2[1].what_the_fck/mstage[3]/mult_145 |
    |            |               |                      |
|          |              | B_width=64 |               |                      |
| r15681   | DW01_add     | width=64   |               | genblk2[1].what_the_fck/mstage[3]/add_157 |
| r15787   | DW02_mult    | A_width=16 |               | genblk2[1].what_the_fck/mstage[1]/mult_145 |
    |            |               |                      |
|          |              | B_width=64 |               |                      |
| r15789   | DW01_add     | width=64   |               | genblk2[1].what_the_fck/mstage[1]/add_157 |
| r15895   | DW02_mult    | A_width=16 |               | genblk2[0].what_the_fck/mstage[3]/mult_145 |
    |            |               |                      |
|          |              | B_width=64 |               |                      |
| r15897   | DW01_add     | width=64   |               | genblk2[0].what_the_fck/mstage[3]/add_157 |
| r16003   | DW02_mult    | A_width=16 |               | genblk2[0].what_the_fck/mstage[2]/mult_145 |
    |            |               |                      |
|          |              | B_width=64 |               |                      |
| r16005   | DW01_add     | width=64   |               | genblk2[0].what_the_fck/mstage[2]/add_157 |
| r16111   | DW02_mult    | A_width=16 |               | genblk2[0].what_the_fck/mstage[1]/mult_145 |
    |            |               |                      |
|          |              | B_width=64 |               |                      |
| r16113   | DW01_add     | width=64   |               | genblk2[0].what_the_fck/mstage[1]/add_157 |
| r16269   | DW01_add     | width=5    |               | add_6_root_sub_6_root_rasam/sub_248_I16_aco |
| r16271   | DW01_add     | width=5    |               | add_9_root_sub_6_root_rasam/sub_248_I16_aco |
| r16273   | DW01_add     | width=5    |               | add_8_root_sub_6_root_rasam/sub_248_I16_aco |
| r16275   | DW01_add     | width=5    |               | add_5_root_sub_6_root_rasam/sub_248_I16_aco |
| r16277   | DW01_sub     | width=5    |               | sub_4_root_sub_6_root_rasam/sub_248_I16_aco |
| r16279   | DW01_add     | width=5    |               | add_7_root_sub_6_root_rasam/sub_248_I16_aco |
| r16281   | DW01_add     | width=5    |               | add_3_root_sub_6_root_rasam/sub_248_I16_aco |
| r16283   | DW01_add     | width=5    |               | add_2_root_sub_6_root_rasam/sub_248_I16_aco |
| r16285   | DW01_add     | width=5    |               | add_1_root_sub_6_root_rasam/sub_248_I16_aco |
| r16287   | DW01_sub     | width=5    |               | sub_0_root_sub_6_root_rasam/sub_248_I16_aco |
| r16393   | DW02_mult    | A_width=16 |               | genblk2[1].what_the_fck/mstage[0]/mult_145 |
    |            |               |                      |
|          |              | B_width=64 |               |                      |
| r16395   | DW01_add     | width=64   |               | genblk2[1].what_the_fck/mstage[0]/add_157 |
| r16501   | DW02_mult    | A_width=16 |               | genblk2[0].what_the_fck/mstage[0]/mult_145 |
    |            |               |                      |
|          |              | B_width=64 |               |                      |
| r16503   | DW01_add     | width=64   |               | genblk2[0].what_the_fck/mstage[0]/add_157 |
| r16611   | DW01_add     | width=5    |               | add_1_root_sub_0_root_storey/add_99 |
| r16613   | DW01_sub     | width=5    |               | sub_0_root_sub_0_root_storey/add_99 |
| r16721   | DW01_sub     | width=2    |               | sub_1_root_add_0_root_storey/add_84_2 |
| r16723   | DW01_add     | width=2    |               | add_0_root_add_0_root_storey/add_84_2 |
| r16829   | DW01_sub     | width=7    |               | robert/sub_59        |
| r16831   | DW01_add     | width=8    |               | robert/add_59        |
| r16939   | DW01_sub     | width=2    |               | sub_1_root_add_0_root_robert/add_59_2 |
| r16941   | DW01_add     | width=2    |               | add_0_root_add_0_root_robert/add_59_2 |
| r17092   | DW01_add     | width=2    |               | add_5_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17094   | DW01_add     | width=2    |               | add_3_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17096   | DW01_add     | width=2    |               | add_2_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17098   | DW01_add     | width=2    |               | add_8_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17100   | DW01_add     | width=2    |               | add_7_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17102   | DW01_add     | width=2    |               | add_1_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17104   | DW01_add     | width=2    |               | add_6_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17106   | DW01_add     | width=2    |               | add_4_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17108   | DW01_add     | width=2    |               | add_0_root_add_6_root_rasam/mult_psel/add_65_I16_aco |
| r17220   | DW01_sub     | width=6    |               | robert/sub_165_2     |
| r17222   | DW01_sub     | width=6    |               | robert/sub_165_3     |
| r17224   | DW01_sub     | width=6    |               | sub_0_root_robert/sub_165_4 |
| r17331   | DW01_sub     | width=6    |               | robert/sub_163_2     |
| r17333   | DW01_sub     | width=6    |               | sub_0_root_robert/sub_163_3 |
| r17483   | DW01_add     | width=3    |               | add_5_root_add_6_root_rasam/alu_psel/add_65_I16_aco |
| r17485   | DW01_add     | width=3    |               | add_3_root_add_6_root_rasam/alu_psel/add_65_I16_aco |
| r17487   | DW01_add     | width=3    |               | add_2_root_add_6_root_rasam/alu_psel/add_65_I16_aco |
| r17489   | DW01_add     | width=3    |               | add_7_root_add_6_root_rasam/alu_psel/add_65_I16_aco |
| r17491   | DW01_add     | width=2    |               | add_14_root_rasam/alu_psel/add_65_I16_aco |
| r17493   | DW01_add     | width=3    |               | add_1_root_add_6_root_rasam/alu_psel/add_65_I16_aco |
| r17495   | DW01_add     | width=3    |               | add_6_root_add_6_root_rasam/alu_psel/add_65_I16_aco |
| r17497   | DW01_add     | width=3    |               | add_4_root_add_6_root_rasam/alu_psel/add_65_I16_aco |
| r17499   | DW01_add     | width=3    |               | add_0_root_add_6_root_rasam/alu_psel/add_65_I16_aco |
| r17607   | DW01_add     | width=4    |               | add_1_root_sub_0_root_buffet/add_47 |
| r17609   | DW01_sub     | width=4    |               | sub_0_root_sub_0_root_buffet/add_47 |
| r17717   | DW01_sub     | width=4    |               | sub_1_root_sub_0_root_buffet/add_34 |
| r17719   | DW01_add     | width=4    |               | add_0_root_sub_0_root_buffet/add_34 |
| r17827   | DW01_sub     | width=6    |               | sub_1_root_sub_0_root_robert/add_168 |
| r17829   | DW01_add     | width=6    |               | add_0_root_sub_0_root_robert/add_168 |
| r17937   | DW01_sub     | width=5    |               | sub_1_root_add_1_root_storey/sub_116_aco |
| r17939   | DW01_add     | width=5    |               | add_0_root_add_1_root_storey/sub_116_aco |
| r18120   | DW01_add     | width=5    |               | add_1_root_sub_0_root_rasam/add_388_5 |
| r18122   | DW01_add     | width=5    |               | add_8_root_add_7_root_rasam/add_388_4 |
| r18124   | DW01_add     | width=5    |               | add_7_root_add_7_root_rasam/add_388_4 |
| r18126   | DW01_add     | width=4    |               | add_16_root_rasam/add_388_4 |
| r18128   | DW01_add     | width=3    |               | add_17_root_rasam/add_388_4 |
| r18130   | DW01_add     | width=5    |               | add_6_root_add_7_root_rasam/add_388_4 |
| r18132   | DW01_add     | width=5    |               | add_5_root_add_7_root_rasam/add_388_4 |
| r18134   | DW01_add     | width=5    |               | add_4_root_add_7_root_rasam/add_388_4 |
| r18136   | DW01_add     | width=4    |               | add_18_root_rasam/add_388_4 |
| r18138   | DW01_add     | width=5    |               | add_3_root_add_7_root_rasam/add_388_4 |
| r18140   | DW01_add     | width=5    |               | add_2_root_add_7_root_rasam/add_388_4 |
| r18142   | DW01_sub     | width=5    |               | sub_0_root_sub_0_root_rasam/add_388_5 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_968            | DW01_add         | cla                |                |
| storey/genblk1[2].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[5].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[4].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[3].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[1].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[0].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| what_the_duck/eq_36_2                 |                    |                |
|                    | DW01_cmp6        | rpl                |                |
| what_the_duck/branch_target_calc/add_33                    |                |
|                    | DW01_add         | cla                |                |
| rufus/add_264_2_I2 | DW01_add         | cla                |                |
| rufus/add_264_2_I3 | DW01_add         | cla                |                |
| r11366             | DW01_add         | cla                |                |
| loud/addr_calc/add_33                 |                    |                |
|                    | DW01_add         | cla                |                |
| rufus/add_264_2_I4 | DW01_add         | cla                |                |
| add_968_I2         | DW01_add         | cla                |                |
| rufus/add_121_I4   | DW01_add         | cla                |                |
| add_968_I3         | DW01_add         | cla                |                |
| rufus/add_121_I3   | DW01_add         | cla                |                |
| rufus/add_121_I2   | DW01_add         | cla                |                |
| storey/genblk1[15].addr_calcer/add_33 |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[14].addr_calcer/add_33 |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[13].addr_calcer/add_33 |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[12].addr_calcer/add_33 |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[11].addr_calcer/add_33 |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[10].addr_calcer/add_33 |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[9].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[8].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[7].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| storey/genblk1[6].addr_calcer/add_33  |                    |                |
|                    | DW01_add         | cla                |                |
| genblk2[0].what_the_fck/mstage[3]/add_157                  |                |
|                    | DW01_add         | cla                |                |
| genblk2[0].what_the_fck/mstage[2]/add_157                  |                |
|                    | DW01_add         | cla                |                |
| genblk2[0].what_the_fck/mstage[1]/add_157                  |                |
|                    | DW01_add         | cla                |                |
| genblk2[1].what_the_fck/mstage[3]/add_157                  |                |
|                    | DW01_add         | cla                |                |
| genblk2[1].what_the_fck/mstage[2]/add_157                  |                |
|                    | DW01_add         | cla                |                |
| genblk2[1].what_the_fck/mstage[1]/add_157                  |                |
|                    | DW01_add         | cla                |                |
| sub_0_root_robert/sub_163_3           |                    |                |
|                    | DW01_sub         | rpl                |                |
| sub_0_root_robert/sub_165_4           |                    |                |
|                    | DW01_sub         | rpl                |                |
| genblk2[0].what_the_fck/mstage[3]/mult_145                 |                |
|                    | DW02_mult        | csa                |                |
| genblk2[0].what_the_fck/mstage[2]/mult_145                 |                |
|                    | DW02_mult        | csa                |                |
| genblk2[0].what_the_fck/mstage[1]/mult_145                 |                |
|                    | DW02_mult        | csa                |                |
| genblk2[0].what_the_fck/mstage[0]/mult_145                 |                |
|                    | DW02_mult        | csa                |                |
| genblk2[1].what_the_fck/mstage[3]/mult_145                 |                |
|                    | DW02_mult        | csa                |                |
| genblk2[1].what_the_fck/mstage[2]/mult_145                 |                |
|                    | DW02_mult        | csa                |                |
| genblk2[1].what_the_fck/mstage[1]/mult_145                 |                |
|                    | DW02_mult        | csa                |                |
| genblk2[1].what_the_fck/mstage[0]/mult_145                 |                |
|                    | DW02_mult        | csa                |                |
| r12304             | DW01_cmp6        | rpl                |                |
| r12303             | DW01_add         | rpl                |                |
| genblk1[0].what_the/impl/add_14       |                    |                |
|                    | DW01_add         | rpl                |                |
| genblk1[0].what_the/impl/sub_15       |                    |                |
|                    | DW01_sub         | rpl                |                |
| genblk1[0].what_the/impl/sll_22       |                    |                |
|                    | DW01_ash         | mx2                |                |
| genblk1[1].what_the/impl/add_14       |                    |                |
|                    | DW01_add         | rpl                |                |
| genblk1[1].what_the/impl/sub_15       |                    |                |
|                    | DW01_sub         | rpl                |                |
| genblk1[1].what_the/impl/sll_22       |                    |                |
|                    | DW01_ash         | mx2                |                |
| genblk1[2].what_the/impl/add_14       |                    |                |
|                    | DW01_add         | rpl                |                |
| genblk1[2].what_the/impl/sub_15       |                    |                |
|                    | DW01_sub         | rpl                |                |
| genblk1[2].what_the/impl/sll_22       |                    |                |
|                    | DW01_ash         | mx2                |                |
| genblk1[3].what_the/impl/add_14       |                    |                |
|                    | DW01_add         | rpl                |                |
| genblk1[3].what_the/impl/sub_15       |                    |                |
|                    | DW01_sub         | rpl                |                |
| genblk1[3].what_the/impl/sll_22       |                    |                |
|                    | DW01_ash         | mx2                |                |
===============================================================================

 
****************************************
Design : cpu_DW02_mult_3
****************************************

Resource Sharing Report for design DW02_mult_A_width16_B_width64

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=78   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : cpu_DW02_mult_4
****************************************

Resource Sharing Report for design DW02_mult_A_width16_B_width64

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=78   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : cpu_DW02_mult_5
****************************************

Resource Sharing Report for design DW02_mult_A_width16_B_width64

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=78   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : cpu_DW02_mult_7
****************************************

Resource Sharing Report for design DW02_mult_A_width16_B_width64

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=78   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : cpu_DW02_mult_1
****************************************

Resource Sharing Report for design DW02_mult_A_width16_B_width64

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=78   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : cpu_DW02_mult_0
****************************************

Resource Sharing Report for design DW02_mult_A_width16_B_width64

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=78   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : cpu_DW02_mult_2
****************************************

Resource Sharing Report for design DW02_mult_A_width16_B_width64

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=78   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : cpu_DW02_mult_6
****************************************

Resource Sharing Report for design DW02_mult_A_width16_B_width64

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=78   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

1
Information: Updating graph... (UID-83)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : cpu
Version: V-2023.12-SP5
Date   : Mon Dec  9 23:08:45 2024
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
and2s1             lec25dscc25_TT    49.766399    4990 248334.332924
and2s2             lec25dscc25_TT    58.060799    1571 91213.514671
and2s3             lec25dscc25_TT    99.532799     114 11346.739059
and3s1             lec25dscc25_TT    66.355202     309 20503.757332
and3s2             lec25dscc25_TT    99.532799      96  9555.148682
and3s3             lec25dscc25_TT   174.182007      12  2090.184082
and4s1             lec25dscc25_TT    74.649597     103  7688.908508
and4s2             lec25dscc25_TT   124.416000       5   622.080002
and4s3             lec25dscc25_TT   124.416000     115 14307.840042
aoai122s3          lec25dscc25_TT   107.827003       1   107.827003
aoai1112s1         lec25dscc25_TT    66.355202      15   995.328026
aoai1112s2         lec25dscc25_TT    66.355202       1    66.355202
aoi13s1            lec25dscc25_TT    58.060799       8   464.486389
aoi13s2            lec25dscc25_TT    58.060799       7   406.425591
aoi13s3            lec25dscc25_TT    91.238403       2   182.476807
aoi21s1            lec25dscc25_TT    49.766399     219 10898.841465
aoi21s2            lec25dscc25_TT    49.766399     214 10650.009468
aoi21s3            lec25dscc25_TT    74.649597      17  1269.043152
aoi22s1            lec25dscc25_TT    58.060799   39504 2293633.789673
aoi22s2            lec25dscc25_TT    58.060799   36956 2145694.874725
aoi22s3            lec25dscc25_TT    82.944000     262 21731.328064
aoi23s1            lec25dscc25_TT    66.355202     190 12607.488327
aoi23s2            lec25dscc25_TT    66.355202    1020 67682.305756
aoi33s2            lec25dscc25_TT    82.944000       1    82.944000
aoi42s1            lec25dscc25_TT    74.649597      14  1045.094360
aoi42s2            lec25dscc25_TT   116.122002       3   348.366005
aoi123s1           lec25dscc25_TT    82.944000      46  3815.424011
aoi211s1           lec25dscc25_TT    58.060799     103  5980.262260
aoi211s2           lec25dscc25_TT    99.532799       5   497.663994
aoi221s1           lec25dscc25_TT    74.649597    4561 340476.812683
aoi221s2           lec25dscc25_TT    99.532799       6   597.196793
aoi222s1           lec25dscc25_TT    82.944000    3349 277779.456818
aoi222s2           lec25dscc25_TT    99.532799      30  2985.983963
aoi222s3           lec25dscc25_TT   116.122002      16  1857.952026
aoi2221s1          lec25dscc25_TT   132.710007     827 109751.175552
aoi2221s2          lec25dscc25_TT   132.710007      52  6900.920349
aoi2221s3          lec25dscc25_TT   165.888000      85 14100.480042
aoi4111s1          lec25dscc25_TT   132.710007       2   265.420013
cpu_DW01_add_1_DW01_add_19     8775.479900       1   8775.479900  h
cpu_DW01_add_2_DW01_add_20     9372.676704       1   9372.676704  h
cpu_DW01_add_3_DW01_add_21     9049.194305       1   9049.194305  h
cpu_DW01_add_4_DW01_add_22     9040.900909       1   9040.900909  h
cpu_DW01_add_40_DW01_add_58    3790.540791       1   3790.540791  h
cpu_DW01_add_89                6005.145618       1   6005.145618  h
cpu_DW01_add_90               24689.620804       1  24689.620804  h
cpu_DW01_add_91               24681.327396       1  24681.327396  h
cpu_DW01_add_92               25228.757030       1  25228.757030  h
cpu_DW01_add_93               24880.391644       1  24880.391644  h
cpu_DW01_add_94               24606.678001       1  24606.678001  h
cpu_DW01_add_95               24780.860020       1  24780.860020  h
cpu_DW01_add_102               5490.892822       1   5490.892822  h
cpu_DW01_add_103               5772.902439       1   5772.902439  h
cpu_DW01_add_104              15162.163815       1  15162.163815  h
cpu_DW01_add_105               6088.089645       1   6088.089645  h
cpu_DW01_add_106              14230.384407       1  14230.384407  h
cpu_DW01_add_107              14545.571602       1  14545.571602  h
cpu_DW01_add_108              13942.886421       1  13942.886421  h
cpu_DW01_add_109              14097.673607       1  14097.673607  h
cpu_DW01_add_110              15435.887646       1  15435.887646  h
cpu_DW01_add_111              14175.130020       1  14175.130020  h
cpu_DW01_add_112              14059.007626       1  14059.007626  h
cpu_DW01_add_113               5963.673611       1   5963.673611  h
cpu_DW01_add_114              13486.694813       1  13486.694813  h
cpu_DW01_add_115              13577.933613       1  13577.933613  h
cpu_DW01_add_116               6013.440037       1   6013.440037  h
cpu_DW01_add_119               5980.263634       1   5980.263634  h
cpu_DW01_add_121               5822.668438       1   5822.668438  h
cpu_DW01_add_123               9206.785194       1   9206.785194  h
cpu_DW01_add_125               5872.434433       1   5872.434433  h
cpu_DW01_add_128              11968.819221       1  11968.819221  h
cpu_DW01_add_154              17866.142761       1  17866.142761  h
cpu_DW01_add_155              15598.961220       1  15598.961220  h
cpu_DW01_add_156              15756.555016       1  15756.555016  h
cpu_DW01_add_157              15723.376026       1  15723.376026  h
cpu_DW01_add_158              15988.797821       1  15988.797821  h
cpu_DW01_add_159              15333.538815       1  15333.538815  h
cpu_DW01_add_160               5947.084812       1   5947.084812  h
cpu_DW01_ash_0                10434.355427       1  10434.355427  h
cpu_DW01_ash_1                10434.355427       1  10434.355427  h
cpu_DW01_ash_2                10434.355427       1  10434.355427  h
cpu_DW01_ash_3                10401.177826       1  10401.177826  h
cpu_DW01_cmp6_797_DW01_cmp6_821  5428.556427       1  5428.556427 h
cpu_DW01_cmp6_803              3674.418808       1   3674.418808  h
cpu_DW01_sub_1_DW01_sub_4     10144.055111       1  10144.055111  h
cpu_DW01_sub_2_DW01_sub_5     10650.012722       1  10650.012722  h
cpu_DW01_sub_3_DW01_sub_6     10683.190098       1  10683.190098  h
cpu_DW01_sub_4_DW01_sub_7     10293.354942       1  10293.354942  h
cpu_DW01_sub_12_DW01_sub_17    1186.099209       1   1186.099209  h
cpu_DW01_sub_15_DW01_sub_20    1186.099209       1   1186.099209  h
cpu_DW02_mult_0               244402.880501       1 244402.880501 h
cpu_DW02_mult_1               245381.619312       1 245381.619312 h
cpu_DW02_mult_2               244170.636906       1 244170.636906 h
cpu_DW02_mult_3               244021.334869       1 244021.334869 h
cpu_DW02_mult_4               246940.971226       1 246940.971226 h
cpu_DW02_mult_5               244369.706802       1 244369.706802 h
cpu_DW02_mult_6               276305.842438       1 276305.842438 h
cpu_DW02_mult_7               274212.974350       1 274212.974350 h
dffcs1             lec25dscc25_TT   165.888000   25790 4278251.532593 n
dffcs2             lec25dscc25_TT   182.477005     592 108026.386963 n
dffles1            lec25dscc25_TT   199.065994       1   199.065994 n
dffles2            lec25dscc25_TT   215.654007       2   431.308014 n
dffs1              lec25dscc25_TT   157.593994     755 118983.465576 n
dffs2              lec25dscc25_TT   174.182007     258 44938.957764 n
dffscs1            lec25dscc25_TT   207.360001       9  1866.240005 n
dffss1             lec25dscc25_TT   199.065994     283 56335.676376 n
dffss2             lec25dscc25_TT   207.360001       2   414.720001 n
dsmxc31s1          lec25dscc25_TT    66.355202     232 15394.406799
dsmxc31s2          lec25dscc25_TT    66.355202     851 56468.276665
hadd1s1            lec25dscc25_TT    62.181000       6   373.085999 r
hi1s1              lec25dscc25_TT    33.177601    1874 62174.824013
hnb1s1             lec25dscc25_TT    58.060799      39  2264.371147
i1s1               lec25dscc25_TT    33.177601    2141 71033.243443
i1s2               lec25dscc25_TT    41.472000     227  9414.144028
i1s3               lec25dscc25_TT    41.472000    1717 71207.424210
i1s4               lec25dscc25_TT    49.766399     157  7813.324703
i1s5               lec25dscc25_TT    49.766399     350 17418.239784
i1s6               lec25dscc25_TT    58.060799     141  8186.572609
i1s7               lec25dscc25_TT   107.827003      28  3019.156097
i1s8               lec25dscc25_TT   199.065994    1209 240670.787064
i1s9               lec25dscc25_TT   215.654007     233 50247.383621
ib1s1              lec25dscc25_TT    33.177601   24845 824297.493382
ib1s2              lec25dscc25_TT    41.472000     315 13063.680038
ib1s3              lec25dscc25_TT    49.766399      46  2289.254372
ib1s4              lec25dscc25_TT    66.355202       8   530.841614
ib1s5              lec25dscc25_TT    82.944000      32  2654.208008
ib1s6              lec25dscc25_TT   107.827003     841 90682.509926
ib1s7              lec25dscc25_TT   199.065994      50  9953.299713
mx21s1             lec25dscc25_TT    82.944000      15  1244.160004
mx21s2             lec25dscc25_TT    82.944000      24  1990.656006
mx21s3             lec25dscc25_TT    91.238403      27  2463.436890
mx41s1             lec25dscc25_TT   124.416000       1   124.416000
mx41s2             lec25dscc25_TT   149.298996       1   149.298996
mxi21s1            lec25dscc25_TT    66.355202     289 19176.653297
mxi21s2            lec25dscc25_TT    66.355202    5158 342260.130478
mxi21s3            lec25dscc25_TT    74.649597      28  2090.188721
mxi41s1            lec25dscc25_TT   116.122002       8   928.976013
mxi41s2            lec25dscc25_TT   132.710007       5   663.550034
mxi41s3            lec25dscc25_TT   141.005005       5   705.025024
nb1s1              lec25dscc25_TT    41.472000      94  3898.368011
nb1s2              lec25dscc25_TT    49.766399     155  7713.791904
nb1s3              lec25dscc25_TT    66.355202      26  1725.235245
nb1s4              lec25dscc25_TT    74.649597      18  1343.692749
nb1s5              lec25dscc25_TT    82.944000       4   331.776001
nb1s6              lec25dscc25_TT    91.238403       5   456.192017
nb1s7              lec25dscc25_TT    91.238403       4   364.953613
nnd2s1             lec25dscc25_TT    41.472000    3272 135696.384399
nnd2s2             lec25dscc25_TT    41.472000   13041 540836.353592
nnd2s3             lec25dscc25_TT    58.060799     625 36287.999153
nnd3s1             lec25dscc25_TT    49.766399     779 38768.025120
nnd3s2             lec25dscc25_TT    49.766399    1961 97591.909191
nnd3s3             lec25dscc25_TT    82.944000      83  6884.352020
nnd4s1             lec25dscc25_TT    58.060799   19974 1159706.392136
nnd4s2             lec25dscc25_TT    91.238403      46  4196.966553
nnd4s3             lec25dscc25_TT   182.477005      13  2372.201065
nnd5s3             lec25dscc25_TT   182.477005      17  3102.109085
nnd6s3             lec25dscc25_TT   207.360001      31  6428.160019
nnd7s3             lec25dscc25_TT   165.815994       1   165.815994
nor2s1             lec25dscc25_TT    41.472000    1596 66189.312195
nor2s2             lec25dscc25_TT    58.060799      82  4760.985489
nor2s3             lec25dscc25_TT    74.649597      21  1567.641541
nor3s1             lec25dscc25_TT    82.944000      17  1410.048004
nor3s2             lec25dscc25_TT    99.532799      11  1094.860786
nor3s3             lec25dscc25_TT   141.005005       3   423.015015
nor4s1             lec25dscc25_TT    82.944000      89  7382.016022
nor4s2             lec25dscc25_TT   124.416000       1   124.416000
nor4s3             lec25dscc25_TT   157.593994      12  1891.127930
nor5s1             lec25dscc25_TT    99.532799      45  4478.975945
nor5s2             lec25dscc25_TT   149.298996       3   447.896988
nor5s3             lec25dscc25_TT   207.360001       6  1244.160004
nor6s1             lec25dscc25_TT   107.827003     426 45934.303482
nor6s2             lec25dscc25_TT   207.360001       1   207.360001
nor6s3             lec25dscc25_TT   240.537994       2   481.075989
oai13s1            lec25dscc25_TT    58.060799       3   174.182396
oai13s2            lec25dscc25_TT    58.060799      87  5051.289482
oai13s3            lec25dscc25_TT    91.238403       3   273.715210
oai21s1            lec25dscc25_TT    49.766399    3945 196328.445568
oai21s2            lec25dscc25_TT    49.766399    8900 442920.954514
oai21s3            lec25dscc25_TT    82.944000     150 12441.600037
oai22s1            lec25dscc25_TT    58.060799    1527 88658.839531
oai22s2            lec25dscc25_TT    58.060799    3271 189916.872368
oai22s3            lec25dscc25_TT    96.725998       2   193.451996
oai24s1            lec25dscc25_TT    91.238403       9   821.145630
oai24s2            lec25dscc25_TT   116.122002       4   464.488007
oai32s1            lec25dscc25_TT    74.649597      22  1642.291138
oai32s3            lec25dscc25_TT   124.416000       3   373.248001
oai33s1            lec25dscc25_TT    55.271999     126  6964.271919
oai211s1           lec25dscc25_TT    58.060799      67  3890.073509
oai211s2           lec25dscc25_TT    58.060799     543 31527.013664
oai211s3           lec25dscc25_TT    91.238403      22  2007.244873
oai221s1           lec25dscc25_TT    74.649597     990 73903.101196
oai221s2           lec25dscc25_TT    74.649597    3338 249180.355347
oai221s3           lec25dscc25_TT   107.827003      14  1509.578049
oai222s1           lec25dscc25_TT    82.944000    2817 233653.248688
oai222s2           lec25dscc25_TT   107.827003     171 18438.417595
oai222s3           lec25dscc25_TT   107.827003     124 13370.548431
oai321s1           lec25dscc25_TT   103.635002       1   103.635002
oai321s2           lec25dscc25_TT   110.543999       2   221.087997
oai322s1           lec25dscc25_TT    93.398399       3   280.195198
oai1112s1          lec25dscc25_TT    66.355202      51  3384.115288
oai1112s2          lec25dscc25_TT    66.355202     604 40078.541840
oai1112s3          lec25dscc25_TT    99.532799       4   398.131195
oai2222s1          lec25dscc25_TT   132.710007     949 125941.796371
oai2222s2          lec25dscc25_TT   132.710007     690 91569.904633
oai2222s3          lec25dscc25_TT   132.710007    8734 1159089.198639
or2s1              lec25dscc25_TT    49.766399     694 34537.881172
or2s2              lec25dscc25_TT    58.060799     140  8128.511810
or2s3              lec25dscc25_TT    91.238403      36  3284.582520
or3s1              lec25dscc25_TT    58.060799    1260 73156.606293
or3s2              lec25dscc25_TT   107.827003      10  1078.270035
or3s3              lec25dscc25_TT   116.122002      45  5225.490074
or4s1              lec25dscc25_TT    82.944000       4   331.776001
or4s3              lec25dscc25_TT   132.710007       5   663.550034
or5s1              lec25dscc25_TT    91.238403     303 27645.236206
or5s2              lec25dscc25_TT   132.710007      26  3450.460175
or5s3              lec25dscc25_TT   182.477005      23  4196.971115
xnr2s1             lec25dscc25_TT    82.944000      73  6054.912018
xnr2s2             lec25dscc25_TT    99.532799      21  2090.188774
xnr2s3             lec25dscc25_TT   116.122002       8   928.976013
xnr3s1             lec25dscc25_TT   182.477005      15  2737.155075
xnr3s2             lec25dscc25_TT   199.065994      13  2587.857925
xor2s1             lec25dscc25_TT    82.944000    5975 495590.401459
xor2s2             lec25dscc25_TT    99.532799     155 15427.583809
xor2s3             lec25dscc25_TT   116.122002       9  1045.098015
xor3s1             lec25dscc25_TT   182.477005      40  7299.080200
xor3s2             lec25dscc25_TT   199.065994       3   597.197983
xor3s3             lec25dscc25_TT   257.126007       1   257.126007
-----------------------------------------------------------------------------
Total 226 references                                20778297.708755
1
