# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../proyecto_final_el_bueno.srcs/sources_1/new/datapathGCD.vhd" \

# Do not sort compile order
nosort
