nohup: ignoring input
self exe links to: /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
self exe links to: /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 1869182069 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
a9e00e22299cf38fc4cf7f448fa09211  /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Extracting PTX file and ptxas options    1: gemm.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Running md5sum using "md5sum /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu "
self exe links to: /home/ubuntu/work/Lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Extracting specific PTX file named gemm.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15matrix_multiplyPfS_S_i : hostFun 0x0x5989afddd5d0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing gemm.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ15matrix_multiplyPfS_S_iE4locA" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ15matrix_multiplyPfS_S_iE4locB" from 0x1000 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15matrix_multiplyPfS_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file gemm.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from gemm.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z15matrix_multiplyPfS_S_i' : regs=24, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa058c038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa058c030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa058c028..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa058c024..

GPGPU-Sim PTX: cudaLaunch for 0x0x5989afddd5d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z15matrix_multiplyPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (gemm.1.sm_30.ptx:48) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (gemm.1.sm_30.ptx:185) add.s32 %r32, %r3, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (gemm.1.sm_30.ptx:182) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (gemm.1.sm_30.ptx:185) add.s32 %r32, %r3, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15matrix_multiplyPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15matrix_multiplyPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z15matrix_multiplyPfS_S_i' to stream 0, gridDim= (16,16,1) blockDim = (32,32,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z15matrix_multiplyPfS_S_i 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 1073976
gpu_sim_insn = 483917824
gpu_ipc =     450.5853
gpu_tot_sim_cycle = 1073976
gpu_tot_sim_insn = 483917824
gpu_tot_ipc =     450.5853
gpu_tot_issued_cta = 256
gpu_occupancy = 66.5823% 
gpu_tot_occupancy = 66.5823% 
max_total_param_size = 0
gpu_stall_dramfull = 53288
gpu_stall_icnt2sh    = 68302
partiton_level_parallism =       0.2519
partiton_level_parallism_total  =       0.2519
partiton_level_parallism_util =       1.3084
partiton_level_parallism_util_total  =       1.3084
L2_BW  =      22.5668 GB/Sec
L2_BW_total  =      22.5668 GB/Sec
gpu_total_sim_rate=518113

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7634944
	L1I_total_cache_misses = 4188
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 19008, Miss = 19008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 270336
	L1D_total_cache_misses = 270336
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 32768
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4460
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 465
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7630756
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4188
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4038
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262144
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7634944

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4460
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 
gpgpu_n_tot_thrd_icount = 484442112
gpgpu_n_tot_w_icount = 15138816
gpgpu_n_stall_shd_mem = 4460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262144
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 276824064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1048576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5472956	W0_Idle:341934	W0_Scoreboard:9678264	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15138816
single_issue_nums: WS0:7569408	WS1:7569408	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097152 {8:262144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41943040 {40:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 986 
max_icnt2mem_latency = 658 
maxmrqlatency = 530 
max_icnt2sh_latency = 195 
averagemflatency = 276 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 34 
mrq_lat_table:143646 	106662 	90997 	85952 	104913 	43210 	14545 	3506 	401 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511622 	555636 	14116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	125 	34 	6 	266171 	2062 	1456 	621 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	351876 	248088 	117531 	123273 	213244 	27362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	581 	795 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     22891     22818     22822     22715     22463     22531     39406     38314     38399     38566     22854     22125     23078     23319     22731     22840 
dram[1]:     22557     22843     22599     22685     26341     22784     38132     38198     38808     38738     25622     26401     23160     23096     22730     23006 
dram[2]:     22824     22869     22737     22832     22519     22414     38269     39403     38573     38397     22163     22892     23302     22974     22828     22691 
dram[3]:     22850     22558     22710     22603     22750     26304     38210     38229     38729     38812     26397     25624     23150     23078     22940     22713 
dram[4]:     22899     22819     22866     22666     22459     22554     39375     38240     38401     38572     22800     22172     23050     23224     22738     22896 
dram[5]:     22548     22782     22587     22643     26322     22648     38180     38189     38759     38726     25669     26397     23168     23204     22719     22986 
average row accesses per activate:
dram[0]: 89.896103 102.588234 63.596329 82.809525 59.603775 57.926605 67.506851 71.420288 85.894737 77.206352 61.795918 56.814816 68.673470 75.393257 98.352943 95.542854 
dram[1]: 88.000000 86.800003 62.558559 58.319328 51.819672 62.396038 62.000000 66.486488 79.737701 76.698410 74.370369 59.192307 88.026314 72.494621 99.820892 93.333336 
dram[2]: 101.217392 94.684929 84.829269 62.486488 59.009346 56.770641 69.408447 68.444443 76.000000 87.428574 55.777779 64.333336 75.393257 70.083336 95.542854 98.352943 
dram[3]: 88.000000 90.181816 58.352940 62.558559 63.060001 51.666668 63.025642 62.000000 74.338463 85.333336 58.000000 75.851852 74.087914 88.000000 93.333336 99.820892 
dram[4]: 92.266670 102.588234 63.596329 82.761902 59.528301 56.770641 67.506851 67.506851 87.428574 81.066666 65.617020 57.962265 70.145836 75.370789 98.352943 95.542854 
dram[5]: 90.181816 86.800003 63.706421 58.386555 53.159664 61.148514 62.784809 63.025642 79.737701 73.212120 75.753090 60.274509 87.973686 70.947365 99.820892 93.333336 
average row locality = 593834/8165 = 72.729210
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       128       128       128       128       148       148       192       192       192       192       192       192       172       172       128       128 
dram[1]:       128       128       128       128       148       148       192       192       192       192       192       192       172       172       128       128 
dram[2]:       128       128       128       128       148       152       192       192       192       192       192       192       172       168       128       128 
dram[3]:       128       128       128       128       148       152       192       192       192       192       192       192       172       168       128       128 
dram[4]:       128       128       128       128       148       152       192       192       192       192       192       192       172       168       128       128 
dram[5]:       128       128       128       128       148       152       192       192       192       192       192       192       172       168       128       128 
total dram writes = 15360
bank skew: 192/128 = 1.50
chip skew: 2560/2560 = 1.00
average mf latency per bank:
dram[0]:      27892     25535     27665     26498     21867     22991     15374     16292     14599     15142     15041     15353     16245     17184     22288     23000
dram[1]:      27828     27515     27493     28340     22860     23646     17068     15982     15613     14400     15183     15032     16127     16835     21641     22108
dram[2]:      25897     27363     26171     27573     22061     21242     15939     15714     15482     14383     15405     14912     16908     16739     22556     22557
dram[3]:      27911     27391     28115     27071     23148     22069     16120     17728     14783     15559     15153     15059     16732     16405     22101     22041
dram[4]:      27608     24874     27375     25779     22422     21628     15009     16927     14307     15149     14813     15136     16371     17193     22176     22990
dram[5]:      26921     27247     27212     27909     23108     22356     17077     16524     15512     14594     14985     14925     16234     17049     21792     22536
maximum mf latency per bank:
dram[0]:        831       531       893       573       610       580       731       579       623       501       804       545       783       614       631       597
dram[1]:        671       758       689       800       696       657       694       554       644       489       655       667       493       675       503       574
dram[2]:        544       855       611       902       538       590       624       768       562       764       564       986       627       727       567       663
dram[3]:        715       683       733       689       703       597       550       738       497       759       654       761       658       504       496       531
dram[4]:        821       610       857       610       565       617       594       629       660       532       688       546       660       557       678       581
dram[5]:        621       688       594       711       543       618       754       563       661       480       668       644       449       653       486       572
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1417648 n_nop=1314688 n_act=1347 n_pre=1331 n_ref_event=0 n_req=99042 n_rd=97762 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1415
n_activity=325043 dram_eff=0.6173
bk0: 6858a 1399581i bk1: 6912a 1399569i bk2: 6868a 1397802i bk3: 6892a 1398373i bk4: 6244a 1399006i bk5: 6240a 1397303i bk6: 4832a 1401750i bk7: 4832a 1401694i bk8: 4800a 1402946i bk9: 4768a 1403455i bk10: 5960a 1398463i bk11: 6040a 1398810i bk12: 6644a 1398678i bk13: 6624a 1398651i bk14: 6624a 1399059i bk15: 6624a 1398724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986410
Row_Buffer_Locality_read = 0.987868
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.427264
Bank_Level_Parallism_Col = 1.406418
Bank_Level_Parallism_Ready = 1.066448
write_to_read_ratio_blp_rw_average = 0.060557
GrpLevelPara = 1.340647 

BW Util details:
bwutil = 0.141533 
total_CMD = 1417648 
util_bw = 200644 
Wasted_Col = 69365 
Wasted_Row = 8293 
Idle = 1139346 

BW Util Bottlenecks: 
RCDc_limit = 10034 
RCDWRc_limit = 562 
WTRc_limit = 1813 
RTWc_limit = 7331 
CCDLc_limit = 60951 
rwq = 0 
CCDLc_limit_alone = 58220 
WTRc_limit_alone = 1492 
RTWc_limit_alone = 4921 

Commands details: 
total_CMD = 1417648 
n_nop = 1314688 
Read = 97762 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1347 
n_pre = 1331 
n_ref = 0 
n_req = 99042 
total_req = 100322 

Dual Bus Interface Util: 
issued_total_row = 2678 
issued_total_col = 100322 
Row_Bus_Util =  0.001889 
CoL_Bus_Util = 0.070767 
Either_Row_CoL_Bus_Util = 0.072627 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000389 
queue_avg = 1.271423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27142
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1417648 n_nop=1314653 n_act=1384 n_pre=1368 n_ref_event=0 n_req=99000 n_rd=97720 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1415
n_activity=336723 dram_eff=0.5956
bk0: 6888a 1399730i bk1: 6880a 1399241i bk2: 6880a 1397462i bk3: 6876a 1397455i bk4: 6248a 1397711i bk5: 6228a 1397976i bk6: 4864a 1401752i bk7: 4824a 1402218i bk8: 4768a 1403578i bk9: 4736a 1404478i bk10: 5928a 1399556i bk11: 6060a 1399668i bk12: 6604a 1399933i bk13: 6656a 1398295i bk14: 6624a 1399540i bk15: 6656a 1399342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986030
Row_Buffer_Locality_read = 0.987618
Row_Buffer_Locality_write = 0.864844
Bank_Level_Parallism = 1.395174
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.061912
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.141474 
total_CMD = 1417648 
util_bw = 200560 
Wasted_Col = 74100 
Wasted_Row = 8303 
Idle = 1134685 

BW Util Bottlenecks: 
RCDc_limit = 10172 
RCDWRc_limit = 618 
WTRc_limit = 2475 
RTWc_limit = 8969 
CCDLc_limit = 65367 
rwq = 0 
CCDLc_limit_alone = 61756 
WTRc_limit_alone = 1998 
RTWc_limit_alone = 5835 

Commands details: 
total_CMD = 1417648 
n_nop = 1314653 
Read = 97720 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1384 
n_pre = 1368 
n_ref = 0 
n_req = 99000 
total_req = 100280 

Dual Bus Interface Util: 
issued_total_row = 2752 
issued_total_col = 100280 
Row_Bus_Util =  0.001941 
CoL_Bus_Util = 0.070737 
Either_Row_CoL_Bus_Util = 0.072652 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000359 
queue_avg = 1.078049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1417648 n_nop=1314828 n_act=1343 n_pre=1327 n_ref_event=0 n_req=98920 n_rd=97640 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1414
n_activity=324129 dram_eff=0.6183
bk0: 6920a 1399667i bk1: 6848a 1398803i bk2: 6892a 1398246i bk3: 6872a 1396276i bk4: 6240a 1397443i bk5: 6112a 1397544i bk6: 4832a 1402305i bk7: 4832a 1402099i bk8: 4768a 1403494i bk9: 4800a 1402791i bk10: 5928a 1399337i bk11: 6080a 1399060i bk12: 6624a 1398478i bk13: 6644a 1397852i bk14: 6624a 1399579i bk15: 6624a 1399238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986444
Row_Buffer_Locality_read = 0.987894
Row_Buffer_Locality_write = 0.875781
Bank_Level_Parallism = 1.438809
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.068484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.141361 
total_CMD = 1417648 
util_bw = 200400 
Wasted_Col = 68544 
Wasted_Row = 8202 
Idle = 1140502 

BW Util Bottlenecks: 
RCDc_limit = 9861 
RCDWRc_limit = 540 
WTRc_limit = 1952 
RTWc_limit = 7408 
CCDLc_limit = 60133 
rwq = 0 
CCDLc_limit_alone = 57285 
WTRc_limit_alone = 1557 
RTWc_limit_alone = 4955 

Commands details: 
total_CMD = 1417648 
n_nop = 1314828 
Read = 97640 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1343 
n_pre = 1327 
n_ref = 0 
n_req = 98920 
total_req = 100200 

Dual Bus Interface Util: 
issued_total_row = 2670 
issued_total_col = 100200 
Row_Bus_Util =  0.001883 
CoL_Bus_Util = 0.070680 
Either_Row_CoL_Bus_Util = 0.072529 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000486 
queue_avg = 1.246984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1417648 n_nop=1314799 n_act=1379 n_pre=1363 n_ref_event=0 n_req=98876 n_rd=97596 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1413
n_activity=336283 dram_eff=0.5957
bk0: 6888a 1399683i bk1: 6880a 1399581i bk2: 6880a 1397393i bk3: 6880a 1397264i bk4: 6232a 1398016i bk5: 6124a 1396829i bk6: 4820a 1402542i bk7: 4864a 1402051i bk8: 4736a 1404141i bk9: 4768a 1403289i bk10: 5936a 1399599i bk11: 6048a 1399669i bk12: 6656a 1398892i bk13: 6604a 1399668i bk14: 6656a 1400950i bk15: 6624a 1399872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986073
Row_Buffer_Locality_read = 0.987653
Row_Buffer_Locality_write = 0.865625
Bank_Level_Parallism = 1.391538
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.067839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.141299 
total_CMD = 1417648 
util_bw = 200312 
Wasted_Col = 73724 
Wasted_Row = 8492 
Idle = 1135120 

BW Util Bottlenecks: 
RCDc_limit = 10196 
RCDWRc_limit = 642 
WTRc_limit = 2581 
RTWc_limit = 8119 
CCDLc_limit = 64734 
rwq = 0 
CCDLc_limit_alone = 61227 
WTRc_limit_alone = 2047 
RTWc_limit_alone = 5146 

Commands details: 
total_CMD = 1417648 
n_nop = 1314799 
Read = 97596 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1379 
n_pre = 1363 
n_ref = 0 
n_req = 98876 
total_req = 100156 

Dual Bus Interface Util: 
issued_total_row = 2742 
issued_total_col = 100156 
Row_Bus_Util =  0.001934 
CoL_Bus_Util = 0.070649 
Either_Row_CoL_Bus_Util = 0.072549 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000476 
queue_avg = 1.111234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11123
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1417648 n_nop=1314719 n_act=1338 n_pre=1322 n_ref_event=463904 n_req=99024 n_rd=97744 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1415
n_activity=325969 dram_eff=0.6154
bk0: 6856a 1399155i bk1: 6912a 1399000i bk2: 6868a 1397552i bk3: 6888a 1397368i bk4: 6236a 1398355i bk5: 6112a 1396839i bk6: 4832a 1402136i bk7: 4832a 1401927i bk8: 4800a 1403343i bk9: 4768a 1403452i bk10: 6072a 1399535i bk11: 6048a 1398541i bk12: 6648a 1398767i bk13: 6624a 1398551i bk14: 6624a 1399691i bk15: 6624a 1399442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986508
Row_Buffer_Locality_read = 0.987958
Row_Buffer_Locality_write = 0.875781
Bank_Level_Parallism = 1.428482
Bank_Level_Parallism_Col = 1.406965
Bank_Level_Parallism_Ready = 1.072789
write_to_read_ratio_blp_rw_average = 0.058352
GrpLevelPara = 1.338495 

BW Util details:
bwutil = 0.141508 
total_CMD = 1417648 
util_bw = 200608 
Wasted_Col = 69652 
Wasted_Row = 8021 
Idle = 1139367 

BW Util Bottlenecks: 
RCDc_limit = 9952 
RCDWRc_limit = 514 
WTRc_limit = 2053 
RTWc_limit = 6861 
CCDLc_limit = 61272 
rwq = 0 
CCDLc_limit_alone = 58520 
WTRc_limit_alone = 1646 
RTWc_limit_alone = 4516 

Commands details: 
total_CMD = 1417648 
n_nop = 1314719 
Read = 97744 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1338 
n_pre = 1322 
n_ref = 463904 
n_req = 99024 
total_req = 100304 

Dual Bus Interface Util: 
issued_total_row = 2660 
issued_total_col = 100304 
Row_Bus_Util =  0.001876 
CoL_Bus_Util = 0.070754 
Either_Row_CoL_Bus_Util = 0.072605 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000340 
queue_avg = 1.243885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24388
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1417648 n_nop=1314672 n_act=1384 n_pre=1368 n_ref_event=0 n_req=98972 n_rd=97692 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1414
n_activity=336051 dram_eff=0.5966
bk0: 6880a 1399566i bk1: 6880a 1399442i bk2: 6880a 1397623i bk3: 6884a 1396665i bk4: 6252a 1398125i bk5: 6100a 1398191i bk6: 4864a 1402108i bk7: 4820a 1402694i bk8: 4768a 1403208i bk9: 4736a 1403844i bk10: 6040a 1399312i bk11: 6052a 1398761i bk12: 6600a 1399995i bk13: 6656a 1398439i bk14: 6624a 1399838i bk15: 6656a 1399804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986036
Row_Buffer_Locality_read = 0.987604
Row_Buffer_Locality_write = 0.866406
Bank_Level_Parallism = 1.398545
Bank_Level_Parallism_Col = 1.374228
Bank_Level_Parallism_Ready = 1.068403
write_to_read_ratio_blp_rw_average = 0.064648
GrpLevelPara = 1.302410 

BW Util details:
bwutil = 0.141434 
total_CMD = 1417648 
util_bw = 200504 
Wasted_Col = 73796 
Wasted_Row = 8111 
Idle = 1135237 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 604 
WTRc_limit = 2412 
RTWc_limit = 8502 
CCDLc_limit = 64960 
rwq = 0 
CCDLc_limit_alone = 61501 
WTRc_limit_alone = 1946 
RTWc_limit_alone = 5509 

Commands details: 
total_CMD = 1417648 
n_nop = 1314672 
Read = 97692 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1384 
n_pre = 1368 
n_ref = 0 
n_req = 98972 
total_req = 100252 

Dual Bus Interface Util: 
issued_total_row = 2752 
issued_total_col = 100252 
Row_Bus_Util =  0.001941 
CoL_Bus_Util = 0.070717 
Either_Row_CoL_Bus_Util = 0.072639 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000272 
queue_avg = 1.081641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90302, Miss = 51558, Miss_rate = 0.571, Pending_hits = 9838, Reservation_fails = 7533
L2_cache_bank[1]: Access = 90152, Miss = 51660, Miss_rate = 0.573, Pending_hits = 9577, Reservation_fails = 3753
L2_cache_bank[2]: Access = 90272, Miss = 51532, Miss_rate = 0.571, Pending_hits = 9366, Reservation_fails = 2837
L2_cache_bank[3]: Access = 90152, Miss = 51644, Miss_rate = 0.573, Pending_hits = 9591, Reservation_fails = 4752
L2_cache_bank[4]: Access = 90272, Miss = 51556, Miss_rate = 0.571, Pending_hits = 9641, Reservation_fails = 3689
L2_cache_bank[5]: Access = 90032, Miss = 51548, Miss_rate = 0.573, Pending_hits = 9884, Reservation_fails = 6771
L2_cache_bank[6]: Access = 90272, Miss = 51532, Miss_rate = 0.571, Pending_hits = 9642, Reservation_fails = 4738
L2_cache_bank[7]: Access = 90032, Miss = 51528, Miss_rate = 0.572, Pending_hits = 9323, Reservation_fails = 3131
L2_cache_bank[8]: Access = 90272, Miss = 51664, Miss_rate = 0.572, Pending_hits = 9898, Reservation_fails = 6802
L2_cache_bank[9]: Access = 90032, Miss = 51544, Miss_rate = 0.573, Pending_hits = 9623, Reservation_fails = 3753
L2_cache_bank[10]: Access = 90152, Miss = 51636, Miss_rate = 0.573, Pending_hits = 9368, Reservation_fails = 3093
L2_cache_bank[11]: Access = 90032, Miss = 51520, Miss_rate = 0.572, Pending_hits = 9551, Reservation_fails = 4707
L2_total_cache_accesses = 1081974
L2_total_cache_misses = 618922
L2_total_cache_miss_rate = 0.5720
L2_total_cache_pending_hits = 115302
L2_total_cache_reservation_fails = 55559
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 347279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 115185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 146528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 54544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 439584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 115185
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 223
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 452
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 792
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 108
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 390
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 54154
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 223
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 792
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=1081974
icnt_total_pkts_simt_to_mem=295077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.4055
	minimum = 5
	maximum = 294
Network latency average = 26.034
	minimum = 5
	maximum = 294
Slowest packet = 877255
Flit latency average = 25.6516
	minimum = 5
	maximum = 294
Slowest flit = 893095
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0466413
	minimum = 0.0167257 (at node 0)
	maximum = 0.084082 (at node 15)
Accepted packet rate average = 0.0466413
	minimum = 0.0209576 (at node 20)
	maximum = 0.070834 (at node 11)
Injected flit rate average = 0.0474889
	minimum = 0.0182453 (at node 0)
	maximum = 0.084082 (at node 15)
Accepted flit rate average= 0.0474889
	minimum = 0.0228683 (at node 20)
	maximum = 0.070834 (at node 11)
Injected packet length average = 1.01817
Accepted packet length average = 1.01817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.4055 (1 samples)
	minimum = 5 (1 samples)
	maximum = 294 (1 samples)
Network latency average = 26.034 (1 samples)
	minimum = 5 (1 samples)
	maximum = 294 (1 samples)
Flit latency average = 25.6516 (1 samples)
	minimum = 5 (1 samples)
	maximum = 294 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0466413 (1 samples)
	minimum = 0.0167257 (1 samples)
	maximum = 0.084082 (1 samples)
Accepted packet rate average = 0.0466413 (1 samples)
	minimum = 0.0209576 (1 samples)
	maximum = 0.070834 (1 samples)
Injected flit rate average = 0.0474889 (1 samples)
	minimum = 0.0182453 (1 samples)
	maximum = 0.084082 (1 samples)
Accepted flit rate average = 0.0474889 (1 samples)
	minimum = 0.0228683 (1 samples)
	maximum = 0.070834 (1 samples)
Injected packet size average = 1.01817 (1 samples)
Accepted packet size average = 1.01817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 34 sec (934 sec)
gpgpu_simulation_rate = 518113 (inst/sec)
gpgpu_simulation_rate = 1149 (cycle/sec)
gpgpu_silicon_slowdown = 609225x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
All correct
GPGPU-Sim: *** exit detected ***
