#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b37390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b37520 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b69a80 .functor NOT 1, L_0x1b6a380, C4<0>, C4<0>, C4<0>;
L_0x1b6a150 .functor XOR 1, L_0x1b69ea0, L_0x1b69ff0, C4<0>, C4<0>;
L_0x1b6a2c0 .functor XOR 1, L_0x1b6a150, L_0x1b6a1f0, C4<0>, C4<0>;
v0x1b68c00_0 .net *"_ivl_10", 0 0, L_0x1b6a1f0;  1 drivers
v0x1b68d00_0 .net *"_ivl_12", 0 0, L_0x1b6a2c0;  1 drivers
v0x1b68de0_0 .net *"_ivl_2", 0 0, L_0x1b69de0;  1 drivers
v0x1b68ed0_0 .net *"_ivl_4", 0 0, L_0x1b69ea0;  1 drivers
v0x1b68fb0_0 .net *"_ivl_6", 0 0, L_0x1b69ff0;  1 drivers
v0x1b690e0_0 .net *"_ivl_8", 0 0, L_0x1b6a150;  1 drivers
v0x1b691c0_0 .net "a", 0 0, v0x1b67750_0;  1 drivers
v0x1b69260_0 .net "b", 0 0, v0x1b677f0_0;  1 drivers
v0x1b69390_0 .var "clk", 0 0;
v0x1b694c0_0 .net "out_dut", 0 0, L_0x1b69d30;  1 drivers
v0x1b69560_0 .net "out_ref", 0 0, L_0x1b69bf0;  1 drivers
v0x1b69600_0 .var/2u "stats1", 159 0;
v0x1b696a0_0 .var/2u "strobe", 0 0;
v0x1b69760_0 .net "tb_match", 0 0, L_0x1b6a380;  1 drivers
v0x1b69820_0 .net "tb_mismatch", 0 0, L_0x1b69a80;  1 drivers
v0x1b698e0_0 .net "wavedrom_enable", 0 0, v0x1b67960_0;  1 drivers
v0x1b699b0_0 .net "wavedrom_title", 511 0, v0x1b67a00_0;  1 drivers
L_0x1b69de0 .concat [ 1 0 0 0], L_0x1b69bf0;
L_0x1b69ea0 .concat [ 1 0 0 0], L_0x1b69bf0;
L_0x1b69ff0 .concat [ 1 0 0 0], L_0x1b69d30;
L_0x1b6a1f0 .concat [ 1 0 0 0], L_0x1b69bf0;
L_0x1b6a380 .cmp/eeq 1, L_0x1b69de0, L_0x1b6a2c0;
S_0x1b3e190 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x1b37520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1b69b50 .functor OR 1, v0x1b67750_0, v0x1b677f0_0, C4<0>, C4<0>;
L_0x1b69bf0 .functor NOT 1, L_0x1b69b50, C4<0>, C4<0>, C4<0>;
v0x1b35770_0 .net *"_ivl_0", 0 0, L_0x1b69b50;  1 drivers
v0x1b35810_0 .net "a", 0 0, v0x1b67750_0;  alias, 1 drivers
v0x1b66ae0_0 .net "b", 0 0, v0x1b677f0_0;  alias, 1 drivers
v0x1b66b80_0 .net "out", 0 0, L_0x1b69bf0;  alias, 1 drivers
S_0x1b66cc0 .scope module, "stim1" "stimulus_gen" 3 88, 3 15 0, S_0x1b37520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1b67750_0 .var "a", 0 0;
v0x1b677f0_0 .var "b", 0 0;
v0x1b67890_0 .net "clk", 0 0, v0x1b69390_0;  1 drivers
v0x1b67960_0 .var "wavedrom_enable", 0 0;
v0x1b67a00_0 .var "wavedrom_title", 511 0;
S_0x1b66f50 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 36, 3 36 0, S_0x1b66cc0;
 .timescale -12 -12;
v0x1b67190_0 .var/2s "count", 31 0;
E_0x1b3de90/0 .event negedge, v0x1b67890_0;
E_0x1b3de90/1 .event posedge, v0x1b67890_0;
E_0x1b3de90 .event/or E_0x1b3de90/0, E_0x1b3de90/1;
E_0x1b3dc90 .event posedge, v0x1b67890_0;
S_0x1b67290 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x1b66cc0;
 .timescale -12 -12;
v0x1b67490_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b67570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x1b66cc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b67bb0 .scope module, "top_module1" "top_module" 3 98, 4 1 0, S_0x1b37520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1b686c0_0 .net "a", 0 0, v0x1b67750_0;  alias, 1 drivers
v0x1b68760_0 .net "b", 0 0, v0x1b677f0_0;  alias, 1 drivers
v0x1b68820_0 .net "or_out", 0 0, L_0x1b69c80;  1 drivers
v0x1b68940_0 .net "out", 0 0, L_0x1b69d30;  alias, 1 drivers
S_0x1b67d90 .scope module, "not1" "not_gate" 4 15, 4 30 0, S_0x1b67bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x1b69d30 .functor NOT 1, L_0x1b69c80, C4<0>, C4<0>, C4<0>;
v0x1b68000_0 .net "in", 0 0, L_0x1b69c80;  alias, 1 drivers
v0x1b680e0_0 .net "out", 0 0, L_0x1b69d30;  alias, 1 drivers
S_0x1b68200 .scope module, "or1" "or_gate" 4 9, 4 21 0, S_0x1b67bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1b69c80 .functor OR 1, v0x1b67750_0, v0x1b677f0_0, C4<0>, C4<0>;
v0x1b683e0_0 .net "a", 0 0, v0x1b67750_0;  alias, 1 drivers
v0x1b684f0_0 .net "b", 0 0, v0x1b677f0_0;  alias, 1 drivers
v0x1b68600_0 .net "out", 0 0, L_0x1b69c80;  alias, 1 drivers
S_0x1b68a00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0x1b37520;
 .timescale -12 -12;
E_0x1b3ded0 .event anyedge, v0x1b696a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b696a0_0;
    %nor/r;
    %assign/vec4 v0x1b696a0_0, 0;
    %wait E_0x1b3ded0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b66cc0;
T_3 ;
    %fork t_1, S_0x1b66f50;
    %jmp t_0;
    .scope S_0x1b66f50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b67190_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b677f0_0, 0;
    %assign/vec4 v0x1b67750_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b3dc90;
    %load/vec4 v0x1b67190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b67190_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b677f0_0, 0;
    %assign/vec4 v0x1b67750_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b67570;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b3de90;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b67750_0, 0;
    %assign/vec4 v0x1b677f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .scope S_0x1b66cc0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1b37520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b69390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b696a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b37520;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b69390_0;
    %inv;
    %store/vec4 v0x1b69390_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b37520;
T_6 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b67890_0, v0x1b69820_0, v0x1b691c0_0, v0x1b69260_0, v0x1b69560_0, v0x1b694c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b37520;
T_7 ;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b37520;
T_8 ;
    %wait E_0x1b3de90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b69600_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b69600_0, 4, 32;
    %load/vec4 v0x1b69760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b69600_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b69600_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b69600_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b69560_0;
    %load/vec4 v0x1b69560_0;
    %load/vec4 v0x1b694c0_0;
    %xor;
    %load/vec4 v0x1b69560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b69600_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b69600_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b69600_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/norgate/norgate_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/norgate/iter0/response17/top_module.sv";
