 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MacceleratorSE                      Date: 10- 3-2021,  5:54AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
95 /144 ( 66%) 334 /720  ( 46%) 195/432 ( 45%)   73 /144 ( 51%) 67 /81  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          14/18       28/54       57/90       9/11
FB2          12/18       25/54       81/90       9/10
FB3           3/18        8/54        6/90       9/10
FB4          16/18       27/54       24/90      10/10*
FB5           9/18       27/54       33/90       5/10
FB6           8/18       26/54       12/90       8/10
FB7          15/18       26/54       76/90       8/10
FB8          18/18*      28/54       45/90       9/10
             -----       -----       -----      -----    
             95/144     195/432     334/720     67/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK2X_IOB' mapped onto global clock net GCK1.
Signal 'CLK_FSB' mapped onto global clock net GCK2.
Signal 'CLK_IOB' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Signal 'nRES' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   31          31    |  I/O              :    60      73
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     3       4
GCK           :    3           3    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     67          67

** Power Data **

There are 95 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MacceleratorSE.ise'.
*************************  Summary of Mapped Logic  ************************

** 32 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
nDTACK_FSB          14    16    FB1_2   11   I/O     O       STD  FAST RESET
nVPA_FSB            13    16    FB1_8   15   I/O     O       STD  FAST RESET
nBERR_FSB           9     15    FB1_12  18   I/O     O       STD  FAST 
nADoutLE1           11    15    FB2_11  6    I/O     O       STD  FAST SET
nROMWE              4     9     FB2_12  7    I/O     O       STD  FAST 
nROMCS              2     5     FB2_14  8    I/O     O       STD  FAST 
RA<11>              1     1     FB2_15  9    I/O     O       STD  FAST 
RA<10>              1     1     FB2_17  10   I/O     O       STD  FAST 
nUDS_IOB            3     7     FB3_5   24   I/O     O       STD  FAST RESET
nDoutOE             2     7     FB3_11  29   I/O     O       STD  FAST RESET
nAS_IOB             1     5     FB3_15  33   I/O     O       STD  FAST RESET
nRAS                3     7     FB4_2   87   I/O     O       STD  FAST 
nRAMLWE             1     4     FB4_8   91   I/O     O       STD  FAST 
nRAMUWE             1     4     FB4_12  94   I/O     O       STD  FAST 
nLDS_IOB            3     7     FB5_2   35   I/O     O       STD  FAST RESET
RA<6>               2     3     FB5_6   37   I/O     O       STD  FAST 
RA<7>               2     3     FB5_9   40   I/O     O       STD  FAST 
RA<8>               2     3     FB5_12  42   I/O     O       STD  FAST 
nDinLE              1     2     FB5_15  46   I/O     O       STD  FAST RESET
RA<3>               2     3     FB6_2   74   I/O     O       STD  FAST 
RA<4>               2     3     FB6_6   77   I/O     O       STD  FAST 
RA<5>               2     3     FB6_9   79   I/O     O       STD  FAST 
nADoutLE0           1     2     FB6_12  81   I/O     O       STD  FAST 
nCAS                1     1     FB6_15  85   I/O     O       STD  FAST RESET
nOE                 6     9     FB7_2   50   I/O     O       STD  FAST 
nDinOE              3     5     FB7_8   54   I/O     O       STD  FAST 
RA<9>               2     3     FB7_12  58   I/O     O       STD  FAST 
nAoutOE             1     0     FB7_17  61   I/O     O       STD  FAST 
RA<0>               2     3     FB8_2   63   I/O     O       STD  FAST 
RA<1>               2     3     FB8_8   66   I/O     O       STD  FAST 
RA<2>               2     3     FB8_12  70   I/O     O       STD  FAST 
nVMA_IOB            2     8     FB8_17  73   I/O     O       STD  FAST RESET

** 63 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
fsb/ASrf            1     1     FB1_3   STD  RESET
fsb/FBERRArmed      1     9     FB1_4   STD  RESET
fsb/RefCnt<0>       0     0     FB1_5   STD  RESET
fsb/RefCnt<1>       1     1     FB1_6   STD  RESET
fsb/RefCnt<2>       1     2     FB1_7   STD  RESET
fsb/RefCnt<3>       1     3     FB1_9   STD  RESET
fsb/RefCnt<4>       1     4     FB1_10  STD  RESET
fsb/RefCnt<5>       1     5     FB1_11  STD  RESET
fsb/RefCnt<6>       1     6     FB1_13  STD  RESET
fsb/RefCnt<7>       1     7     FB1_14  STD  RESET
fsb/FBERR           12    22    FB1_17  STD  RESET
iobs/IORW1          16    16    FB2_1   STD  RESET
ram/Once            3     8     FB2_3   STD  RESET
iobs/Load0          6     16    FB2_6   STD  RESET
iobs/PS_FSM_FFd2    7     16    FB2_7   STD  RESET
IOREQ               8     16    FB2_9   STD  RESET
IORW0               10    17    FB2_13  STD  RESET
iobs/IOWRReady      12    16    FB2_16  STD  RESET
ram/RS_FSM_FFd6     1     1     FB4_4   STD  RESET
ram/RS_FSM_FFd5     1     1     FB4_5   STD  RESET
ram/RS_FSM_FFd4     1     1     FB4_6   STD  RESET
ram/RS_FSM_FFd3     1     1     FB4_7   STD  RESET
ram/RS_FSM_FFd2     1     1     FB4_9   STD  RESET
ram/RS_FSM_FFd1     1     1     FB4_10  STD  RESET
iobs/IORDReady      1     4     FB4_11  STD  RESET
iobs/IOACTr         1     1     FB4_13  STD  RESET
iobm/Er             1     1     FB4_14  STD  RESET
iobs/PS_FSM_FFd1    2     3     FB4_15  STD  RESET
ALE0                2     3     FB4_16  STD  RESET
IOU0                3     5     FB4_17  STD  RESET
IOL0                3     5     FB4_18  STD  RESET
iobm/IOS_FSM_FFd5   1     1     FB5_1   STD  RESET
iobm/IOS_FSM_FFd6   1     1     FB5_14  STD  RESET
iobs/Load1          10    15    FB5_16  STD  RESET
iobs/Once           11    15    FB5_18  STD  RESET
iobm/IOS_FSM_FFd1   1     1     FB6_16  STD  RESET
iobm/IOREQr         1     1     FB6_17  STD  RESET
fsb/RefDone         2     15    FB6_18  STD  RESET
ram/RS_FSM_FFd8     6     10    FB7_3   STD  RESET
ram/RefRAS          1     2     FB7_4   STD  RESET

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
cs/nOverlay         1     5     FB7_5   STD  RESET
ram/RS_FSM_FFd9     2     7     FB7_6   STD  RESET
iobs/IOU1           2     2     FB7_7   STD  RESET
ram/RS_FSM_FFd7     4     11    FB7_9   STD  RESET
ram/RASEL           8     14    FB7_10  STD  RESET
iobs/IOL1           2     2     FB7_11  STD  RESET
ram/RS_FSM_FFd10    11    12    FB7_14  STD  SET
ram/RAMReady        11    12    FB7_16  STD  RESET
ram/RAMEN           16    18    FB7_18  STD  RESET
iobm/IOS_FSM_FFd7   1     3     FB8_1   STD  RESET
iobm/IOS_FSM_FFd4   1     1     FB8_3   STD  RESET
iobm/Er2            1     1     FB8_4   STD  RESET
iobm/ETACK          1     6     FB8_5   STD  RESET
iobm/IOS_FSM_FFd8   2     4     FB8_6   STD  SET
iobm/IOS_FSM_FFd2   2     4     FB8_7   STD  RESET
iobm/ADoutLE        2     7     FB8_9   STD  RESET
iobm/IOS_FSM_FFd3   3     5     FB8_10  STD  RESET
iobm/ES<3>          3     6     FB8_11  STD  RESET
iobm/ES<1>          3     4     FB8_13  STD  RESET
iobm/ES<0>          3     7     FB8_14  STD  RESET
iobm/ES<4>          4     7     FB8_15  STD  RESET
iobm/ES<2>          5     7     FB8_16  STD  RESET
IOACT               6     10    FB8_18  STD  RESET

** 35 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
nBERR_IOB           FB1_5   13   I/O     I
nUDS_FSB            FB1_6   14   I/O     I
A_FSB<15>           FB1_9   16   I/O     I
A_FSB<22>           FB1_11  17   I/O     I
nWE_FSB             FB1_15  20   I/O     I
CLK2X_IOB           FB1_17  22~  GCK/I/O GCK
nRES                FB2_2   99~  GSR/I/O GSR
A_FSB<23>           FB2_5   1    GTS/I/O I
A_FSB<10>           FB2_6   2    GTS/I/O I
A_FSB<9>            FB2_8   3    GTS/I/O I
CLK_FSB             FB3_2   23~  GCK/I/O GCK
A_FSB<4>            FB3_6   25   I/O     I
CLK_IOB             FB3_8   27~  GCK/I/O GCK/I
A_FSB<5>            FB3_9   28   I/O     I
A_FSB<6>            FB3_12  30   I/O     I
A_FSB<18>           FB3_14  32   I/O     I
A_FSB<13>           FB4_5   89   I/O     I
A_FSB<20>           FB4_6   90   I/O     I
nLDS_FSB            FB4_9   92   I/O     I
A_FSB<16>           FB4_11  93   I/O     I
A_FSB<12>           FB4_14  95   I/O     I
nAS_FSB             FB4_15  96   I/O     I
A_FSB<17>           FB4_17  97   I/O     I
A_FSB<14>           FB6_8   78   I/O     I
A_FSB<11>           FB6_11  80   I/O     I
A_FSB<8>            FB6_17  86   I/O     I
A_FSB<3>            FB7_5   52   I/O     I
A_FSB<2>            FB7_9   55   I/O     I
A_FSB<1>            FB7_11  56   I/O     I
A_FSB<19>           FB7_14  59   I/O     I
A_FSB<7>            FB8_5   64   I/O     I
nVPA_IOB            FB8_6   65   I/O     I
E_IOB               FB8_9   67   I/O     I
A_FSB<21>           FB8_14  71   I/O     I
nDTACK_IOB          FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               28/26
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
nDTACK_FSB           14       9<-   0   0     FB1_2   11    I/O     O
fsb/ASrf              1       0   /\4   0     FB1_3   12    I/O     (b)
fsb/FBERRArmed        1       0     0   4     FB1_4         (b)     (b)
fsb/RefCnt<0>         0       0     0   5     FB1_5   13    I/O     I
fsb/RefCnt<1>         1       0     0   4     FB1_6   14    I/O     I
fsb/RefCnt<2>         1       0   \/4   0     FB1_7         (b)     (b)
nVPA_FSB             13       8<-   0   0     FB1_8   15    I/O     O
fsb/RefCnt<3>         1       0   /\4   0     FB1_9   16    I/O     I
fsb/RefCnt<4>         1       0     0   4     FB1_10        (b)     (b)
fsb/RefCnt<5>         1       0   \/2   2     FB1_11  17    I/O     I
nBERR_FSB             9       4<-   0   0     FB1_12  18    I/O     O
fsb/RefCnt<6>         1       0   /\2   2     FB1_13        (b)     (b)
fsb/RefCnt<7>         1       0     0   4     FB1_14  19    I/O     (b)
(unused)              0       0     0   5     FB1_15  20    I/O     I
(unused)              0       0   \/2   3     FB1_16        (b)     (b)
fsb/FBERR            12       7<-   0   0     FB1_17  22    GCK/I/O GCK
(unused)              0       0   /\5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<16>         11: fsb/FBERR         20: fsb/RefCnt<7> 
  2: A_FSB<17>         12: fsb/FBERRArmed    21: iobs/IORDReady 
  3: A_FSB<18>         13: fsb/RefCnt<0>     22: iobs/IOWRReady 
  4: A_FSB<19>         14: fsb/RefCnt<1>     23: nAS_FSB 
  5: A_FSB<20>         15: fsb/RefCnt<2>     24: nBERR_IOB 
  6: A_FSB<21>         16: fsb/RefCnt<3>     25: nDTACK_FSB 
  7: A_FSB<22>         17: fsb/RefCnt<4>     26: nVPA_FSB 
  8: A_FSB<23>         18: fsb/RefCnt<5>     27: nWE_FSB 
  9: cs/nOverlay       19: fsb/RefCnt<6>     28: ram/RAMReady 
 10: fsb/ASrf         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nDTACK_FSB           XXXXXXXXXX..........XXX.X.XX............ 16
fsb/ASrf             ......................X................. 1
fsb/FBERRArmed       ............XXXXXXXX..X................. 9
fsb/RefCnt<0>        ........................................ 0
fsb/RefCnt<1>        ............X........................... 1
fsb/RefCnt<2>        ............XX.......................... 2
nVPA_FSB             XXXXXXXXXX..........XXX..XXX............ 16
fsb/RefCnt<3>        ............XXX......................... 3
fsb/RefCnt<4>        ............XXXX........................ 4
fsb/RefCnt<5>        ............XXXXX....................... 5
nBERR_FSB            XXXXXXXXX.X...........XXXXX............. 15
fsb/RefCnt<6>        ............XXXXXX...................... 6
fsb/RefCnt<7>        ............XXXXXXX..................... 7
fsb/FBERR            XXXXXXXXXXXXXXXXXXXX..X...X............. 22
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iobs/IORW1           16      11<-   0   0     FB2_1         (b)     (b)
(unused)              0       0   /\5   0     FB2_2   99    GSR/I/O GSR
ram/Once              3       0   /\1   1     FB2_3         (b)     (b)
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0   \/3   2     FB2_5   1     GTS/I/O I
iobs/Load0            6       3<- \/2   0     FB2_6   2     GTS/I/O I
iobs/PS_FSM_FFd2      7       2<-   0   0     FB2_7         (b)     (b)
(unused)              0       0   \/5   0     FB2_8   3     GTS/I/O I
IOREQ                 8       5<- \/2   0     FB2_9   4     GTS/I/O (b)
(unused)              0       0   \/5   0     FB2_10        (b)     (b)
nADoutLE1            11       7<- \/1   0     FB2_11  6     I/O     O
nROMWE                4       1<- \/2   0     FB2_12  7     I/O     O
IORW0                10       5<-   0   0     FB2_13        (b)     (b)
nROMCS                2       0   /\3   0     FB2_14  8     I/O     O
RA<11>                1       0   \/4   0     FB2_15  9     I/O     O
iobs/IOWRReady       12       7<-   0   0     FB2_16        (b)     (b)
RA<10>                1       0   /\3   1     FB2_17  10    I/O     O
(unused)              0       0   \/5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<16>         10: cs/nOverlay       18: iobs/PS_FSM_FFd2 
  2: A_FSB<17>         11: fsb/ASrf          19: nADoutLE1 
  3: A_FSB<18>         12: iobs/IOACTr       20: nAS_FSB 
  4: A_FSB<19>         13: iobs/IORW1        21: nLDS_FSB 
  5: A_FSB<20>         14: iobs/IOWRReady    22: nUDS_FSB 
  6: A_FSB<21>         15: iobs/Load0        23: nWE_FSB 
  7: A_FSB<22>         16: iobs/Once         24: ram/Once 
  8: A_FSB<23>         17: iobs/PS_FSM_FFd1  25: ram/RS_FSM_FFd10 
  9: IORW0            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobs/IORW1           XXXXXXXX.X..X..XXXXX..X................. 16
ram/Once             .....XXX.XX........X...XX............... 8
iobs/Load0           XXXXXXXX.X....XXXXXX..X................. 16
iobs/PS_FSM_FFd2     XXXXXXXX.X.X...XXXXX..X................. 16
IOREQ                XXXXXXXX.X.X...XXXXX..X................. 16
nADoutLE1            XXXXXXXX.X.....XXXXX..X................. 15
nROMWE               ....XXXX.X.........XXXX................. 9
IORW0                XXXXXXXXXX..X..XXXXX..X................. 17
nROMCS               ....XXXX.X.............................. 5
RA<11>               ...X.................................... 1
iobs/IOWRReady       XXXXXXXX.X...X.XXXXX..X................. 16
RA<10>               .....X.................................. 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O GCK
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
nUDS_IOB              3       0     0   2     FB3_5   24    I/O     O
(unused)              0       0     0   5     FB3_6   25    I/O     I
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   27    GCK/I/O GCK/I
(unused)              0       0     0   5     FB3_9   28    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
nDoutOE               2       0     0   3     FB3_11  29    I/O     O
(unused)              0       0     0   5     FB3_12  30    I/O     I
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  32    I/O     I
nAS_IOB               1       0     0   4     FB3_15  33    I/O     O
(unused)              0       0     0   5     FB3_16        (b)     
(unused)              0       0     0   5     FB3_17  34    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: IORW0               4: iobm/IOS_FSM_FFd3   7: iobm/IOS_FSM_FFd6 
  2: IOU0                5: iobm/IOS_FSM_FFd4   8: iobm/IOS_FSM_FFd7 
  3: iobm/IOS_FSM_FFd2   6: iobm/IOS_FSM_FFd5 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nUDS_IOB             XX.XXXXX................................ 7
nDoutOE              X.XXXXXX................................ 7
nAS_IOB              ...XXXXX................................ 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               27/27
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
nRAS                  3       0     0   2     FB4_2   87    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
ram/RS_FSM_FFd6       1       0     0   4     FB4_4         (b)     (b)
ram/RS_FSM_FFd5       1       0     0   4     FB4_5   89    I/O     I
ram/RS_FSM_FFd4       1       0     0   4     FB4_6   90    I/O     I
ram/RS_FSM_FFd3       1       0     0   4     FB4_7         (b)     (b)
nRAMLWE               1       0     0   4     FB4_8   91    I/O     O
ram/RS_FSM_FFd2       1       0     0   4     FB4_9   92    I/O     I
ram/RS_FSM_FFd1       1       0     0   4     FB4_10        (b)     (b)
iobs/IORDReady        1       0     0   4     FB4_11  93    I/O     I
nRAMUWE               1       0     0   4     FB4_12  94    I/O     O
iobs/IOACTr           1       0     0   4     FB4_13        (b)     (b)
iobm/Er               1       0     0   4     FB4_14  95    I/O     I
iobs/PS_FSM_FFd1      2       0     0   3     FB4_15  96    I/O     I
ALE0                  2       0     0   3     FB4_16        (b)     (b)
IOU0                  3       0     0   2     FB4_17  97    I/O     I
IOL0                  3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ALE0              10: iobs/IOU1         19: nWE_FSB 
  2: A_FSB<21>         11: iobs/Load0        20: ram/RAMEN 
  3: A_FSB<22>         12: iobs/Once         21: ram/RS_FSM_FFd2 
  4: A_FSB<23>         13: iobs/PS_FSM_FFd1  22: ram/RS_FSM_FFd3 
  5: E_IOB             14: iobs/PS_FSM_FFd2  23: ram/RS_FSM_FFd4 
  6: IOACT             15: nADoutLE1         24: ram/RS_FSM_FFd6 
  7: cs/nOverlay       16: nAS_FSB           25: ram/RS_FSM_FFd7 
  8: iobs/IOACTr       17: nLDS_FSB          26: ram/RS_FSM_FFd9 
  9: iobs/IOL1         18: nUDS_FSB          27: ram/RefRAS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nRAS                 .XXX..X........X...X......X............. 7
ram/RS_FSM_FFd6      .........................X.............. 1
ram/RS_FSM_FFd5      .......................X................ 1
ram/RS_FSM_FFd4      ........................X............... 1
ram/RS_FSM_FFd3      ......................X................. 1
nRAMLWE              ...............XX.XX.................... 4
ram/RS_FSM_FFd2      .....................X.................. 1
ram/RS_FSM_FFd1      ....................X................... 1
iobs/IORDReady       .......X...X.XX......................... 4
nRAMUWE              ...............X.XXX.................... 4
iobs/IOACTr          .....X.................................. 1
iobm/Er              ....X................................... 1
iobs/PS_FSM_FFd1     .......X....XX.......................... 3
ALE0                 X......X..X............................. 3
IOU0                 .........X..XXX..X...................... 5
IOL0                 ........X...XXX.X....................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               27/27
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iobm/IOS_FSM_FFd5     1       0   /\1   3     FB5_1         (b)     (b)
nLDS_IOB              3       0     0   2     FB5_2   35    I/O     O
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     
RA<6>                 2       0     0   3     FB5_6   37    I/O     O
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   39    I/O     
RA<7>                 2       0     0   3     FB5_9   40    I/O     O
(unused)              0       0     0   5     FB5_10        (b)     
(unused)              0       0     0   5     FB5_11  41    I/O     
RA<8>                 2       0     0   3     FB5_12  42    I/O     O
(unused)              0       0     0   5     FB5_13        (b)     
iobm/IOS_FSM_FFd6     1       0   \/1   3     FB5_14  43    I/O     (b)
nDinLE                1       1<- \/5   0     FB5_15  46    I/O     O
iobs/Load1           10       5<-   0   0     FB5_16        (b)     (b)
(unused)              0       0   \/5   0     FB5_17  49    I/O     (b)
iobs/Once            11       6<-   0   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<16>         10: A_FSB<8>           19: iobm/IOS_FSM_FFd6 
  2: A_FSB<17>         11: A_FSB<9>           20: iobm/IOS_FSM_FFd7 
  3: A_FSB<18>         12: IOL0               21: iobs/Once 
  4: A_FSB<19>         13: IORW0              22: iobs/PS_FSM_FFd1 
  5: A_FSB<20>         14: cs/nOverlay        23: iobs/PS_FSM_FFd2 
  6: A_FSB<21>         15: fsb/ASrf           24: nADoutLE1 
  7: A_FSB<22>         16: iobm/IOS_FSM_FFd3  25: nAS_FSB 
  8: A_FSB<23>         17: iobm/IOS_FSM_FFd4  26: nWE_FSB 
  9: A_FSB<7>          18: iobm/IOS_FSM_FFd5  27: ram/RASEL 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobm/IOS_FSM_FFd5    ..................X..................... 1
nLDS_IOB             ...........XX..XXXXX.................... 7
RA<6>                X.......X.................X............. 3
RA<7>                .X.......X................X............. 3
RA<8>                ..X.......X...............X............. 3
iobm/IOS_FSM_FFd6    ...................X.................... 1
nDinLE               ...............XX....................... 2
iobs/Load1           XXXXXXXX.....X......XXXXXX.............. 15
iobs/Once            XXXXXXXX.....XX.....XXX.XX.............. 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
RA<3>                 2       0     0   3     FB6_2   74    I/O     O
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   76    I/O     
RA<4>                 2       0     0   3     FB6_6   77    I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
RA<5>                 2       0     0   3     FB6_9   79    I/O     O
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  80    I/O     I
nADoutLE0             1       0     0   4     FB6_12  81    I/O     O
(unused)              0       0     0   5     FB6_13        (b)     
(unused)              0       0     0   5     FB6_14  82    I/O     
nCAS                  1       0     0   4     FB6_15  85    I/O     O
iobm/IOS_FSM_FFd1     1       0     0   4     FB6_16        (b)     (b)
iobm/IOREQr           1       0     0   4     FB6_17  86    I/O     I
fsb/RefDone           2       0     0   3     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ALE0              10: fsb/RefCnt<1>     19: iobm/IOS_FSM_FFd2 
  2: A_FSB<13>         11: fsb/RefCnt<2>     20: ram/RASEL 
  3: A_FSB<14>         12: fsb/RefCnt<3>     21: ram/RS_FSM_FFd1 
  4: A_FSB<15>         13: fsb/RefCnt<4>     22: ram/RS_FSM_FFd2 
  5: A_FSB<4>          14: fsb/RefCnt<5>     23: ram/RS_FSM_FFd3 
  6: A_FSB<5>          15: fsb/RefCnt<6>     24: ram/RS_FSM_FFd4 
  7: A_FSB<6>          16: fsb/RefCnt<7>     25: ram/RS_FSM_FFd7 
  8: IOREQ             17: fsb/RefDone       26: ram/RS_FSM_FFd8 
  9: fsb/RefCnt<0>     18: iobm/ADoutLE     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RA<3>                .X..X..............X.................... 3
RA<4>                ..X..X.............X.................... 3
RA<5>                ...X..X............X.................... 3
nADoutLE0            X................X...................... 2
nCAS                 ...................X.................... 1
iobm/IOS_FSM_FFd1    ..................X..................... 1
iobm/IOREQr          .......X................................ 1
fsb/RefDone          ........XXXXXXXXX...XXXXXX.............. 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB7_1         (b)     (b)
nOE                   6       2<- /\1   0     FB7_2   50    I/O     O
ram/RS_FSM_FFd8       6       3<- /\2   0     FB7_3         (b)     (b)
ram/RefRAS            1       0   /\3   1     FB7_4         (b)     (b)
cs/nOverlay           1       0     0   4     FB7_5   52    I/O     I
ram/RS_FSM_FFd9       2       0     0   3     FB7_6   53    I/O     (b)
iobs/IOU1             2       0     0   3     FB7_7         (b)     (b)
nDinOE                3       0   \/2   0     FB7_8   54    I/O     O
ram/RS_FSM_FFd7       4       2<- \/3   0     FB7_9   55    I/O     I
ram/RASEL             8       3<-   0   0     FB7_10        (b)     (b)
iobs/IOL1             2       0     0   3     FB7_11  56    I/O     I
RA<9>                 2       0   \/3   0     FB7_12  58    I/O     O
(unused)              0       0   \/5   0     FB7_13        (b)     (b)
ram/RS_FSM_FFd10     11       8<- \/2   0     FB7_14  59    I/O     I
(unused)              0       0   \/5   0     FB7_15  60    I/O     (b)
ram/RAMReady         11       7<- \/1   0     FB7_16        (b)     (b)
nAoutOE               1       1<- \/5   0     FB7_17  61    I/O     O
ram/RAMEN            16      11<-   0   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<19>         10: iobs/Load1        19: ram/RS_FSM_FFd2 
  2: A_FSB<20>         11: nAS_FSB           20: ram/RS_FSM_FFd3 
  3: A_FSB<21>         12: nLDS_FSB          21: ram/RS_FSM_FFd4 
  4: A_FSB<22>         13: nUDS_FSB          22: ram/RS_FSM_FFd5 
  5: A_FSB<23>         14: nWE_FSB           23: ram/RS_FSM_FFd6 
  6: cs/nOverlay       15: ram/Once          24: ram/RS_FSM_FFd7 
  7: fsb/ASrf          16: ram/RASEL         25: ram/RS_FSM_FFd8 
  8: fsb/RefCnt<7>     17: ram/RS_FSM_FFd1   26: ram/RS_FSM_FFd9 
  9: fsb/RefDone       18: ram/RS_FSM_FFd10 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nOE                  .XXXXX....XXXX.......................... 9
ram/RS_FSM_FFd8      ..XXXX.XX.X...X..X...X.................. 10
ram/RefRAS           ....................X..X................ 2
cs/nOverlay          .XXXX.....X............................. 5
ram/RS_FSM_FFd9      ..XXXX....X...X..X...................... 7
iobs/IOU1            .........X..X........................... 2
nDinOE               .XXXX........X.......................... 5
ram/RS_FSM_FFd7      ..XXXXXXX.X......X...X..X............... 11
ram/RASEL            ..XXXXXXX.X...X..X...X.XXX.............. 14
iobs/IOL1            .........X.X............................ 2
RA<9>                XX.............X........................ 3
ram/RS_FSM_FFd10     ..XXXXXXX.X...X.XX...X.................. 12
ram/RAMReady         ..XXXXXXX.X...X.XX...X.................. 12
nAoutOE              ........................................ 0
ram/RAMEN            ..XXXXXXX.X...X..XXXXXXXXX.............. 18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               28/26
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iobm/IOS_FSM_FFd7     1       0     0   4     FB8_1         (b)     (b)
RA<0>                 2       0     0   3     FB8_2   63    I/O     O
iobm/IOS_FSM_FFd4     1       0     0   4     FB8_3         (b)     (b)
iobm/Er2              1       0     0   4     FB8_4         (b)     (b)
iobm/ETACK            1       0     0   4     FB8_5   64    I/O     I
iobm/IOS_FSM_FFd8     2       0     0   3     FB8_6   65    I/O     I
iobm/IOS_FSM_FFd2     2       0     0   3     FB8_7         (b)     (b)
RA<1>                 2       0     0   3     FB8_8   66    I/O     O
iobm/ADoutLE          2       0     0   3     FB8_9   67    I/O     I
iobm/IOS_FSM_FFd3     3       0     0   2     FB8_10        (b)     (b)
iobm/ES<3>            3       0     0   2     FB8_11  68    I/O     (b)
RA<2>                 2       0     0   3     FB8_12  70    I/O     O
iobm/ES<1>            3       0     0   2     FB8_13        (b)     (b)
iobm/ES<0>            3       0     0   2     FB8_14  71    I/O     I
iobm/ES<4>            4       0     0   1     FB8_15  72    I/O     I
iobm/ES<2>            5       0     0   0     FB8_16        (b)     (b)
nVMA_IOB              2       0   \/1   2     FB8_17  73    I/O     O
IOACT                 6       1<-   0   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<10>         11: iobm/ES<2>         20: iobm/IOS_FSM_FFd4 
  2: A_FSB<11>         12: iobm/ES<3>         21: iobm/IOS_FSM_FFd5 
  3: A_FSB<12>         13: iobm/ES<4>         22: iobm/IOS_FSM_FFd6 
  4: A_FSB<1>          14: iobm/ETACK         23: iobm/IOS_FSM_FFd7 
  5: A_FSB<2>          15: iobm/Er            24: iobm/IOS_FSM_FFd8 
  6: A_FSB<3>          16: iobm/Er2           25: nDTACK_IOB 
  7: CLK_IOB           17: iobm/IOREQr        26: nVMA_IOB 
  8: IOACT             18: iobm/IOS_FSM_FFd1  27: nVPA_IOB 
  9: iobm/ES<0>        19: iobm/IOS_FSM_FFd3  28: ram/RASEL 
 10: iobm/ES<1>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobm/IOS_FSM_FFd7    ......X.........X......X................ 3
RA<0>                X..X.......................X............ 3
iobm/IOS_FSM_FFd4    ....................X................... 1
iobm/Er2             ..............X......................... 1
iobm/ETACK           ........XXXXX............X.............. 6
iobm/IOS_FSM_FFd8    ......X.........XX.....X................ 4
iobm/IOS_FSM_FFd2    ......X......X....X.....X............... 4
RA<1>                .X..X......................X............ 3
iobm/ADoutLE         ................X.XXXXXX................ 7
iobm/IOS_FSM_FFd3    ......X......X....XX....X............... 5
iobm/ES<3>           ........XXXX..XX........................ 6
RA<2>                ..X..X.....................X............ 3
iobm/ES<1>           ........XX....XX........................ 4
iobm/ES<0>           ........XXXXX.XX........................ 7
iobm/ES<4>           ........XXXXX.XX........................ 7
iobm/ES<2>           ........XXXXX.XX........................ 7
nVMA_IOB             .......XXXXXX............XX............. 8
IOACT                ......X......X..X.XXXXXXX............... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_ALE0: FDCPE port map (ALE0,ALE0_D,CLK_FSB,'0','0');
ALE0_D <= ((iobs/Load0)
	OR (ALE0 AND NOT iobs/IOACTr));

























FDCPE_IOACT: FDCPE port map (IOACT,IOACT_D,CLK2X_IOB,'0','0');
IOACT_D <= ((NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOS_FSM_FFd8 AND 
	NOT nDTACK_IOB)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOREQr)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd8)
	OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOREQr AND 
	iobm/ETACK)
	OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOREQr AND 
	NOT nDTACK_IOB)
	OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOS_FSM_FFd8 AND 
	iobm/ETACK));

FDCPE_IOL0: FDCPE port map (IOL0,IOL0_D,CLK_FSB,'0','0',IOL0_CE);
IOL0_D <= ((NOT nLDS_FSB AND nADoutLE1)
	OR (iobs/IOL1 AND NOT nADoutLE1));
IOL0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);

FDCPE_IOREQ: FDCPE port map (IOREQ,IOREQ_D,CLK_FSB,'0','0');
IOREQ_D <= ((iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1)
	OR (NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1));

FTCPE_IORW0: FTCPE port map (IORW0,IORW0_T,CLK_FSB,'0','0');
IORW0_T <= ((A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (IORW0 AND NOT iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT IORW0 AND iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1));

FDCPE_IOU0: FDCPE port map (IOU0,IOU0_D,CLK_FSB,'0','0',IOU0_CE);
IOU0_D <= ((NOT nUDS_FSB AND nADoutLE1)
	OR (iobs/IOU1 AND NOT nADoutLE1));
IOU0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);


RA(0) <= ((ram/RASEL AND A_FSB(1))
	OR (NOT ram/RASEL AND A_FSB(10)));


RA(1) <= ((ram/RASEL AND A_FSB(2))
	OR (NOT ram/RASEL AND A_FSB(11)));


RA(2) <= ((ram/RASEL AND A_FSB(3))
	OR (NOT ram/RASEL AND A_FSB(12)));


RA(3) <= ((ram/RASEL AND A_FSB(4))
	OR (NOT ram/RASEL AND A_FSB(13)));


RA(4) <= ((ram/RASEL AND A_FSB(5))
	OR (NOT ram/RASEL AND A_FSB(14)));


RA(5) <= ((ram/RASEL AND A_FSB(6))
	OR (NOT ram/RASEL AND A_FSB(15)));


RA(6) <= ((A_FSB(16) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(7)));


RA(7) <= ((A_FSB(17) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(8)));


RA(8) <= ((A_FSB(18) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(9)));


RA(9) <= ((A_FSB(20) AND ram/RASEL)
	OR (A_FSB(19) AND NOT ram/RASEL));


RA(10) <= A_FSB(21);


RA(11) <= A_FSB(19);

FDCPE_cs/nOverlay: FDCPE port map (cs/nOverlay,'1',CLK_FSB,NOT nRES,'0',cs/nOverlay_CE);
cs/nOverlay_CE <= (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT nAS_FSB);

FDCPE_fsb/ASrf: FDCPE port map (fsb/ASrf,NOT nAS_FSB,NOT CLK_FSB,'0','0');

FTCPE_fsb/FBERR: FTCPE port map (fsb/FBERR,fsb/FBERR_T,CLK_FSB,'0','0');
fsb/FBERR_T <= ((NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(18) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	nWE_FSB AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	cs/nOverlay AND NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND 
	NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND 
	NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (nAS_FSB AND fsb/FBERR AND NOT fsb/ASrf)
	OR (NOT A_FSB(23) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(22) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT cs/nOverlay AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed));

FDCPE_fsb/FBERRArmed: FDCPE port map (fsb/FBERRArmed,fsb/FBERRArmed_D,CLK_FSB,'0','0');
fsb/FBERRArmed_D <= (NOT nAS_FSB AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND 
	NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND 
	NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7));

FTCPE_fsb/RefCnt0: FTCPE port map (fsb/RefCnt(0),'1',CLK_FSB,'0','0');

FTCPE_fsb/RefCnt1: FTCPE port map (fsb/RefCnt(1),fsb/RefCnt(0),CLK_FSB,'0','0');

FTCPE_fsb/RefCnt2: FTCPE port map (fsb/RefCnt(2),fsb/RefCnt_T(2),CLK_FSB,'0','0');
fsb/RefCnt_T(2) <= (fsb/RefCnt(0) AND fsb/RefCnt(1));

FTCPE_fsb/RefCnt3: FTCPE port map (fsb/RefCnt(3),fsb/RefCnt_T(3),CLK_FSB,'0','0');
fsb/RefCnt_T(3) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2));

FTCPE_fsb/RefCnt4: FTCPE port map (fsb/RefCnt(4),fsb/RefCnt_T(4),CLK_FSB,'0','0');
fsb/RefCnt_T(4) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3));

FTCPE_fsb/RefCnt5: FTCPE port map (fsb/RefCnt(5),fsb/RefCnt_T(5),CLK_FSB,'0','0');
fsb/RefCnt_T(5) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4));

FTCPE_fsb/RefCnt6: FTCPE port map (fsb/RefCnt(6),fsb/RefCnt_T(6),CLK_FSB,'0','0');
fsb/RefCnt_T(6) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5));

FTCPE_fsb/RefCnt7: FTCPE port map (fsb/RefCnt(7),fsb/RefCnt_T(7),CLK_FSB,'0','0');
fsb/RefCnt_T(7) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5) AND fsb/RefCnt(6));

FDCPE_fsb/RefDone: FDCPE port map (fsb/RefDone,fsb/RefDone_D,CLK_FSB,'0','0');
fsb/RefDone_D <= ((NOT fsb/RefDone AND NOT ram/RS_FSM_FFd7 AND NOT ram/RS_FSM_FFd4 AND 
	NOT ram/RS_FSM_FFd8 AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7)));

FDCPE_iobm/ADoutLE: FDCPE port map (iobm/ADoutLE,iobm/ADoutLE_D,CLK2X_IOB,'0','0');
iobm/ADoutLE_D <= ((NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOREQr)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd8));

FTCPE_iobm/ES0: FTCPE port map (iobm/ES(0),iobm/ES_T(0),CLK2X_IOB,'0','0');
iobm/ES_T(0) <= ((iobm/ES(0) AND NOT iobm/Er AND iobm/Er2)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND iobm/Er)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND NOT iobm/Er2));

FDCPE_iobm/ES1: FDCPE port map (iobm/ES(1),iobm/ES_D(1),CLK2X_IOB,'0','0');
iobm/ES_D(1) <= ((iobm/ES(0) AND iobm/ES(1))
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1))
	OR (NOT iobm/Er AND iobm/Er2));

FDCPE_iobm/ES2: FDCPE port map (iobm/ES(2),iobm/ES_D(2),CLK2X_IOB,'0','0');
iobm/ES_D(2) <= ((NOT iobm/ES(0) AND NOT iobm/ES(2))
	OR (NOT iobm/ES(1) AND NOT iobm/ES(2))
	OR (NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2))
	OR (NOT iobm/ES(2) AND NOT iobm/ES(3) AND iobm/ES(4)));

FTCPE_iobm/ES3: FTCPE port map (iobm/ES(3),iobm/ES_T(3),CLK2X_IOB,'0','0');
iobm/ES_T(3) <= ((iobm/ES(3) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND NOT iobm/Er2));

FTCPE_iobm/ES4: FTCPE port map (iobm/ES(4),iobm/ES_T(4),CLK2X_IOB,'0','0');
iobm/ES_T(4) <= ((iobm/ES(4) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND NOT iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4)));

FDCPE_iobm/ETACK: FDCPE port map (iobm/ETACK,iobm/ETACK_D,CLK2X_IOB,'0','0');
iobm/ETACK_D <= (NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4));

FDCPE_iobm/Er: FDCPE port map (iobm/Er,E_IOB,NOT CLK_IOB,'0','0');

FDCPE_iobm/Er2: FDCPE port map (iobm/Er2,iobm/Er,CLK2X_IOB,'0','0');

FDCPE_iobm/IOREQr: FDCPE port map (iobm/IOREQr,IOREQ,NOT CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd1: FDCPE port map (iobm/IOS_FSM_FFd1,iobm/IOS_FSM_FFd2,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd2: FDCPE port map (iobm/IOS_FSM_FFd2,iobm/IOS_FSM_FFd2_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd2_D <= ((iobm/IOS_FSM_FFd3 AND CLK_IOB AND iobm/ETACK)
	OR (iobm/IOS_FSM_FFd3 AND CLK_IOB AND NOT nDTACK_IOB));

FDCPE_iobm/IOS_FSM_FFd3: FDCPE port map (iobm/IOS_FSM_FFd3,iobm/IOS_FSM_FFd3_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd3_D <= ((iobm/IOS_FSM_FFd4)
	OR (iobm/IOS_FSM_FFd3 AND NOT CLK_IOB)
	OR (iobm/IOS_FSM_FFd3 AND NOT iobm/ETACK AND nDTACK_IOB));

FDCPE_iobm/IOS_FSM_FFd4: FDCPE port map (iobm/IOS_FSM_FFd4,iobm/IOS_FSM_FFd5,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd5: FDCPE port map (iobm/IOS_FSM_FFd5,iobm/IOS_FSM_FFd6,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd6: FDCPE port map (iobm/IOS_FSM_FFd6,iobm/IOS_FSM_FFd7,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd7: FDCPE port map (iobm/IOS_FSM_FFd7,iobm/IOS_FSM_FFd7_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd7_D <= (NOT CLK_IOB AND iobm/IOREQr AND iobm/IOS_FSM_FFd8);

FDCPE_iobm/IOS_FSM_FFd8: FDCPE port map (iobm/IOS_FSM_FFd8,iobm/IOS_FSM_FFd8_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd8_D <= ((NOT iobm/IOS_FSM_FFd8 AND NOT iobm/IOS_FSM_FFd1)
	OR (NOT CLK_IOB AND iobm/IOREQr AND NOT iobm/IOS_FSM_FFd1));

FDCPE_iobs/IOACTr: FDCPE port map (iobs/IOACTr,IOACT,CLK_FSB,'0','0');

FDCPE_iobs/IOL1: FDCPE port map (iobs/IOL1,NOT nLDS_FSB,CLK_FSB,'0','0',iobs/Load1);

FDCPE_iobs/IORDReady: FDCPE port map (iobs/IORDReady,iobs/IORDReady_D,CLK_FSB,'0','0');
iobs/IORDReady_D <= (iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr AND 
	nADoutLE1);

FTCPE_iobs/IORW1: FTCPE port map (iobs/IORW1,iobs/IORW1_T,CLK_FSB,'0','0');
iobs/IORW1_T <= ((ram/Once.EXP)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1));

FDCPE_iobs/IOU1: FDCPE port map (iobs/IOU1,NOT nUDS_FSB,CLK_FSB,'0','0',iobs/Load1);

FDCPE_iobs/IOWRReady: FDCPE port map (iobs/IOWRReady,iobs/IOWRReady_D,CLK_FSB,'0','0');
iobs/IOWRReady_D <= ((NOT iobs/IOWRReady AND iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT iobs/IOWRReady AND NOT iobs/PS_FSM_FFd2 AND NOT nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1));

FDCPE_iobs/Load0: FDCPE port map (iobs/Load0,iobs/Load0_D,CLK_FSB,'0','0');
iobs/Load0_D <= ((A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0)
	OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0 AND 
	NOT nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	NOT iobs/Load0));

FDCPE_iobs/Load1: FDCPE port map (iobs/Load1,iobs/Load1_D,CLK_FSB,'0','0');
iobs/Load1_D <= ((A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1));

FTCPE_iobs/Once: FTCPE port map (iobs/Once,iobs/Once_T,CLK_FSB,'0','0');
iobs/Once_T <= ((NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd2)
	OR (nAS_FSB AND iobs/Once AND NOT fsb/ASrf)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2));

FDCPE_iobs/PS_FSM_FFd1: FDCPE port map (iobs/PS_FSM_FFd1,iobs/PS_FSM_FFd1_D,CLK_FSB,'0','0');
iobs/PS_FSM_FFd1_D <= ((iobs/PS_FSM_FFd2)
	OR (iobs/PS_FSM_FFd1 AND iobs/IOACTr));

FTCPE_iobs/PS_FSM_FFd2: FTCPE port map (iobs/PS_FSM_FFd2,iobs/PS_FSM_FFd2_T,CLK_FSB,'0','0');
iobs/PS_FSM_FFd2_T <= ((iobs/PS_FSM_FFd1 AND iobs/IOACTr)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND NOT A_FSB(22) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1));


nADoutLE0 <= (ALE0 AND NOT iobm/ADoutLE);

FTCPE_nADoutLE1: FTCPE port map (nADoutLE1,nADoutLE1_T,CLK_FSB,'0','0');
nADoutLE1_T <= ((IOREQ.EXP)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1));

FDCPE_nAS_IOB: FDCPE port map (nAS_IOB,nAS_IOB_D,NOT CLK2X_IOB,'0','0');
nAS_IOB_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7);

