// Seed: 341511720
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    output tri id_6,
    output wire id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input uwire id_11,
    output supply0 id_12,
    input wire id_13,
    output wor id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wor id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output supply1 id_21,
    input wire id_22,
    input wand id_23,
    input tri id_24,
    output supply1 id_25
);
  always force id_14 = 1;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wire id_3,
    output wire id_4
);
  assign id_4 = id_1 == 1;
  wire id_6;
  assign id_6 = 1'd0;
  module_0(
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_4,
      id_0,
      id_2,
      id_2,
      id_0,
      id_3,
      id_4,
      id_0,
      id_1,
      id_1,
      id_4
  );
  wire id_7;
endmodule
