
HDL_TB_TOP=timer_thing



ALL_VERILOG?="hdl/timer_thing.sv"



include tb_common.mk
