Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 30 15:36:51 2018
| Host         : DESKTOP-4PILJD1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audioToVisual_timing_summary_routed.rpt -pb audioToVisual_timing_summary_routed.pb -rpx audioToVisual_timing_summary_routed.rpx -warn_on_violation
| Design       : audioToVisual
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: global_rst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count2_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/clk_divider_1/count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: led_driver/encoder_2_debouncer/btnout_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/sampling_encoder_decoder/EncOut_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/sampling_encoder_decoder/EncOut_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/sampling_encoder_decoder/EncOut_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/sampling_encoder_decoder/EncOut_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/sampling_encoder_decoder/EncOut_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/sampling_encoder_decoder/EncOut_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_driver/sampling_encoder_decoder/EncOut_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: led_driver/state_counter_1/count_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: led_driver/state_counter_1/count_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: led_driver/state_counter_1/count_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: led_driver/state_counter_1/count_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: led_driver/state_counter_1/count_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: led_driver/state_counter_1/count_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: led_driver/state_counter_1/count_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: led_driver/state_counter_1/count_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.702        0.000                      0                 1063        0.087        0.000                      0                 1063        3.000        0.000                       0                   585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_100              {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                    5.388        0.000                      0                  566        0.104        0.000                      0                  566        3.000        0.000                       0                   345  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       13.348        0.000                      0                  471        0.087        0.000                      0                  471        9.437        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100            clk_100                  2.702        0.000                      0                   26        2.332        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        5.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/g1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.447ns (33.270%)  route 2.902ns (66.730%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.230     9.167    led_driver/color_encoder/CO[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  led_driver/color_encoder/g1[7]_i_1/O
                         net (fo=8, routed)           0.643     9.934    led_driver/color_encoder/g1[7]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  led_driver/color_encoder/g1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.645    15.128    led_driver/color_encoder/clk_100
    SLICE_X3Y29          FDRE                                         r  led_driver/color_encoder/g1_reg[0]/C
                         clock pessimism              0.434    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.205    15.322    led_driver/color_encoder/g1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/g1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.447ns (33.328%)  route 2.895ns (66.672%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.230     9.167    led_driver/color_encoder/CO[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  led_driver/color_encoder/g1[7]_i_1/O
                         net (fo=8, routed)           0.635     9.926    led_driver/color_encoder/g1[7]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  led_driver/color_encoder/g1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.643    15.126    led_driver/color_encoder/clk_100
    SLICE_X4Y28          FDRE                                         r  led_driver/color_encoder/g1_reg[1]/C
                         clock pessimism              0.394    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.169    15.316    led_driver/color_encoder/g1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/g1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.447ns (33.328%)  route 2.895ns (66.672%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.230     9.167    led_driver/color_encoder/CO[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  led_driver/color_encoder/g1[7]_i_1/O
                         net (fo=8, routed)           0.635     9.926    led_driver/color_encoder/g1[7]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  led_driver/color_encoder/g1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.643    15.126    led_driver/color_encoder/clk_100
    SLICE_X4Y28          FDRE                                         r  led_driver/color_encoder/g1_reg[2]/C
                         clock pessimism              0.394    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.169    15.316    led_driver/color_encoder/g1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/g1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.447ns (33.328%)  route 2.895ns (66.672%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.230     9.167    led_driver/color_encoder/CO[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  led_driver/color_encoder/g1[7]_i_1/O
                         net (fo=8, routed)           0.635     9.926    led_driver/color_encoder/g1[7]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  led_driver/color_encoder/g1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.643    15.126    led_driver/color_encoder/clk_100
    SLICE_X4Y28          FDRE                                         r  led_driver/color_encoder/g1_reg[3]/C
                         clock pessimism              0.394    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.169    15.316    led_driver/color_encoder/g1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/g1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.447ns (33.328%)  route 2.895ns (66.672%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.230     9.167    led_driver/color_encoder/CO[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  led_driver/color_encoder/g1[7]_i_1/O
                         net (fo=8, routed)           0.635     9.926    led_driver/color_encoder/g1[7]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  led_driver/color_encoder/g1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.643    15.126    led_driver/color_encoder/clk_100
    SLICE_X4Y28          FDRE                                         r  led_driver/color_encoder/g1_reg[4]/C
                         clock pessimism              0.394    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.169    15.316    led_driver/color_encoder/g1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/g2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 2.331ns (51.319%)  route 2.211ns (48.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.181     9.119    led_driver/color_encoder/CO[0]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.243 r  led_driver/color_encoder/g20_carry_i_3/O
                         net (fo=1, routed)           0.000     9.243    led_driver/color_encoder/g20_carry_i_3_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.793 r  led_driver/color_encoder/g20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.793    led_driver/color_encoder/g20_carry_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.127 r  led_driver/color_encoder/g20_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.127    led_driver/color_encoder/g20_carry__0_n_6
    SLICE_X5Y33          FDRE                                         r  led_driver/color_encoder/g2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.648    15.131    led_driver/color_encoder/clk_100
    SLICE_X5Y33          FDRE                                         r  led_driver/color_encoder/g2_reg[6]/C
                         clock pessimism              0.394    15.525    
                         clock uncertainty           -0.035    15.490    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.062    15.552    led_driver/color_encoder/g2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/g1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 2.283ns (50.621%)  route 2.227ns (49.379%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.197     9.134    led_driver/color_encoder/CO[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.258 r  led_driver/color_encoder/g10_carry_i_4/O
                         net (fo=1, routed)           0.000     9.258    led_driver/color_encoder/g10_carry_i_4_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.771 r  led_driver/color_encoder/g10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.771    led_driver/color_encoder/g10_carry_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.094 r  led_driver/color_encoder/g10_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.094    led_driver/color_encoder/g10_carry__0_n_6
    SLICE_X4Y29          FDRE                                         r  led_driver/color_encoder/g1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.644    15.127    led_driver/color_encoder/clk_100
    SLICE_X4Y29          FDRE                                         r  led_driver/color_encoder/g1_reg[6]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.109    15.595    led_driver/color_encoder/g1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.595    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/g2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.236ns (50.279%)  route 2.211ns (49.721%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.181     9.119    led_driver/color_encoder/CO[0]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.243 r  led_driver/color_encoder/g20_carry_i_3/O
                         net (fo=1, routed)           0.000     9.243    led_driver/color_encoder/g20_carry_i_3_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.793 r  led_driver/color_encoder/g20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.793    led_driver/color_encoder/g20_carry_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.032 r  led_driver/color_encoder/g20_carry__0/O[2]
                         net (fo=1, routed)           0.000    10.032    led_driver/color_encoder/g20_carry__0_n_5
    SLICE_X5Y33          FDRE                                         r  led_driver/color_encoder/g2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.648    15.131    led_driver/color_encoder/clk_100
    SLICE_X5Y33          FDRE                                         r  led_driver/color_encoder/g2_reg[7]/C
                         clock pessimism              0.394    15.525    
                         clock uncertainty           -0.035    15.490    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.062    15.552    led_driver/color_encoder/g2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/r2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.447ns (34.370%)  route 2.763ns (65.630%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.198     9.135    led_driver/color_encoder/CO[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.259 r  led_driver/color_encoder/r2[7]_i_1/O
                         net (fo=8, routed)           0.535     9.794    led_driver/color_encoder/r2[7]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  led_driver/color_encoder/r2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.644    15.127    led_driver/color_encoder/clk_100
    SLICE_X4Y30          FDRE                                         r  led_driver/color_encoder/r2_reg[1]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X4Y30          FDRE (Setup_fdre_C_CE)      -0.169    15.317    led_driver/color_encoder/r2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 led_driver/color_encoder_decoder/EncOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/color_encoder/r2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.447ns (34.370%)  route 2.763ns (65.630%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.822     5.584    led_driver/color_encoder_decoder/CLK
    SLICE_X2Y29          FDCE                                         r  led_driver/color_encoder_decoder/EncOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  led_driver/color_encoder_decoder/EncOut_reg[3]/Q
                         net (fo=8, routed)           1.030     7.092    led_driver/color_encoder_decoder/Q[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.387 r  led_driver/color_encoder_decoder/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.387    led_driver/color_encoder/EncOut_reg[6][1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  led_driver/color_encoder/r11_inferred__0/i__carry/CO[3]
                         net (fo=36, routed)          1.198     9.135    led_driver/color_encoder/CO[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.259 r  led_driver/color_encoder/r2[7]_i_1/O
                         net (fo=8, routed)           0.535     9.794    led_driver/color_encoder/r2[7]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  led_driver/color_encoder/r2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.644    15.127    led_driver/color_encoder/clk_100
    SLICE_X4Y30          FDRE                                         r  led_driver/color_encoder/r2_reg[2]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X4Y30          FDRE (Setup_fdre_C_CE)      -0.169    15.317    led_driver/color_encoder/r2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 line_in_r_24bit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.611     1.558    clk_100_buffered
    SLICE_X7Y26          FDRE                                         r  line_in_r_24bit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  line_in_r_24bit_reg[5]/Q
                         net (fo=1, routed)           0.052     1.751    line_in_r_24bit[5]
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  hphone_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    hphone_r[5]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  hphone_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.877     2.071    clk_100_buffered
    SLICE_X6Y26          FDRE                                         r  hphone_r_reg[5]/C
                         clock pessimism             -0.500     1.571    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     1.692    hphone_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 line_in_l_24bit_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.586     1.533    clk_100_buffered
    SLICE_X14Y30         FDRE                                         r  line_in_l_24bit_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  line_in_l_24bit_reg[17]/Q
                         net (fo=1, routed)           0.049     1.746    line_in_l_24bit[17]
    SLICE_X15Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.791 r  hphone_l[17]_i_1/O
                         net (fo=1, routed)           0.000     1.791    hphone_l[17]_i_1_n_0
    SLICE_X15Y30         FDRE                                         r  hphone_l_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.853     2.047    clk_100_buffered
    SLICE_X15Y30         FDRE                                         r  hphone_l_reg[17]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.092     1.638    hphone_l_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 line_in_r_24bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.610     1.557    clk_100_buffered
    SLICE_X7Y25          FDRE                                         r  line_in_r_24bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  line_in_r_24bit_reg[3]/Q
                         net (fo=1, routed)           0.108     1.806    line_in_r_24bit[3]
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  hphone_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    hphone_r[3]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  hphone_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.877     2.071    clk_100_buffered
    SLICE_X6Y26          FDRE                                         r  hphone_r_reg[3]/C
                         clock pessimism             -0.500     1.571    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     1.692    hphone_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 line_in_r_24bit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.611     1.558    clk_100_buffered
    SLICE_X7Y26          FDRE                                         r  line_in_r_24bit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  line_in_r_24bit_reg[6]/Q
                         net (fo=1, routed)           0.110     1.809    line_in_r_24bit[6]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.045     1.854 r  hphone_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.854    hphone_r[6]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  hphone_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.879     2.073    clk_100_buffered
    SLICE_X6Y27          FDRE                                         r  hphone_r_reg[6]/C
                         clock pessimism             -0.500     1.573    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     1.694    hphone_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 line_in_r_5bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.209ns (76.472%)  route 0.064ns (23.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.587     1.534    clk_100_buffered
    SLICE_X8Y31          FDRE                                         r  line_in_r_5bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.698 r  line_in_r_5bit_reg[1]/Q
                         net (fo=2, routed)           0.064     1.762    line_in_r_5bit[1]
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  hphone_r[20]_i_1/O
                         net (fo=1, routed)           0.000     1.807    hphone_r[20]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  hphone_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.854     2.048    clk_100_buffered
    SLICE_X9Y31          FDRE                                         r  hphone_r_reg[20]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.092     1.639    hphone_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 line_in_l_24bit_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.502%)  route 0.115ns (35.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.585     1.532    clk_100_buffered
    SLICE_X14Y29         FDRE                                         r  line_in_l_24bit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  line_in_l_24bit_reg[12]/Q
                         net (fo=1, routed)           0.115     1.811    line_in_l_24bit[12]
    SLICE_X16Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  hphone_l[12]_i_1/O
                         net (fo=1, routed)           0.000     1.856    hphone_l[12]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  hphone_l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.852     2.046    clk_100_buffered
    SLICE_X16Y29         FDRE                                         r  hphone_l_reg[12]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X16Y29         FDRE (Hold_fdre_C_D)         0.121     1.687    hphone_l_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 line_in_r_24bit_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.942%)  route 0.119ns (39.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.615     1.562    clk_100_buffered
    SLICE_X7Y30          FDRE                                         r  line_in_r_24bit_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  line_in_r_24bit_reg[22]/Q
                         net (fo=2, routed)           0.119     1.822    line_in_r_24bit[22]
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.045     1.867 r  hphone_r[22]_i_1/O
                         net (fo=1, routed)           0.000     1.867    hphone_r[22]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  hphone_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.883     2.077    clk_100_buffered
    SLICE_X6Y31          FDRE                                         r  hphone_r_reg[22]/C
                         clock pessimism             -0.500     1.577    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121     1.698    hphone_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 line_in_l_24bit_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.413%)  route 0.115ns (35.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.584     1.531    clk_100_buffered
    SLICE_X14Y28         FDRE                                         r  line_in_l_24bit_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  line_in_l_24bit_reg[10]/Q
                         net (fo=1, routed)           0.115     1.810    line_in_l_24bit[10]
    SLICE_X16Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  hphone_l[10]_i_1/O
                         net (fo=1, routed)           0.000     1.855    hphone_l[10]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  hphone_l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.852     2.046    clk_100_buffered
    SLICE_X16Y29         FDRE                                         r  hphone_l_reg[10]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X16Y29         FDRE (Hold_fdre_C_D)         0.120     1.686    hphone_l_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 hphone_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_audio/hphone_r_freeze_100_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.617     1.564    clk_100_buffered
    SLICE_X7Y32          FDRE                                         r  hphone_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  hphone_r_reg[21]/Q
                         net (fo=1, routed)           0.112     1.817    i_audio/hphone_r_reg[23][21]
    SLICE_X6Y33          FDRE                                         r  i_audio/hphone_r_freeze_100_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.885     2.079    i_audio/CLK
    SLICE_X6Y33          FDRE                                         r  i_audio/hphone_r_freeze_100_reg[21]/C
                         clock pessimism             -0.500     1.579    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.059     1.638    i_audio/hphone_r_freeze_100_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hphone_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_audio/hphone_r_freeze_100_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.613     1.560    clk_100_buffered
    SLICE_X6Y27          FDRE                                         r  hphone_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  hphone_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.842    i_audio/hphone_r_reg[23][7]
    SLICE_X2Y27          FDRE                                         r  i_audio/hphone_r_freeze_100_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.880     2.074    i_audio/CLK
    SLICE_X2Y27          FDRE                                         r  i_audio/hphone_r_freeze_100_reg[7]/C
                         clock pessimism             -0.480     1.594    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.063     1.657    i_audio/hphone_r_freeze_100_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y28      i_audio/hphone_r_freeze_100_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y28      i_audio/hphone_r_freeze_100_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y27      i_audio/hphone_r_freeze_100_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y27      i_audio/hphone_r_freeze_100_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y27      i_audio/hphone_r_freeze_100_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y27      i_audio/hphone_r_freeze_100_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X112Y47    led_driver/clk_divider_1/count2_reg[25]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X112Y41    led_driver/clk_divider_1/count2_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y31     hphone_l_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y31     hphone_l_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y31     line_in_l_5bit_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y31     line_in_l_5bit_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y33      led_driver/color_encoder/g2_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y33      led_driver/color_encoder/g2_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y33      led_driver/color_encoder/g2_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y34      led_driver/color_encoder/b2_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y43    led_driver/clk_divider_1/count2_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y43    led_driver/clk_divider_1/count2_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y29      led_driver/color_encoder/g1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y30      led_driver/color_encoder/r2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y30      led_driver/color_encoder/r2_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y30      led_driver/color_encoder/r2_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y30      led_driver/color_encoder/r2_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y30      led_driver/color_encoder/r2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       13.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.348ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 3.022ns (42.672%)  route 4.060ns (57.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.915    16.503    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                 13.348    

Slack (MET) :             13.348ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 3.022ns (42.672%)  route 4.060ns (57.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.915    16.503    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[8]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                 13.348    

Slack (MET) :             13.348ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 3.022ns (42.672%)  route 4.060ns (57.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.915    16.503    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                 13.348    

Slack (MET) :             13.348ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 3.022ns (42.672%)  route 4.060ns (57.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.915    16.503    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                 13.348    

Slack (MET) :             13.348ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 3.022ns (42.672%)  route 4.060ns (57.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.915    16.503    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                 13.348    

Slack (MET) :             13.350ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 3.022ns (42.686%)  route 4.058ns (57.314%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.913    16.501    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y19          FDRE (Setup_fdre_C_CE)      -0.205    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                 13.350    

Slack (MET) :             13.350ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 3.022ns (42.686%)  route 4.058ns (57.314%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.913    16.501    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y19          FDRE (Setup_fdre_C_CE)      -0.205    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                 13.350    

Slack (MET) :             13.350ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 3.022ns (42.686%)  route 4.058ns (57.314%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.913    16.501    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y19          FDRE (Setup_fdre_C_CE)      -0.205    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                 13.350    

Slack (MET) :             13.377ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 3.022ns (42.844%)  route 4.031ns (57.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 29.392 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.010    13.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.116    14.001 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.964    14.965    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.328    15.293 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_5/O
                         net (fo=1, routed)           0.171    15.464    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.886    16.474    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.567    29.392    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y20         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.767    30.159    
                         clock uncertainty           -0.138    30.021    
    SLICE_X10Y20         FDRE (Setup_fdre_C_CE)      -0.169    29.852    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                         29.852    
                         arrival time                         -16.474    
  -------------------------------------------------------------------
                         slack                                 13.377    

Slack (MET) :             13.383ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 3.078ns (44.184%)  route 3.888ns (55.816%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=17, routed)          1.621    13.496    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.152    13.648 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_11/O
                         net (fo=1, routed)           0.400    14.048    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.326    14.374 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_8/O
                         net (fo=10, routed)          1.060    15.434    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_8_n_0
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.146    15.580 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[1]_i_1/O
                         net (fo=2, routed)           0.807    16.387    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[1]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=344, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.285    29.771    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         29.771    
                         arrival time                         -16.387    
  -------------------------------------------------------------------
                         slack                                 13.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.610     2.756    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X4Y24          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     2.920 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/Q
                         net (fo=1, routed)           0.139     3.060    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last
    SLICE_X4Y25          SRLC32E                                      r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.876     3.590    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X4Y25          SRLC32E                                      r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
                         clock pessimism             -0.801     2.789    
    SLICE_X4Y25          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.972    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.611     2.757    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y26          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     2.898 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/Q
                         net (fo=1, routed)           0.056     2.954    i_audio/sr_out[13]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.045     2.999 r  i_audio/sr_out[14]_i_1/O
                         net (fo=1, routed)           0.000     2.999    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][6]
    SLICE_X2Y26          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.878     3.592    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y26          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/C
                         clock pessimism             -0.822     2.770    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120     2.890    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.585     2.731    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     2.872 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.211     3.083    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[7]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.585     2.731    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     2.872 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/Q
                         net (fo=1, routed)           0.211     3.083    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[0]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.586     2.732    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     2.873 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.210     3.084    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[8]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.585     2.731    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     2.895 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.204     3.100    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[5]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.586     2.732    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     2.896 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.204     3.101    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[3]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started_reg/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.997%)  route 0.124ns (40.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.614     2.760    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.901 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started_reg/Q
                         net (fo=2, routed)           0.124     3.025    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.045     3.070 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.070    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[0]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.881     3.595    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/C
                         clock pessimism             -0.801     2.794    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.121     2.915    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.584     2.730    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y22          FDCE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     2.894 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_3_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     3.039    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_sig_3
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.880    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.585     2.731    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X11Y29         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     2.872 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/Q
                         net (fo=1, routed)           0.110     2.983    i_audio/sr_out[58]
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.045     3.028 r  i_audio/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000     3.028    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][43]
    SLICE_X10Y30         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.853     3.567    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X10Y30         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism             -0.821     2.746    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.120     2.866    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y8      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y1    i_audio/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y17      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y18      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y20      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X12Y30     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X12Y30     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X15Y25     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X12Y30     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y32     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X6Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y32     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X6Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X6Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y32     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X6Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X4Y25      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 1.733ns (25.053%)  route 5.184ns (74.947%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.072    12.559    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y41        FDCE                                         f  led_driver/clk_divider_1/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.698    15.181    led_driver/clk_divider_1/clk_100
    SLICE_X112Y41        FDCE                                         r  led_driver/clk_divider_1/count2_reg[0]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y41        FDCE (Recov_fdce_C_CLR)     -0.319    15.261    led_driver/clk_divider_1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -12.559    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y43        FDCE                                         f  led_driver/clk_divider_1/count2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y43        FDCE                                         r  led_driver/clk_divider_1/count2_reg[10]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y43        FDCE                                         f  led_driver/clk_divider_1/count2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y43        FDCE                                         r  led_driver/clk_divider_1/count2_reg[11]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y44        FDCE                                         f  led_driver/clk_divider_1/count2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y44        FDCE                                         r  led_driver/clk_divider_1/count2_reg[12]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y44        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[13]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y44        FDCE                                         f  led_driver/clk_divider_1/count2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y44        FDCE                                         r  led_driver/clk_divider_1/count2_reg[13]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y44        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[14]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y44        FDCE                                         f  led_driver/clk_divider_1/count2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y44        FDCE                                         r  led_driver/clk_divider_1/count2_reg[14]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y44        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[15]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y44        FDCE                                         f  led_driver/clk_divider_1/count2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y44        FDCE                                         r  led_driver/clk_divider_1/count2_reg[15]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y44        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[16]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y45        FDCE                                         f  led_driver/clk_divider_1/count2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y45        FDCE                                         r  led_driver/clk_divider_1/count2_reg[16]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y45        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[17]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y45        FDCE                                         f  led_driver/clk_divider_1/count2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y45        FDCE                                         r  led_driver/clk_divider_1/count2_reg[17]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y45        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[18]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.733ns (25.049%)  route 5.185ns (74.951%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=344, routed)         1.879     5.641    led_driver/sampling_encoder_decoder/CLK
    SLICE_X110Y45        FDCE                                         r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  led_driver/sampling_encoder_decoder/EncOut_reg[2]/Q
                         net (fo=7, routed)           0.837     6.935    led_driver/clk_divider_1/Q[2]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  led_driver/clk_divider_1/count20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.059    led_driver/clk_divider_1/count20_carry__0_i_4_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.591 r  led_driver/clk_divider_1/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    led_driver/clk_divider_1/count20_carry__0_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           2.275    10.136    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.350    10.486 f  mem_L_i_1/O
                         net (fo=34, routed)          2.073    12.560    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y45        FDCE                                         f  led_driver/clk_divider_1/count2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_inst/O
                         net (fo=344, routed)         1.699    15.182    led_driver/clk_divider_1/clk_100
    SLICE_X112Y45        FDCE                                         r  led_driver/clk_divider_1/count2_reg[18]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y45        FDCE (Recov_fdce_C_CLR)     -0.319    15.262    led_driver/clk_divider_1/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.415ns (18.207%)  route 1.864ns (81.793%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.700     3.867    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y41        FDCE                                         f  led_driver/clk_divider_1/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.910     2.104    led_driver/clk_divider_1/clk_100
    SLICE_X112Y41        FDCE                                         r  led_driver/clk_divider_1/count2_reg[0]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X112Y41        FDCE (Remov_fdce_C_CLR)     -0.067     1.535    led_driver/clk_divider_1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[10]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y43        FDCE                                         f  led_driver/clk_divider_1/count2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y43        FDCE                                         r  led_driver/clk_divider_1/count2_reg[10]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y43        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[11]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y43        FDCE                                         f  led_driver/clk_divider_1/count2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y43        FDCE                                         r  led_driver/clk_divider_1/count2_reg[11]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y43        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[12]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y44        FDCE                                         f  led_driver/clk_divider_1/count2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y44        FDCE                                         r  led_driver/clk_divider_1/count2_reg[12]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y44        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[13]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y44        FDCE                                         f  led_driver/clk_divider_1/count2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y44        FDCE                                         r  led_driver/clk_divider_1/count2_reg[13]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y44        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[14]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y44        FDCE                                         f  led_driver/clk_divider_1/count2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y44        FDCE                                         r  led_driver/clk_divider_1/count2_reg[14]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y44        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[15]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y44        FDCE                                         f  led_driver/clk_divider_1/count2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y44        FDCE                                         r  led_driver/clk_divider_1/count2_reg[15]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y44        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[16]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y45        FDCE                                         f  led_driver/clk_divider_1/count2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y45        FDCE                                         r  led_driver/clk_divider_1/count2_reg[16]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[17]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y45        FDCE                                         f  led_driver/clk_divider_1/count2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y45        FDCE                                         r  led_driver/clk_divider_1/count2_reg[17]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 led_driver/clk_divider_1/count2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver/clk_divider_1/count2_reg[18]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.415ns (18.199%)  route 1.865ns (81.801%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=344, routed)         0.641     1.588    led_driver/clk_divider_1/clk_100
    SLICE_X112Y47        FDCE                                         r  led_driver/clk_divider_1/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 f  led_driver/clk_divider_1/count2_reg[24]/Q
                         net (fo=2, routed)           0.155     1.906    led_driver/clk_divider_1/count2_reg[24]
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  led_driver/clk_divider_1/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.951    led_driver/clk_divider_1/count20_carry__1_i_1_n_0
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.050 f  led_driver/clk_divider_1/count20_carry__1/CO[0]
                         net (fo=1, routed)           1.010     3.060    led_driver_n_22
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107     3.167 f  mem_L_i_1/O
                         net (fo=34, routed)          0.701     3.868    led_driver/clk_divider_1/count2_reg[24]_0
    SLICE_X112Y45        FDCE                                         f  led_driver/clk_divider_1/count2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=344, routed)         0.911     2.105    led_driver/clk_divider_1/clk_100
    SLICE_X112Y45        FDCE                                         r  led_driver/clk_divider_1/count2_reg[18]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDCE (Remov_fdce_C_CLR)     -0.067     1.536    led_driver/clk_divider_1/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  2.332    





