Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 09:39:07 2025
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fir_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[0]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_29/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[10]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[10]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_19/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[10]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[11]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[11]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_18/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[11]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[12]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[12]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_17/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[12]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[13]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[13]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_16/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[13]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[14]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[14]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_15/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[14]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[15]
                         net (fo=4, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[15]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_14/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[15]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[15])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[1]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[1]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_28/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[1]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[2]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[2]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_27/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[2]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[3]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[3]
                         LUT3 (Prop_lut3_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_26/O
                         net (fo=1, unplaced)         0.800     5.150    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[3]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.498    




