{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577435956127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577435956142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 10:39:15 2019 " "Processing started: Fri Dec 27 10:39:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577435956142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577435956142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier4bit -c Multiplier4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier4bit -c Multiplier4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577435956142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577435957326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577435957326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tb_multiplier4bit-behavior " "Found design unit 1: Tb_multiplier4bit-behavior" {  } { { "multiplier4bit_tb.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/multiplier4bit_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577435974780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tb_multiplier4bit " "Found entity 1: Tb_multiplier4bit" {  } { { "multiplier4bit_tb.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/multiplier4bit_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577435974780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577435974780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier4bit-Behavioral " "Found design unit 1: multiplier4bit-Behavioral" {  } { { "multiplier4bit.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/multiplier4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577435974780 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier4bit " "Found entity 1: multiplier4bit" {  } { { "multiplier4bit.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/multiplier4bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577435974780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577435974780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_vhdl_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_vhdl_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_vhdl_code-gate_level " "Found design unit 1: full_adder_vhdl_code-gate_level" {  } { { "full_adder_vhdl_code.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/full_adder_vhdl_code.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577435974795 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_vhdl_code " "Found entity 1: full_adder_vhdl_code" {  } { { "full_adder_vhdl_code.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/full_adder_vhdl_code.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577435974795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577435974795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_vhdl_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_vhdl_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_vhdl_code-rtl " "Found design unit 1: half_adder_vhdl_code-rtl" {  } { { "half_adder_vhdl_code.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/half_adder_vhdl_code.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577435974795 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_vhdl_code " "Found entity 1: half_adder_vhdl_code" {  } { { "half_adder_vhdl_code.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/half_adder_vhdl_code.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577435974795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577435974795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier4bit " "Elaborating entity \"multiplier4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577435974874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_vhdl_code full_adder_vhdl_code:FA1 " "Elaborating entity \"full_adder_vhdl_code\" for hierarchy \"full_adder_vhdl_code:FA1\"" {  } { { "multiplier4bit.vhd" "FA1" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/multiplier4bit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577435974874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_vhdl_code half_adder_vhdl_code:HA1 " "Elaborating entity \"half_adder_vhdl_code\" for hierarchy \"half_adder_vhdl_code:HA1\"" {  } { { "multiplier4bit.vhd" "HA1" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/Multiplier4bit/multiplier4bit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577435974889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577435975967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577435976732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577435976732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577435976857 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577435976857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577435976857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577435976857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577435976920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 10:39:36 2019 " "Processing ended: Fri Dec 27 10:39:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577435976920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577435976920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577435976920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577435976920 ""}
