#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jan 10 14:28:07 2025
# Process ID: 45259
# Current directory: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1
# Command line: vivado -log hardwareWrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hardwareWrapper.tcl -notrace
# Log file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/hardwareWrapper.vdi
# Journal file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/vivado.jou
# Running On: e9a767cbc9ba, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 14638 MB
#-----------------------------------------------------------
source hardwareWrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/project/riscv2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.984 ; gain = 136.641 ; free physical = 8730 ; free virtual = 12938
Command: link_design -top hardwareWrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_Decode_0_0/simpleRisc_Decode_0_0.dcp' for cell 'cpu/simpleRisc_i/Decode_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_Not_0_0/simpleRisc_Not_0_0.dcp' for cell 'cpu/simpleRisc_i/Not_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_PC_0_0/simpleRisc_PC_0_0.dcp' for cell 'cpu/simpleRisc_i/PC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_ROMRAM_0_0/simpleRisc_ROMRAM_0_0.dcp' for cell 'cpu/simpleRisc_i/ROMRAM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_RegFile_0_0/simpleRisc_RegFile_0_0.dcp' for cell 'cpu/simpleRisc_i/RegFile_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_aluMuxComb_0_0/simpleRisc_aluMuxComb_0_0.dcp' for cell 'cpu/simpleRisc_i/aluMuxComb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_alu_0_0/simpleRisc_alu_0_0.dcp' for cell 'cpu/simpleRisc_i/alu_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_bypassMux_0_0/simpleRisc_bypassMux_0_0.dcp' for cell 'cpu/simpleRisc_i/bypassMux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_execLatch_0_0/simpleRisc_execLatch_0_0.dcp' for cell 'cpu/simpleRisc_i/execLatch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_opLatch_0_0/simpleRisc_opLatch_0_0.dcp' for cell 'cpu/simpleRisc_i/opLatch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_writeBackLatch_0_0/simpleRisc_writeBackLatch_0_0.dcp' for cell 'cpu/simpleRisc_i/writeBackLatch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/riscv2/ips/dualPortRAM32kx32/dualPortRAM32kx32.dcp' for cell 'cpu/simpleRisc_i/ROMRAM_0/inst/MemoryMappedIO_0/ramIO/ram'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2395.207 ; gain = 0.043 ; free physical = 8185 ; free virtual = 12399
INFO: [Netlist 29-17] Analyzing 360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/project/riscv2/constraints/constraints.xdc]
Finished Parsing XDC File [/home/user/project/riscv2/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.422 ; gain = 0.000 ; free physical = 8090 ; free virtual = 12308
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.484 ; gain = 469.500 ; free physical = 8106 ; free virtual = 12325
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2606.637 ; gain = 93.074 ; free physical = 8090 ; free virtual = 12308

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 251745a68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.270 ; gain = 478.633 ; free physical = 7704 ; free virtual = 11924

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f5647630

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3372.660 ; gain = 0.871 ; free physical = 7411 ; free virtual = 11632
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 12 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 226d48d21

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3372.715 ; gain = 0.926 ; free physical = 7411 ; free virtual = 11632
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 10 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e9d2f341

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3372.875 ; gain = 1.086 ; free physical = 7411 ; free virtual = 11632
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 886 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 1349 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 20c28dbb6

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3405.309 ; gain = 33.520 ; free physical = 7411 ; free virtual = 11632
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 173be0b89

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3405.555 ; gain = 33.766 ; free physical = 7411 ; free virtual = 11632
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 173be0b89

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3405.574 ; gain = 33.785 ; free physical = 7411 ; free virtual = 11632
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              12  |                                              0  |
|  Constant propagation         |               2  |              10  |                                              0  |
|  Sweep                        |               0  |             886  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3405.621 ; gain = 0.023 ; free physical = 7411 ; free virtual = 11632
Ending Logic Optimization Task | Checksum: 173be0b89

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3405.621 ; gain = 33.832 ; free physical = 7411 ; free virtual = 11632

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 173be0b89

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7281 ; free virtual = 11505
Ending Power Optimization Task | Checksum: 173be0b89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 235.484 ; free physical = 7280 ; free virtual = 11504

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 173be0b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7280 ; free virtual = 11504

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7280 ; free virtual = 11504
Ending Netlist Obfuscation Task | Checksum: 173be0b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7280 ; free virtual = 11504
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3641.141 ; gain = 1127.637 ; free physical = 7280 ; free virtual = 11504
INFO: [runtcl-4] Executing : report_drc -file hardwareWrapper_drc_opted.rpt -pb hardwareWrapper_drc_opted.pb -rpx hardwareWrapper_drc_opted.rpx
Command: report_drc -file hardwareWrapper_drc_opted.rpt -pb hardwareWrapper_drc_opted.pb -rpx hardwareWrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/hardwareWrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7379 ; free virtual = 11605
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/hardwareWrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11604
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10e91de8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11604
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11604

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1164613d9

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11608

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 118579979

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11609

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 118579979

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11609
Phase 1 Placer Initialization | Checksum: 118579979

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11609

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 118579979

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11609

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 118579979

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11609

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 118579979

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7378 ; free virtual = 11609

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 18464acad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7584 ; free virtual = 11815
Phase 2 Global Placement | Checksum: 18464acad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7584 ; free virtual = 11815

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18464acad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7584 ; free virtual = 11815

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a27d469e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7583 ; free virtual = 11815

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b43629d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7583 ; free virtual = 11815

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9f4b80be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7583 ; free virtual = 11815

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1805db825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1805db825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1805db825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812
Phase 3 Detail Placement | Checksum: 1805db825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1805db825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1805db825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1805db825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812
Phase 4.3 Placer Reporting | Checksum: 1805db825

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1852d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812
Ending Placer Task | Checksum: 101cb2f09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7580 ; free virtual = 11812
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file hardwareWrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7548 ; free virtual = 11780
INFO: [runtcl-4] Executing : report_utilization -file hardwareWrapper_utilization_placed.rpt -pb hardwareWrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hardwareWrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7487 ; free virtual = 11720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7491 ; free virtual = 11723
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/hardwareWrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7479 ; free virtual = 11712
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7482 ; free virtual = 11714
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/hardwareWrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 67b892f3 ConstDB: 0 ShapeSum: 9a129c16 RouteDB: 0
Post Restoration Checksum: NetGraph: ef7ef22c | NumContArr: 1c901069 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 125195842

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7469 ; free virtual = 11703

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 125195842

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7440 ; free virtual = 11674

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 125195842

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7440 ; free virtual = 11674
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2310
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2310
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1236276f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7439 ; free virtual = 11674

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1236276f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7439 ; free virtual = 11674
Phase 3 Initial Routing | Checksum: f10b12a7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12128c86f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668
Phase 4 Rip-up And Reroute | Checksum: 12128c86f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 12128c86f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 12128c86f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668
Phase 6 Post Hold Fix | Checksum: 12128c86f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.64597 %
  Global Horizontal Routing Utilization  = 2.10593 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 12128c86f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12128c86f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 87805d65

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 18c020b77

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3641.141 ; gain = 0.000 ; free physical = 7433 ; free virtual = 11668
INFO: [runtcl-4] Executing : report_drc -file hardwareWrapper_drc_routed.rpt -pb hardwareWrapper_drc_routed.pb -rpx hardwareWrapper_drc_routed.rpx
Command: report_drc -file hardwareWrapper_drc_routed.rpt -pb hardwareWrapper_drc_routed.pb -rpx hardwareWrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/hardwareWrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hardwareWrapper_methodology_drc_routed.rpt -pb hardwareWrapper_methodology_drc_routed.pb -rpx hardwareWrapper_methodology_drc_routed.rpx
Command: report_methodology -file hardwareWrapper_methodology_drc_routed.rpt -pb hardwareWrapper_methodology_drc_routed.pb -rpx hardwareWrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/hardwareWrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hardwareWrapper_power_routed.rpt -pb hardwareWrapper_power_summary_routed.pb -rpx hardwareWrapper_power_routed.rpx
Command: report_power -file hardwareWrapper_power_routed.rpt -pb hardwareWrapper_power_summary_routed.pb -rpx hardwareWrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hardwareWrapper_route_status.rpt -pb hardwareWrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file hardwareWrapper_timing_summary_routed.rpt -pb hardwareWrapper_timing_summary_routed.pb -rpx hardwareWrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hardwareWrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hardwareWrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hardwareWrapper_bus_skew_routed.rpt -pb hardwareWrapper_bus_skew_routed.pb -rpx hardwareWrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3644.391 ; gain = 0.000 ; free physical = 7344 ; free virtual = 11581
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1/hardwareWrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 14:28:55 2025...
