Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port PCWre [/home/vivado/project/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:120]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port Input0 [/home/vivado/project/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:128]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 32 for port ReadReg1 [/home/vivado/project/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMEM
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MUX(WIDTH=5)
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
