<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3072" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3072{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3072{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3072{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3072{left:124px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t5_3072{left:124px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t6_3072{left:121px;bottom:1044px;}
#t7_3072{left:147px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t8_3072{left:146px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_3072{left:146px;bottom:1013px;letter-spacing:-0.18px;word-spacing:-0.76px;}
#ta_3072{left:359px;bottom:1013px;}
#tb_3072{left:368px;bottom:1013px;letter-spacing:-0.19px;word-spacing:-0.75px;}
#tc_3072{left:146px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_3072{left:121px;bottom:970px;}
#te_3072{left:147px;bottom:972px;letter-spacing:-0.16px;word-spacing:-0.64px;}
#tf_3072{left:146px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3072{left:121px;bottom:928px;}
#th_3072{left:147px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ti_3072{left:146px;bottom:914px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#tj_3072{left:124px;bottom:889px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_3072{left:124px;bottom:872px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tl_3072{left:124px;bottom:855px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_3072{left:124px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_3072{left:124px;bottom:805px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#to_3072{left:124px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tp_3072{left:124px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_3072{left:124px;bottom:747px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_3072{left:124px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_3072{left:124px;bottom:713px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tt_3072{left:124px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tu_3072{left:69px;bottom:367px;letter-spacing:-0.18px;}
#tv_3072{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tw_3072{left:256px;bottom:350px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tx_3072{left:69px;bottom:333px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3072{left:69px;bottom:316px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#tz_3072{left:124px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3072{left:124px;bottom:275px;letter-spacing:-0.12px;word-spacing:-0.85px;}
#t11_3072{left:124px;bottom:258px;letter-spacing:-0.02px;word-spacing:-1.09px;}
#t12_3072{left:124px;bottom:241px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t13_3072{left:124px;bottom:224px;letter-spacing:-0.18px;word-spacing:-1.2px;}
#t14_3072{left:124px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t15_3072{left:124px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3072{left:124px;bottom:166px;letter-spacing:-0.18px;word-spacing:-1px;}
#t17_3072{left:124px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3072{left:124px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_3072{left:124px;bottom:108px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#t1a_3072{left:133px;bottom:663px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1b_3072{left:210px;bottom:663px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1c_3072{left:143px;bottom:640px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1d_3072{left:485px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1e_3072{left:95px;bottom:616px;letter-spacing:-0.19px;}
#t1f_3072{left:164px;bottom:616px;letter-spacing:-0.13px;}
#t1g_3072{left:235px;bottom:616px;letter-spacing:-0.17px;}
#t1h_3072{left:377px;bottom:616px;letter-spacing:-0.12px;}
#t1i_3072{left:669px;bottom:616px;letter-spacing:-0.16px;}
#t1j_3072{left:100px;bottom:591px;}
#t1k_3072{left:169px;bottom:591px;}
#t1l_3072{left:238px;bottom:591px;}
#t1m_3072{left:283px;bottom:591px;letter-spacing:-0.12px;}
#t1n_3072{left:570px;bottom:591px;letter-spacing:-0.13px;}
#t1o_3072{left:100px;bottom:567px;}
#t1p_3072{left:169px;bottom:567px;}
#t1q_3072{left:238px;bottom:567px;}
#t1r_3072{left:283px;bottom:567px;letter-spacing:-0.13px;}
#t1s_3072{left:570px;bottom:567px;letter-spacing:-0.12px;}
#t1t_3072{left:100px;bottom:542px;}
#t1u_3072{left:169px;bottom:542px;}
#t1v_3072{left:238px;bottom:542px;}
#t1w_3072{left:283px;bottom:542px;letter-spacing:-0.12px;}
#t1x_3072{left:570px;bottom:542px;letter-spacing:-0.13px;}
#t1y_3072{left:100px;bottom:518px;}
#t1z_3072{left:169px;bottom:518px;}
#t20_3072{left:238px;bottom:518px;}
#t21_3072{left:283px;bottom:518px;letter-spacing:-0.13px;}
#t22_3072{left:570px;bottom:518px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_3072{left:100px;bottom:493px;}
#t24_3072{left:169px;bottom:493px;}
#t25_3072{left:238px;bottom:493px;}
#t26_3072{left:283px;bottom:493px;letter-spacing:-0.13px;}
#t27_3072{left:570px;bottom:493px;letter-spacing:-0.12px;}
#t28_3072{left:100px;bottom:469px;}
#t29_3072{left:169px;bottom:469px;}
#t2a_3072{left:238px;bottom:469px;}
#t2b_3072{left:283px;bottom:469px;letter-spacing:-0.13px;}
#t2c_3072{left:570px;bottom:469px;letter-spacing:-0.12px;}
#t2d_3072{left:100px;bottom:444px;}
#t2e_3072{left:169px;bottom:444px;}
#t2f_3072{left:238px;bottom:444px;}
#t2g_3072{left:283px;bottom:444px;letter-spacing:-0.13px;}
#t2h_3072{left:570px;bottom:444px;letter-spacing:-0.12px;}
#t2i_3072{left:100px;bottom:420px;}
#t2j_3072{left:169px;bottom:420px;}
#t2k_3072{left:238px;bottom:420px;}
#t2l_3072{left:283px;bottom:420px;letter-spacing:-0.13px;}
#t2m_3072{left:570px;bottom:420px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_3072{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3072{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3072{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3072{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3072{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3072{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3072{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3072{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3072{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3072" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3072Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3072" style="-webkit-user-select: none;"><object width="935" height="1210" data="3072/3072.svg" type="image/svg+xml" id="pdf3072" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3072" class="t s1_3072">2-16 </span><span id="t2_3072" class="t s1_3072">Vol. 3A </span>
<span id="t3_3072" class="t s2_3072">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3072" class="t s3_3072">actually executed by the new task. The processor sets this flag on every task switch and tests it when </span>
<span id="t5_3072" class="t s3_3072">executing x87 FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instructions. </span>
<span id="t6_3072" class="t s4_3072">• </span><span id="t7_3072" class="t s3_3072">If the TS flag is set and the EM flag (bit 2 of CR0) is clear, a device-not-available exception (#NM) is </span>
<span id="t8_3072" class="t s3_3072">raised prior to the execution of any x87 FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instruction; with the </span>
<span id="t9_3072" class="t s3_3072">exception of PAUSE, PREFETCH</span><span id="ta_3072" class="t s5_3072">h</span><span id="tb_3072" class="t s3_3072">, SFENCE, LFENCE, MFENCE, MOVNTI, CLFLUSH, CRC32, and POPCNT. </span>
<span id="tc_3072" class="t s3_3072">See the paragraph below for the special case of the WAIT/FWAIT instructions. </span>
<span id="td_3072" class="t s4_3072">• </span><span id="te_3072" class="t s3_3072">If the TS flag is set and the MP flag (bit 1 of CR0) and EM flag are clear, an #NM exception is not raised </span>
<span id="tf_3072" class="t s3_3072">prior to the execution of an x87 FPU WAIT/FWAIT instruction. </span>
<span id="tg_3072" class="t s4_3072">• </span><span id="th_3072" class="t s3_3072">If the EM flag is set, the setting of the TS flag has no effect on the execution of x87 </span>
<span id="ti_3072" class="t s3_3072">FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instructions. </span>
<span id="tj_3072" class="t s3_3072">Table 2-2 shows the actions taken when the processor encounters an x87 FPU instruction based on the </span>
<span id="tk_3072" class="t s3_3072">settings of the TS, EM, and MP flags. Table 13-1 and 14-1 show the actions taken when the processor </span>
<span id="tl_3072" class="t s3_3072">encounters an MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instruction. </span>
<span id="tm_3072" class="t s3_3072">The processor does not automatically save the context of the x87 FPU, XMM, and MXCSR registers on a </span>
<span id="tn_3072" class="t s3_3072">task switch. Instead, it sets the TS flag, which causes the processor to raise an #NM exception whenever it </span>
<span id="to_3072" class="t s3_3072">encounters an x87 FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instruction in the instruction stream for the </span>
<span id="tp_3072" class="t s3_3072">new task (with the exception of the instructions listed above). </span>
<span id="tq_3072" class="t s3_3072">The fault handler for the #NM exception can then be used to clear the TS flag (with the CLTS instruction) </span>
<span id="tr_3072" class="t s3_3072">and save the context of the x87 FPU, XMM, and MXCSR registers. If the task never encounters an x87 </span>
<span id="ts_3072" class="t s3_3072">FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instruction, the x87 FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 </span>
<span id="tt_3072" class="t s3_3072">context is never saved. </span>
<span id="tu_3072" class="t s3_3072">CR0.EM </span>
<span id="tv_3072" class="t s6_3072">Emulation (bit 2 of CR0) </span><span id="tw_3072" class="t s3_3072">— Indicates that the processor does not have an internal or external x87 FPU when set; </span>
<span id="tx_3072" class="t s3_3072">indicates an x87 FPU is present when clear. This flag also affects the execution of </span>
<span id="ty_3072" class="t s3_3072">MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instructions. </span>
<span id="tz_3072" class="t s3_3072">When the EM flag is set, execution of an x87 FPU instruction generates a device-not-available exception </span>
<span id="t10_3072" class="t s3_3072">(#NM). This flag must be set when the processor does not have an internal x87 FPU or is not connected to </span>
<span id="t11_3072" class="t s3_3072">an external math coprocessor. Setting this flag forces all floating-point instructions to be handled by soft- </span>
<span id="t12_3072" class="t s3_3072">ware emulation. Table 10-3 shows the recommended setting of this flag, depending on the IA-32 processor </span>
<span id="t13_3072" class="t s3_3072">and x87 FPU or math coprocessor present in the system. Table 2-2 shows the interaction of the EM, MP, and </span>
<span id="t14_3072" class="t s3_3072">TS flags. </span>
<span id="t15_3072" class="t s3_3072">Also, when the EM flag is set, execution of an MMX instruction causes an invalid-opcode exception (#UD) </span>
<span id="t16_3072" class="t s3_3072">to be generated (see Table 13-1). Thus, if an IA-32 or Intel 64 processor incorporates MMX technology, the </span>
<span id="t17_3072" class="t s3_3072">EM flag must be set to 0 to enable execution of MMX instructions. </span>
<span id="t18_3072" class="t s3_3072">Similarly for SSE/SSE2/SSE3/SSSE3/SSE4 extensions, when the EM flag is set, execution of most </span>
<span id="t19_3072" class="t s3_3072">SSE/SSE2/SSE3/SSSE3/SSE4 instructions causes an invalid opcode exception (#UD) to be generated (see </span>
<span id="t1a_3072" class="t s7_3072">Table 2-2. </span><span id="t1b_3072" class="t s7_3072">Action Taken By x87 FPU Instructions for Different Combinations of EM, MP, and TS </span>
<span id="t1c_3072" class="t s8_3072">CR0 Flags </span><span id="t1d_3072" class="t s8_3072">x87 FPU Instruction Type </span>
<span id="t1e_3072" class="t s8_3072">EM </span><span id="t1f_3072" class="t s8_3072">MP </span><span id="t1g_3072" class="t s8_3072">TS </span><span id="t1h_3072" class="t s8_3072">Floating-Point </span><span id="t1i_3072" class="t s8_3072">WAIT/FWAIT </span>
<span id="t1j_3072" class="t s9_3072">0 </span><span id="t1k_3072" class="t s9_3072">0 </span><span id="t1l_3072" class="t s9_3072">0 </span><span id="t1m_3072" class="t s9_3072">Execute </span><span id="t1n_3072" class="t s9_3072">Execute. </span>
<span id="t1o_3072" class="t s9_3072">0 </span><span id="t1p_3072" class="t s9_3072">0 </span><span id="t1q_3072" class="t s9_3072">1 </span><span id="t1r_3072" class="t s9_3072">#NM Exception </span><span id="t1s_3072" class="t s9_3072">Execute. </span>
<span id="t1t_3072" class="t s9_3072">0 </span><span id="t1u_3072" class="t s9_3072">1 </span><span id="t1v_3072" class="t s9_3072">0 </span><span id="t1w_3072" class="t s9_3072">Execute </span><span id="t1x_3072" class="t s9_3072">Execute. </span>
<span id="t1y_3072" class="t s9_3072">0 </span><span id="t1z_3072" class="t s9_3072">1 </span><span id="t20_3072" class="t s9_3072">1 </span><span id="t21_3072" class="t s9_3072">#NM Exception </span><span id="t22_3072" class="t s9_3072">#NM exception. </span>
<span id="t23_3072" class="t s9_3072">1 </span><span id="t24_3072" class="t s9_3072">0 </span><span id="t25_3072" class="t s9_3072">0 </span><span id="t26_3072" class="t s9_3072">#NM Exception </span><span id="t27_3072" class="t s9_3072">Execute. </span>
<span id="t28_3072" class="t s9_3072">1 </span><span id="t29_3072" class="t s9_3072">0 </span><span id="t2a_3072" class="t s9_3072">1 </span><span id="t2b_3072" class="t s9_3072">#NM Exception </span><span id="t2c_3072" class="t s9_3072">Execute. </span>
<span id="t2d_3072" class="t s9_3072">1 </span><span id="t2e_3072" class="t s9_3072">1 </span><span id="t2f_3072" class="t s9_3072">0 </span><span id="t2g_3072" class="t s9_3072">#NM Exception </span><span id="t2h_3072" class="t s9_3072">Execute. </span>
<span id="t2i_3072" class="t s9_3072">1 </span><span id="t2j_3072" class="t s9_3072">1 </span><span id="t2k_3072" class="t s9_3072">1 </span><span id="t2l_3072" class="t s9_3072">#NM Exception </span><span id="t2m_3072" class="t s9_3072">#NM exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
