group_path -name reg2out -from [get_pins {mem/CLK state2_r_reg_2_/CK num_read_r_reg_0_/CK num_read_r_reg_2_/CK buffer_r_reg_0__0_/CK buffer_r_reg_0__1_/CK buffer_r_reg_0__5_/CK psum_r_reg_15_/CK num_read_d1_r_reg_2_/CK dhwt_buffer_r_reg_1__4_/CK state1_r_reg_0_/CK state1_r_reg_1_/CK dhwt_buffer_r_reg_2__14_/CK dhwt_buffer_r_reg_0__14_/CK dhwt_buffer_r_reg_1__14_/CK dhwt_buffer_r_reg_3__14_/CK dhwt_buffer_r_reg_0__13_/CK dhwt_buffer_r_reg_2__13_/CK dhwt_buffer_r_reg_3__13_/CK dhwt_buffer_r_reg_1__13_/CK dhwt_buffer_r_reg_0__12_/CK dhwt_buffer_r_reg_2__12_/CK dhwt_buffer_r_reg_3__12_/CK dhwt_buffer_r_reg_2__11_/CK dhwt_buffer_r_reg_3__11_/CK num_write_r_reg_1_/CK num_write_r_reg_2_/CK num_write_r_reg_0_/CK dhwt_buffer_r_reg_0__10_/CK num_write_r_reg_6_/CK num_write_r_reg_3_/CK num_write_r_reg_5_/CK num_write_r_reg_4_/CK dhwt_buffer_r_reg_1__10_/CK psum_r_reg_0_/CK dhwt_buffer_r_reg_3__10_/CK num_read_d1_r_reg_1_/CK dhwt_buffer_r_reg_2__9_/CK dhwt_buffer_r_reg_3__9_/CK dhwt_buffer_r_reg_1__9_/CK frame_y_r_reg_0__2_/CK psum_r_reg_1_/CK psum_r_reg_10_/CK psum_r_reg_14_/CK frame_y_r_reg_0__1_/CK psum_r_reg_13_/CK dhwt_buffer_r_reg_2__8_/CK frame_x_r_reg_0__2_/CK frame_y_r_reg_0__0_/CK psum_r_reg_2_/CK num_read_d1_r_reg_3_/CK dhwt_buffer_r_reg_3__8_/CK frame_x_r_reg_0__1_/CK psum_r_reg_3_/CK buffer_r_reg_4__7_/CK o_out_data_r_reg_0_/CK o_out_data_r_reg_1_/CK o_out_data_r_reg_2_/CK o_out_data_r_reg_3_/CK o_out_data_r_reg_4_/CK o_out_data_r_reg_5_/CK o_out_data_r_reg_6_/CK o_out_data_r_reg_7_/CK o_out_data_r_reg_8_/CK o_out_data_r_reg_9_/CK o_out_data_r_reg_10_/CK o_out_data_r_reg_11_/CK o_out_data_r_reg_12_/CK dhwt_buffer_r_reg_2__7_/CK dhwt_buffer_r_reg_3__0_/CK dhwt_buffer_r_reg_1__7_/CK dhwt_buffer_r_reg_0__0_/CK dhwt_buffer_r_reg_3__7_/CK buffer_r_reg_4__6_/CK buffer_r_reg_5__7_/CK buffer_r_reg_3__7_/CK dhwt_buffer_r_reg_2__6_/CK psum_r_reg_7_/CK dhwt_buffer_r_reg_3__6_/CK ctr_z_d2_r_reg_3_/CK ctr_z_d2_r_reg_1_/CK buffer_r_reg_2__7_/CK buffer_r_reg_1__7_/CK buffer_r_reg_4__2_/CK buffer_r_reg_4__3_/CK num_read_d2_r_reg_1_/CK ctr_z_d2_r_reg_4_/CK buffer_r_reg_2__6_/CK num_read_d2_r_reg_2_/CK buffer_r_reg_4__4_/CK num_read_d2_r_reg_0_/CK ctr_z_d2_r_reg_2_/CK dhwt_buffer_r_reg_2__3_/CK dhwt_buffer_r_reg_1__3_/CK buffer_r_reg_1__6_/CK ren_reg_reg_reg/CK num_read_d2_r_reg_3_/CK buffer_r_reg_3__6_/CK ctr_z_d2_r_reg_0_/CK dhwt_buffer_r_reg_2__2_/CK buffer_r_reg_2__2_/CK buffer_r_reg_5__6_/CK dhwt_buffer_r_reg_3__2_/CK buffer_r_reg_2__3_/CK buffer_r_reg_1__2_/CK buffer_r_reg_5__2_/CK ctr_z_r_reg_3_/CK buffer_r_reg_3__2_/CK buffer_r_reg_5__4_/CK depth_r_reg_5_/CK buffer_r_reg_1__3_/CK buffer_r_reg_2__4_/CK ctr_z_r_reg_2_/CK buffer_r_reg_4__5_/CK buffer_r_reg_0__6_/CK buffer_r_reg_1__4_/CK buffer_r_reg_3__3_/CK buffer_r_reg_5__3_/CK frame_y_r_reg_1__2_/CK num_hwt_out_r_reg_2_/CK depth_r_reg_4_/CK frame_y_r_reg_1__1_/CK buffer_r_reg_3__4_/CK ctr_z_r_reg_0_/CK buffer_r_reg_0__2_/CK frame_x_r_reg_1__2_/CK frame_x_r_reg_1__1_/CK buffer_r_reg_5__0_/CK depth_r_reg_3_/CK buffer_r_reg_5__1_/CK mode_r_reg_3_/CK buffer_r_reg_4__0_/CK buffer_r_reg_2__0_/CK buffer_r_reg_4__1_/CK buffer_r_reg_2__5_/CK buffer_r_reg_1__0_/CK buffer_r_reg_1__5_/CK buffer_r_reg_3__5_/CK buffer_r_reg_5__5_/CK buffer_r_reg_3__0_/CK buffer_r_reg_3__1_/CK ctr_z_d1_r_reg_4_/CK ctr_z_d1_r_reg_3_/CK ctr_z_d1_r_reg_2_/CK ctr_z_d1_r_reg_1_/CK ctr_z_d1_r_reg_0_/CK dhwt_buffer_r_reg_1__12_/CK num_read_d1_r_reg_0_/CK dhwt_buffer_r_reg_0__9_/CK dhwt_buffer_r_reg_0__8_/CK frame_x_r_reg_0__0_/CK op_ready_r_reg/CK dhwt_buffer_r_reg_0__6_/CK dhwt_buffer_r_reg_0__5_/CK dhwt_buffer_r_reg_2__4_/CK buffer_r_reg_0__7_/CK ctr_z_r_reg_4_/CK num_hwt_out_r_reg_1_/CK frame_y_r_reg_1__0_/CK dhwt_buffer_r_reg_0__4_/CK ren_reg_reg/CK buffer_r_reg_0__4_/CK o_out_valid_r_reg/CK psum_r_reg_8_/CK o_out_data_r_reg_13_/CK dhwt_buffer_r_reg_3__3_/CK mode_r_reg_2_/CK ctr_y_r_reg_0_/CK dhwt_buffer_r_reg_0__3_/CK state2_r_reg_1_/CK dhwt_buffer_r_reg_0__1_/CK psum_r_reg_4_/CK psum_r_reg_17_/CK ctr_y_r_reg_1_/CK dhwt_buffer_r_reg_2__5_/CK dhwt_buffer_r_reg_1__2_/CK dhwt_buffer_r_reg_1__5_/CK psum_r_reg_5_/CK psum_r_reg_12_/CK psum_r_reg_9_/CK dhwt_buffer_r_reg_0__7_/CK psum_r_reg_16_/CK psum_r_reg_11_/CK buffer_r_reg_1__1_/CK dhwt_buffer_r_reg_1__8_/CK dhwt_buffer_r_reg_3__4_/CK dhwt_buffer_r_reg_1__6_/CK buffer_r_reg_0__3_/CK num_hwt_out_r_reg_0_/CK dhwt_buffer_r_reg_2__1_/CK dhwt_buffer_r_reg_0__2_/CK dhwt_buffer_r_reg_3__1_/CK dhwt_buffer_r_reg_1__1_/CK ctr_z_r_reg_1_/CK ctr_x_r_reg_2_/CK ctr_y_r_reg_2_/CK ctr_x_r_reg_1_/CK depth_r_reg_2_/CK D_ren_reg_reg/CK mode_r_reg_1_/CK mode_r_reg_0_/CK state2_r_reg_0_/CK depth_r_reg_0_/CK dhwt_buffer_r_reg_1__0_/CK psum_r_reg_6_/CK dhwt_buffer_r_reg_2__0_/CK dhwt_buffer_r_reg_0__11_/CK frame_x_r_reg_1__0_/CK dhwt_buffer_r_reg_2__10_/CK buffer_r_reg_2__1_/CK num_read_r_reg_1_/CK ctr_x_r_reg_0_/CK depth_r_reg_1_/CK num_read_r_reg_3_/CK dhwt_buffer_r_reg_3__5_/CK dhwt_buffer_r_reg_1__11_/CK}]  -to [get_ports {o_out_data[0] o_out_data[1] o_out_data[2] o_out_data[3] o_out_data[4] o_out_data[5] o_out_data[6] o_out_data[7] o_out_data[8] o_out_data[9] o_out_data[10] o_out_data[11] o_out_data[12] o_out_data[13] o_out_valid o_in_ready o_op_ready}] 
group_path -name in2reg -from [get_ports {i_in_data[0] i_in_data[1] i_in_data[2] i_in_data[3] i_in_data[4] i_in_data[5] i_in_data[6] i_in_data[7] i_in_valid i_op_mode[0] i_op_mode[1] i_op_mode[2] i_op_mode[3] i_op_valid i_rst_n i_clk}]  -to [get_pins {mem/CEN mem/WEN mem/A[11] mem/A[10] mem/A[9] mem/A[8] mem/A[7] mem/A[6] mem/A[5] mem/A[4] mem/A[3] mem/A[2] mem/A[1] mem/A[0] mem/D[7] mem/D[6] mem/D[5] mem/D[4] mem/D[3] mem/D[2] mem/D[1] mem/D[0] state2_r_reg_2_/D state2_r_reg_2_/RN num_read_r_reg_0_/D num_read_r_reg_0_/RN num_read_r_reg_2_/D num_read_r_reg_2_/RN buffer_r_reg_0__0_/D buffer_r_reg_0__0_/RN buffer_r_reg_0__1_/D buffer_r_reg_0__1_/RN buffer_r_reg_0__5_/D buffer_r_reg_0__5_/RN psum_r_reg_15_/D psum_r_reg_15_/RN num_read_d1_r_reg_2_/D num_read_d1_r_reg_2_/RN dhwt_buffer_r_reg_1__4_/D dhwt_buffer_r_reg_1__4_/RN state1_r_reg_0_/D state1_r_reg_0_/RN state1_r_reg_1_/D state1_r_reg_1_/RN dhwt_buffer_r_reg_2__14_/D dhwt_buffer_r_reg_2__14_/RN dhwt_buffer_r_reg_0__14_/D dhwt_buffer_r_reg_0__14_/RN dhwt_buffer_r_reg_1__14_/D dhwt_buffer_r_reg_1__14_/RN dhwt_buffer_r_reg_3__14_/D dhwt_buffer_r_reg_3__14_/RN dhwt_buffer_r_reg_0__13_/D dhwt_buffer_r_reg_0__13_/RN dhwt_buffer_r_reg_2__13_/D dhwt_buffer_r_reg_2__13_/RN dhwt_buffer_r_reg_3__13_/D dhwt_buffer_r_reg_3__13_/RN dhwt_buffer_r_reg_1__13_/D dhwt_buffer_r_reg_1__13_/RN dhwt_buffer_r_reg_0__12_/D dhwt_buffer_r_reg_0__12_/RN dhwt_buffer_r_reg_2__12_/D dhwt_buffer_r_reg_2__12_/RN dhwt_buffer_r_reg_3__12_/D dhwt_buffer_r_reg_3__12_/RN dhwt_buffer_r_reg_2__11_/D dhwt_buffer_r_reg_2__11_/RN dhwt_buffer_r_reg_3__11_/D dhwt_buffer_r_reg_3__11_/RN num_write_r_reg_1_/D num_write_r_reg_1_/RN num_write_r_reg_2_/D num_write_r_reg_2_/RN num_write_r_reg_0_/D num_write_r_reg_0_/RN dhwt_buffer_r_reg_0__10_/D dhwt_buffer_r_reg_0__10_/RN num_write_r_reg_6_/D num_write_r_reg_6_/RN num_write_r_reg_3_/D num_write_r_reg_3_/RN num_write_r_reg_5_/D num_write_r_reg_5_/RN num_write_r_reg_4_/D num_write_r_reg_4_/RN dhwt_buffer_r_reg_1__10_/D dhwt_buffer_r_reg_1__10_/RN psum_r_reg_0_/D psum_r_reg_0_/RN dhwt_buffer_r_reg_3__10_/D dhwt_buffer_r_reg_3__10_/RN num_read_d1_r_reg_1_/D num_read_d1_r_reg_1_/RN dhwt_buffer_r_reg_2__9_/D dhwt_buffer_r_reg_2__9_/RN dhwt_buffer_r_reg_3__9_/D dhwt_buffer_r_reg_3__9_/RN dhwt_buffer_r_reg_1__9_/D dhwt_buffer_r_reg_1__9_/RN frame_y_r_reg_0__2_/D frame_y_r_reg_0__2_/RN psum_r_reg_1_/D psum_r_reg_1_/RN psum_r_reg_10_/D psum_r_reg_10_/RN psum_r_reg_14_/D psum_r_reg_14_/RN frame_y_r_reg_0__1_/D frame_y_r_reg_0__1_/RN psum_r_reg_13_/D psum_r_reg_13_/RN dhwt_buffer_r_reg_2__8_/D dhwt_buffer_r_reg_2__8_/RN frame_x_r_reg_0__2_/D frame_x_r_reg_0__2_/RN frame_y_r_reg_0__0_/D frame_y_r_reg_0__0_/RN psum_r_reg_2_/D psum_r_reg_2_/RN num_read_d1_r_reg_3_/D num_read_d1_r_reg_3_/RN dhwt_buffer_r_reg_3__8_/D dhwt_buffer_r_reg_3__8_/RN frame_x_r_reg_0__1_/D frame_x_r_reg_0__1_/RN psum_r_reg_3_/D psum_r_reg_3_/RN buffer_r_reg_4__7_/D buffer_r_reg_4__7_/RN o_out_data_r_reg_0_/D o_out_data_r_reg_0_/RN o_out_data_r_reg_1_/D o_out_data_r_reg_1_/RN o_out_data_r_reg_2_/D o_out_data_r_reg_2_/RN o_out_data_r_reg_3_/D o_out_data_r_reg_3_/RN o_out_data_r_reg_4_/D o_out_data_r_reg_4_/RN o_out_data_r_reg_5_/D o_out_data_r_reg_5_/RN o_out_data_r_reg_6_/D o_out_data_r_reg_6_/RN o_out_data_r_reg_7_/D o_out_data_r_reg_7_/RN o_out_data_r_reg_8_/D o_out_data_r_reg_8_/RN o_out_data_r_reg_9_/D o_out_data_r_reg_9_/RN o_out_data_r_reg_10_/D o_out_data_r_reg_10_/RN o_out_data_r_reg_11_/D o_out_data_r_reg_11_/RN o_out_data_r_reg_12_/D o_out_data_r_reg_12_/RN dhwt_buffer_r_reg_2__7_/D dhwt_buffer_r_reg_2__7_/RN dhwt_buffer_r_reg_3__0_/D dhwt_buffer_r_reg_3__0_/RN dhwt_buffer_r_reg_1__7_/D dhwt_buffer_r_reg_1__7_/RN dhwt_buffer_r_reg_0__0_/D dhwt_buffer_r_reg_0__0_/RN dhwt_buffer_r_reg_3__7_/D dhwt_buffer_r_reg_3__7_/RN buffer_r_reg_4__6_/D buffer_r_reg_4__6_/RN buffer_r_reg_5__7_/D buffer_r_reg_5__7_/RN buffer_r_reg_3__7_/D buffer_r_reg_3__7_/RN dhwt_buffer_r_reg_2__6_/D dhwt_buffer_r_reg_2__6_/RN psum_r_reg_7_/D psum_r_reg_7_/RN dhwt_buffer_r_reg_3__6_/D dhwt_buffer_r_reg_3__6_/RN ctr_z_d2_r_reg_3_/D ctr_z_d2_r_reg_3_/RN ctr_z_d2_r_reg_1_/D ctr_z_d2_r_reg_1_/RN buffer_r_reg_2__7_/D buffer_r_reg_2__7_/RN buffer_r_reg_1__7_/D buffer_r_reg_1__7_/RN buffer_r_reg_4__2_/D buffer_r_reg_4__2_/RN buffer_r_reg_4__3_/D buffer_r_reg_4__3_/RN num_read_d2_r_reg_1_/D num_read_d2_r_reg_1_/RN ctr_z_d2_r_reg_4_/D ctr_z_d2_r_reg_4_/RN buffer_r_reg_2__6_/D buffer_r_reg_2__6_/RN num_read_d2_r_reg_2_/D num_read_d2_r_reg_2_/RN buffer_r_reg_4__4_/D buffer_r_reg_4__4_/RN num_read_d2_r_reg_0_/D num_read_d2_r_reg_0_/RN ctr_z_d2_r_reg_2_/D ctr_z_d2_r_reg_2_/RN dhwt_buffer_r_reg_2__3_/D dhwt_buffer_r_reg_2__3_/RN dhwt_buffer_r_reg_1__3_/D dhwt_buffer_r_reg_1__3_/RN buffer_r_reg_1__6_/D buffer_r_reg_1__6_/RN ren_reg_reg_reg/D ren_reg_reg_reg/RN num_read_d2_r_reg_3_/D num_read_d2_r_reg_3_/RN buffer_r_reg_3__6_/D buffer_r_reg_3__6_/RN ctr_z_d2_r_reg_0_/D ctr_z_d2_r_reg_0_/RN dhwt_buffer_r_reg_2__2_/D dhwt_buffer_r_reg_2__2_/RN buffer_r_reg_2__2_/D buffer_r_reg_2__2_/RN buffer_r_reg_5__6_/D buffer_r_reg_5__6_/RN dhwt_buffer_r_reg_3__2_/D dhwt_buffer_r_reg_3__2_/RN buffer_r_reg_2__3_/D buffer_r_reg_2__3_/RN buffer_r_reg_1__2_/D buffer_r_reg_1__2_/RN buffer_r_reg_5__2_/D buffer_r_reg_5__2_/RN ctr_z_r_reg_3_/D ctr_z_r_reg_3_/RN buffer_r_reg_3__2_/D buffer_r_reg_3__2_/RN buffer_r_reg_5__4_/D buffer_r_reg_5__4_/RN depth_r_reg_5_/D depth_r_reg_5_/RN buffer_r_reg_1__3_/D buffer_r_reg_1__3_/RN buffer_r_reg_2__4_/D buffer_r_reg_2__4_/RN ctr_z_r_reg_2_/D ctr_z_r_reg_2_/RN buffer_r_reg_4__5_/D buffer_r_reg_4__5_/RN buffer_r_reg_0__6_/D buffer_r_reg_0__6_/RN buffer_r_reg_1__4_/D buffer_r_reg_1__4_/RN buffer_r_reg_3__3_/D buffer_r_reg_3__3_/RN buffer_r_reg_5__3_/D buffer_r_reg_5__3_/RN frame_y_r_reg_1__2_/D frame_y_r_reg_1__2_/RN num_hwt_out_r_reg_2_/D num_hwt_out_r_reg_2_/RN depth_r_reg_4_/D depth_r_reg_4_/RN frame_y_r_reg_1__1_/D frame_y_r_reg_1__1_/RN buffer_r_reg_3__4_/D buffer_r_reg_3__4_/RN ctr_z_r_reg_0_/D ctr_z_r_reg_0_/RN buffer_r_reg_0__2_/D buffer_r_reg_0__2_/RN frame_x_r_reg_1__2_/D frame_x_r_reg_1__2_/RN frame_x_r_reg_1__1_/D frame_x_r_reg_1__1_/RN buffer_r_reg_5__0_/D buffer_r_reg_5__0_/RN depth_r_reg_3_/D depth_r_reg_3_/RN buffer_r_reg_5__1_/D buffer_r_reg_5__1_/RN mode_r_reg_3_/D mode_r_reg_3_/RN buffer_r_reg_4__0_/D buffer_r_reg_4__0_/RN buffer_r_reg_2__0_/D buffer_r_reg_2__0_/RN buffer_r_reg_4__1_/D buffer_r_reg_4__1_/RN buffer_r_reg_2__5_/D buffer_r_reg_2__5_/RN buffer_r_reg_1__0_/D buffer_r_reg_1__0_/RN buffer_r_reg_1__5_/D buffer_r_reg_1__5_/RN buffer_r_reg_3__5_/D buffer_r_reg_3__5_/RN buffer_r_reg_5__5_/D buffer_r_reg_5__5_/RN buffer_r_reg_3__0_/D buffer_r_reg_3__0_/RN buffer_r_reg_3__1_/D buffer_r_reg_3__1_/RN ctr_z_d1_r_reg_4_/D ctr_z_d1_r_reg_4_/RN ctr_z_d1_r_reg_3_/D ctr_z_d1_r_reg_3_/RN ctr_z_d1_r_reg_2_/D ctr_z_d1_r_reg_2_/RN ctr_z_d1_r_reg_1_/D ctr_z_d1_r_reg_1_/RN ctr_z_d1_r_reg_0_/D ctr_z_d1_r_reg_0_/RN dhwt_buffer_r_reg_1__12_/D dhwt_buffer_r_reg_1__12_/RN num_read_d1_r_reg_0_/D num_read_d1_r_reg_0_/RN dhwt_buffer_r_reg_0__9_/D dhwt_buffer_r_reg_0__9_/RN dhwt_buffer_r_reg_0__8_/D dhwt_buffer_r_reg_0__8_/RN frame_x_r_reg_0__0_/D frame_x_r_reg_0__0_/RN op_ready_r_reg/D op_ready_r_reg/RN dhwt_buffer_r_reg_0__6_/D dhwt_buffer_r_reg_0__6_/RN dhwt_buffer_r_reg_0__5_/D dhwt_buffer_r_reg_0__5_/RN dhwt_buffer_r_reg_2__4_/D dhwt_buffer_r_reg_2__4_/RN buffer_r_reg_0__7_/D buffer_r_reg_0__7_/RN ctr_z_r_reg_4_/D ctr_z_r_reg_4_/RN num_hwt_out_r_reg_1_/D num_hwt_out_r_reg_1_/RN frame_y_r_reg_1__0_/D frame_y_r_reg_1__0_/RN dhwt_buffer_r_reg_0__4_/D dhwt_buffer_r_reg_0__4_/RN ren_reg_reg/D ren_reg_reg/RN buffer_r_reg_0__4_/D buffer_r_reg_0__4_/RN o_out_valid_r_reg/D o_out_valid_r_reg/RN psum_r_reg_8_/D psum_r_reg_8_/RN o_out_data_r_reg_13_/D o_out_data_r_reg_13_/RN dhwt_buffer_r_reg_3__3_/D dhwt_buffer_r_reg_3__3_/RN mode_r_reg_2_/D mode_r_reg_2_/RN ctr_y_r_reg_0_/D ctr_y_r_reg_0_/RN dhwt_buffer_r_reg_0__3_/D dhwt_buffer_r_reg_0__3_/RN state2_r_reg_1_/D state2_r_reg_1_/RN dhwt_buffer_r_reg_0__1_/D dhwt_buffer_r_reg_0__1_/RN psum_r_reg_4_/D psum_r_reg_4_/RN psum_r_reg_17_/D psum_r_reg_17_/RN ctr_y_r_reg_1_/D ctr_y_r_reg_1_/RN \
dhwt_buffer_r_reg_2__5_/D dhwt_buffer_r_reg_2__5_/RN dhwt_buffer_r_reg_1__2_/D dhwt_buffer_r_reg_1__2_/RN dhwt_buffer_r_reg_1__5_/D dhwt_buffer_r_reg_1__5_/RN psum_r_reg_5_/D psum_r_reg_5_/RN psum_r_reg_12_/D psum_r_reg_12_/RN psum_r_reg_9_/D psum_r_reg_9_/RN dhwt_buffer_r_reg_0__7_/D dhwt_buffer_r_reg_0__7_/RN psum_r_reg_16_/D psum_r_reg_16_/RN psum_r_reg_11_/D psum_r_reg_11_/RN buffer_r_reg_1__1_/D buffer_r_reg_1__1_/RN dhwt_buffer_r_reg_1__8_/D dhwt_buffer_r_reg_1__8_/RN dhwt_buffer_r_reg_3__4_/D dhwt_buffer_r_reg_3__4_/RN dhwt_buffer_r_reg_1__6_/D dhwt_buffer_r_reg_1__6_/RN buffer_r_reg_0__3_/D buffer_r_reg_0__3_/RN num_hwt_out_r_reg_0_/D num_hwt_out_r_reg_0_/RN dhwt_buffer_r_reg_2__1_/D dhwt_buffer_r_reg_2__1_/RN dhwt_buffer_r_reg_0__2_/D dhwt_buffer_r_reg_0__2_/RN dhwt_buffer_r_reg_3__1_/D dhwt_buffer_r_reg_3__1_/RN dhwt_buffer_r_reg_1__1_/D dhwt_buffer_r_reg_1__1_/RN ctr_z_r_reg_1_/D ctr_z_r_reg_1_/RN ctr_x_r_reg_2_/D ctr_x_r_reg_2_/RN ctr_y_r_reg_2_/D ctr_y_r_reg_2_/RN ctr_x_r_reg_1_/D ctr_x_r_reg_1_/RN depth_r_reg_2_/D depth_r_reg_2_/RN D_ren_reg_reg/D D_ren_reg_reg/RN mode_r_reg_1_/D mode_r_reg_1_/RN mode_r_reg_0_/D mode_r_reg_0_/RN state2_r_reg_0_/D state2_r_reg_0_/RN depth_r_reg_0_/D depth_r_reg_0_/RN dhwt_buffer_r_reg_1__0_/D dhwt_buffer_r_reg_1__0_/RN psum_r_reg_6_/D psum_r_reg_6_/RN dhwt_buffer_r_reg_2__0_/D dhwt_buffer_r_reg_2__0_/RN dhwt_buffer_r_reg_0__11_/D dhwt_buffer_r_reg_0__11_/RN frame_x_r_reg_1__0_/D frame_x_r_reg_1__0_/RN dhwt_buffer_r_reg_2__10_/D dhwt_buffer_r_reg_2__10_/RN buffer_r_reg_2__1_/D buffer_r_reg_2__1_/RN num_read_r_reg_1_/D num_read_r_reg_1_/RN ctr_x_r_reg_0_/D ctr_x_r_reg_0_/RN depth_r_reg_1_/D depth_r_reg_1_/RN num_read_r_reg_3_/D num_read_r_reg_3_/RN dhwt_buffer_r_reg_3__5_/D dhwt_buffer_r_reg_3__5_/RN dhwt_buffer_r_reg_1__11_/D dhwt_buffer_r_reg_1__11_/RN}] 
group_path -name in2out -from [get_ports {i_in_data[0] i_in_data[1] i_in_data[2] i_in_data[3] i_in_data[4] i_in_data[5] i_in_data[6] i_in_data[7] i_in_valid i_op_mode[0] i_op_mode[1] i_op_mode[2] i_op_mode[3] i_op_valid i_rst_n i_clk}]  -to [get_ports {o_out_data[0] o_out_data[1] o_out_data[2] o_out_data[3] o_out_data[4] o_out_data[5] o_out_data[6] o_out_data[7] o_out_data[8] o_out_data[9] o_out_data[10] o_out_data[11] o_out_data[12] o_out_data[13] o_out_valid o_in_ready o_op_ready}] 
group_path -name reg2reg -from [get_pins {mem/CLK state2_r_reg_2_/CK num_read_r_reg_0_/CK num_read_r_reg_2_/CK buffer_r_reg_0__0_/CK buffer_r_reg_0__1_/CK buffer_r_reg_0__5_/CK psum_r_reg_15_/CK num_read_d1_r_reg_2_/CK dhwt_buffer_r_reg_1__4_/CK state1_r_reg_0_/CK state1_r_reg_1_/CK dhwt_buffer_r_reg_2__14_/CK dhwt_buffer_r_reg_0__14_/CK dhwt_buffer_r_reg_1__14_/CK dhwt_buffer_r_reg_3__14_/CK dhwt_buffer_r_reg_0__13_/CK dhwt_buffer_r_reg_2__13_/CK dhwt_buffer_r_reg_3__13_/CK dhwt_buffer_r_reg_1__13_/CK dhwt_buffer_r_reg_0__12_/CK dhwt_buffer_r_reg_2__12_/CK dhwt_buffer_r_reg_3__12_/CK dhwt_buffer_r_reg_2__11_/CK dhwt_buffer_r_reg_3__11_/CK num_write_r_reg_1_/CK num_write_r_reg_2_/CK num_write_r_reg_0_/CK dhwt_buffer_r_reg_0__10_/CK num_write_r_reg_6_/CK num_write_r_reg_3_/CK num_write_r_reg_5_/CK num_write_r_reg_4_/CK dhwt_buffer_r_reg_1__10_/CK psum_r_reg_0_/CK dhwt_buffer_r_reg_3__10_/CK num_read_d1_r_reg_1_/CK dhwt_buffer_r_reg_2__9_/CK dhwt_buffer_r_reg_3__9_/CK dhwt_buffer_r_reg_1__9_/CK frame_y_r_reg_0__2_/CK psum_r_reg_1_/CK psum_r_reg_10_/CK psum_r_reg_14_/CK frame_y_r_reg_0__1_/CK psum_r_reg_13_/CK dhwt_buffer_r_reg_2__8_/CK frame_x_r_reg_0__2_/CK frame_y_r_reg_0__0_/CK psum_r_reg_2_/CK num_read_d1_r_reg_3_/CK dhwt_buffer_r_reg_3__8_/CK frame_x_r_reg_0__1_/CK psum_r_reg_3_/CK buffer_r_reg_4__7_/CK o_out_data_r_reg_0_/CK o_out_data_r_reg_1_/CK o_out_data_r_reg_2_/CK o_out_data_r_reg_3_/CK o_out_data_r_reg_4_/CK o_out_data_r_reg_5_/CK o_out_data_r_reg_6_/CK o_out_data_r_reg_7_/CK o_out_data_r_reg_8_/CK o_out_data_r_reg_9_/CK o_out_data_r_reg_10_/CK o_out_data_r_reg_11_/CK o_out_data_r_reg_12_/CK dhwt_buffer_r_reg_2__7_/CK dhwt_buffer_r_reg_3__0_/CK dhwt_buffer_r_reg_1__7_/CK dhwt_buffer_r_reg_0__0_/CK dhwt_buffer_r_reg_3__7_/CK buffer_r_reg_4__6_/CK buffer_r_reg_5__7_/CK buffer_r_reg_3__7_/CK dhwt_buffer_r_reg_2__6_/CK psum_r_reg_7_/CK dhwt_buffer_r_reg_3__6_/CK ctr_z_d2_r_reg_3_/CK ctr_z_d2_r_reg_1_/CK buffer_r_reg_2__7_/CK buffer_r_reg_1__7_/CK buffer_r_reg_4__2_/CK buffer_r_reg_4__3_/CK num_read_d2_r_reg_1_/CK ctr_z_d2_r_reg_4_/CK buffer_r_reg_2__6_/CK num_read_d2_r_reg_2_/CK buffer_r_reg_4__4_/CK num_read_d2_r_reg_0_/CK ctr_z_d2_r_reg_2_/CK dhwt_buffer_r_reg_2__3_/CK dhwt_buffer_r_reg_1__3_/CK buffer_r_reg_1__6_/CK ren_reg_reg_reg/CK num_read_d2_r_reg_3_/CK buffer_r_reg_3__6_/CK ctr_z_d2_r_reg_0_/CK dhwt_buffer_r_reg_2__2_/CK buffer_r_reg_2__2_/CK buffer_r_reg_5__6_/CK dhwt_buffer_r_reg_3__2_/CK buffer_r_reg_2__3_/CK buffer_r_reg_1__2_/CK buffer_r_reg_5__2_/CK ctr_z_r_reg_3_/CK buffer_r_reg_3__2_/CK buffer_r_reg_5__4_/CK depth_r_reg_5_/CK buffer_r_reg_1__3_/CK buffer_r_reg_2__4_/CK ctr_z_r_reg_2_/CK buffer_r_reg_4__5_/CK buffer_r_reg_0__6_/CK buffer_r_reg_1__4_/CK buffer_r_reg_3__3_/CK buffer_r_reg_5__3_/CK frame_y_r_reg_1__2_/CK num_hwt_out_r_reg_2_/CK depth_r_reg_4_/CK frame_y_r_reg_1__1_/CK buffer_r_reg_3__4_/CK ctr_z_r_reg_0_/CK buffer_r_reg_0__2_/CK frame_x_r_reg_1__2_/CK frame_x_r_reg_1__1_/CK buffer_r_reg_5__0_/CK depth_r_reg_3_/CK buffer_r_reg_5__1_/CK mode_r_reg_3_/CK buffer_r_reg_4__0_/CK buffer_r_reg_2__0_/CK buffer_r_reg_4__1_/CK buffer_r_reg_2__5_/CK buffer_r_reg_1__0_/CK buffer_r_reg_1__5_/CK buffer_r_reg_3__5_/CK buffer_r_reg_5__5_/CK buffer_r_reg_3__0_/CK buffer_r_reg_3__1_/CK ctr_z_d1_r_reg_4_/CK ctr_z_d1_r_reg_3_/CK ctr_z_d1_r_reg_2_/CK ctr_z_d1_r_reg_1_/CK ctr_z_d1_r_reg_0_/CK dhwt_buffer_r_reg_1__12_/CK num_read_d1_r_reg_0_/CK dhwt_buffer_r_reg_0__9_/CK dhwt_buffer_r_reg_0__8_/CK frame_x_r_reg_0__0_/CK op_ready_r_reg/CK dhwt_buffer_r_reg_0__6_/CK dhwt_buffer_r_reg_0__5_/CK dhwt_buffer_r_reg_2__4_/CK buffer_r_reg_0__7_/CK ctr_z_r_reg_4_/CK num_hwt_out_r_reg_1_/CK frame_y_r_reg_1__0_/CK dhwt_buffer_r_reg_0__4_/CK ren_reg_reg/CK buffer_r_reg_0__4_/CK o_out_valid_r_reg/CK psum_r_reg_8_/CK o_out_data_r_reg_13_/CK dhwt_buffer_r_reg_3__3_/CK mode_r_reg_2_/CK ctr_y_r_reg_0_/CK dhwt_buffer_r_reg_0__3_/CK state2_r_reg_1_/CK dhwt_buffer_r_reg_0__1_/CK psum_r_reg_4_/CK psum_r_reg_17_/CK ctr_y_r_reg_1_/CK dhwt_buffer_r_reg_2__5_/CK dhwt_buffer_r_reg_1__2_/CK dhwt_buffer_r_reg_1__5_/CK psum_r_reg_5_/CK psum_r_reg_12_/CK psum_r_reg_9_/CK dhwt_buffer_r_reg_0__7_/CK psum_r_reg_16_/CK psum_r_reg_11_/CK buffer_r_reg_1__1_/CK dhwt_buffer_r_reg_1__8_/CK dhwt_buffer_r_reg_3__4_/CK dhwt_buffer_r_reg_1__6_/CK buffer_r_reg_0__3_/CK num_hwt_out_r_reg_0_/CK dhwt_buffer_r_reg_2__1_/CK dhwt_buffer_r_reg_0__2_/CK dhwt_buffer_r_reg_3__1_/CK dhwt_buffer_r_reg_1__1_/CK ctr_z_r_reg_1_/CK ctr_x_r_reg_2_/CK ctr_y_r_reg_2_/CK ctr_x_r_reg_1_/CK depth_r_reg_2_/CK D_ren_reg_reg/CK mode_r_reg_1_/CK mode_r_reg_0_/CK state2_r_reg_0_/CK depth_r_reg_0_/CK dhwt_buffer_r_reg_1__0_/CK psum_r_reg_6_/CK dhwt_buffer_r_reg_2__0_/CK dhwt_buffer_r_reg_0__11_/CK frame_x_r_reg_1__0_/CK dhwt_buffer_r_reg_2__10_/CK buffer_r_reg_2__1_/CK num_read_r_reg_1_/CK ctr_x_r_reg_0_/CK depth_r_reg_1_/CK num_read_r_reg_3_/CK dhwt_buffer_r_reg_3__5_/CK dhwt_buffer_r_reg_1__11_/CK}]  -to [get_pins {mem/CEN mem/WEN mem/A[11] mem/A[10] mem/A[9] mem/A[8] mem/A[7] mem/A[6] mem/A[5] mem/A[4] mem/A[3] mem/A[2] mem/A[1] mem/A[0] mem/D[7] mem/D[6] mem/D[5] mem/D[4] mem/D[3] mem/D[2] mem/D[1] mem/D[0] state2_r_reg_2_/D state2_r_reg_2_/RN num_read_r_reg_0_/D num_read_r_reg_0_/RN num_read_r_reg_2_/D num_read_r_reg_2_/RN buffer_r_reg_0__0_/D buffer_r_reg_0__0_/RN buffer_r_reg_0__1_/D buffer_r_reg_0__1_/RN buffer_r_reg_0__5_/D buffer_r_reg_0__5_/RN psum_r_reg_15_/D psum_r_reg_15_/RN num_read_d1_r_reg_2_/D num_read_d1_r_reg_2_/RN dhwt_buffer_r_reg_1__4_/D dhwt_buffer_r_reg_1__4_/RN state1_r_reg_0_/D state1_r_reg_0_/RN state1_r_reg_1_/D state1_r_reg_1_/RN dhwt_buffer_r_reg_2__14_/D dhwt_buffer_r_reg_2__14_/RN dhwt_buffer_r_reg_0__14_/D dhwt_buffer_r_reg_0__14_/RN dhwt_buffer_r_reg_1__14_/D dhwt_buffer_r_reg_1__14_/RN dhwt_buffer_r_reg_3__14_/D dhwt_buffer_r_reg_3__14_/RN dhwt_buffer_r_reg_0__13_/D dhwt_buffer_r_reg_0__13_/RN dhwt_buffer_r_reg_2__13_/D dhwt_buffer_r_reg_2__13_/RN dhwt_buffer_r_reg_3__13_/D dhwt_buffer_r_reg_3__13_/RN dhwt_buffer_r_reg_1__13_/D dhwt_buffer_r_reg_1__13_/RN dhwt_buffer_r_reg_0__12_/D dhwt_buffer_r_reg_0__12_/RN dhwt_buffer_r_reg_2__12_/D dhwt_buffer_r_reg_2__12_/RN dhwt_buffer_r_reg_3__12_/D dhwt_buffer_r_reg_3__12_/RN dhwt_buffer_r_reg_2__11_/D dhwt_buffer_r_reg_2__11_/RN dhwt_buffer_r_reg_3__11_/D dhwt_buffer_r_reg_3__11_/RN num_write_r_reg_1_/D num_write_r_reg_1_/RN num_write_r_reg_2_/D num_write_r_reg_2_/RN num_write_r_reg_0_/D num_write_r_reg_0_/RN dhwt_buffer_r_reg_0__10_/D dhwt_buffer_r_reg_0__10_/RN num_write_r_reg_6_/D num_write_r_reg_6_/RN num_write_r_reg_3_/D num_write_r_reg_3_/RN num_write_r_reg_5_/D num_write_r_reg_5_/RN num_write_r_reg_4_/D num_write_r_reg_4_/RN dhwt_buffer_r_reg_1__10_/D dhwt_buffer_r_reg_1__10_/RN psum_r_reg_0_/D psum_r_reg_0_/RN dhwt_buffer_r_reg_3__10_/D dhwt_buffer_r_reg_3__10_/RN num_read_d1_r_reg_1_/D num_read_d1_r_reg_1_/RN dhwt_buffer_r_reg_2__9_/D dhwt_buffer_r_reg_2__9_/RN dhwt_buffer_r_reg_3__9_/D dhwt_buffer_r_reg_3__9_/RN dhwt_buffer_r_reg_1__9_/D dhwt_buffer_r_reg_1__9_/RN frame_y_r_reg_0__2_/D frame_y_r_reg_0__2_/RN psum_r_reg_1_/D psum_r_reg_1_/RN psum_r_reg_10_/D psum_r_reg_10_/RN psum_r_reg_14_/D psum_r_reg_14_/RN frame_y_r_reg_0__1_/D frame_y_r_reg_0__1_/RN psum_r_reg_13_/D psum_r_reg_13_/RN dhwt_buffer_r_reg_2__8_/D dhwt_buffer_r_reg_2__8_/RN frame_x_r_reg_0__2_/D frame_x_r_reg_0__2_/RN frame_y_r_reg_0__0_/D frame_y_r_reg_0__0_/RN psum_r_reg_2_/D psum_r_reg_2_/RN num_read_d1_r_reg_3_/D num_read_d1_r_reg_3_/RN dhwt_buffer_r_reg_3__8_/D dhwt_buffer_r_reg_3__8_/RN frame_x_r_reg_0__1_/D frame_x_r_reg_0__1_/RN psum_r_reg_3_/D psum_r_reg_3_/RN buffer_r_reg_4__7_/D buffer_r_reg_4__7_/RN o_out_data_r_reg_0_/D o_out_data_r_reg_0_/RN o_out_data_r_reg_1_/D o_out_data_r_reg_1_/RN o_out_data_r_reg_2_/D o_out_data_r_reg_2_/RN o_out_data_r_reg_3_/D o_out_data_r_reg_3_/RN o_out_data_r_reg_4_/D o_out_data_r_reg_4_/RN o_out_data_r_reg_5_/D o_out_data_r_reg_5_/RN o_out_data_r_reg_6_/D o_out_data_r_reg_6_/RN o_out_data_r_reg_7_/D o_out_data_r_reg_7_/RN o_out_data_r_reg_8_/D o_out_data_r_reg_8_/RN o_out_data_r_reg_9_/D o_out_data_r_reg_9_/RN o_out_data_r_reg_10_/D o_out_data_r_reg_10_/RN o_out_data_r_reg_11_/D \
o_out_data_r_reg_11_/RN o_out_data_r_reg_12_/D o_out_data_r_reg_12_/RN dhwt_buffer_r_reg_2__7_/D dhwt_buffer_r_reg_2__7_/RN dhwt_buffer_r_reg_3__0_/D dhwt_buffer_r_reg_3__0_/RN dhwt_buffer_r_reg_1__7_/D dhwt_buffer_r_reg_1__7_/RN dhwt_buffer_r_reg_0__0_/D dhwt_buffer_r_reg_0__0_/RN dhwt_buffer_r_reg_3__7_/D dhwt_buffer_r_reg_3__7_/RN buffer_r_reg_4__6_/D buffer_r_reg_4__6_/RN buffer_r_reg_5__7_/D buffer_r_reg_5__7_/RN buffer_r_reg_3__7_/D buffer_r_reg_3__7_/RN dhwt_buffer_r_reg_2__6_/D dhwt_buffer_r_reg_2__6_/RN psum_r_reg_7_/D psum_r_reg_7_/RN dhwt_buffer_r_reg_3__6_/D dhwt_buffer_r_reg_3__6_/RN ctr_z_d2_r_reg_3_/D ctr_z_d2_r_reg_3_/RN ctr_z_d2_r_reg_1_/D ctr_z_d2_r_reg_1_/RN buffer_r_reg_2__7_/D buffer_r_reg_2__7_/RN buffer_r_reg_1__7_/D buffer_r_reg_1__7_/RN buffer_r_reg_4__2_/D buffer_r_reg_4__2_/RN buffer_r_reg_4__3_/D buffer_r_reg_4__3_/RN num_read_d2_r_reg_1_/D num_read_d2_r_reg_1_/RN ctr_z_d2_r_reg_4_/D ctr_z_d2_r_reg_4_/RN buffer_r_reg_2__6_/D buffer_r_reg_2__6_/RN num_read_d2_r_reg_2_/D num_read_d2_r_reg_2_/RN buffer_r_reg_4__4_/D buffer_r_reg_4__4_/RN num_read_d2_r_reg_0_/D num_read_d2_r_reg_0_/RN ctr_z_d2_r_reg_2_/D ctr_z_d2_r_reg_2_/RN dhwt_buffer_r_reg_2__3_/D dhwt_buffer_r_reg_2__3_/RN dhwt_buffer_r_reg_1__3_/D dhwt_buffer_r_reg_1__3_/RN buffer_r_reg_1__6_/D buffer_r_reg_1__6_/RN ren_reg_reg_reg/D ren_reg_reg_reg/RN num_read_d2_r_reg_3_/D num_read_d2_r_reg_3_/RN buffer_r_reg_3__6_/D buffer_r_reg_3__6_/RN ctr_z_d2_r_reg_0_/D ctr_z_d2_r_reg_0_/RN dhwt_buffer_r_reg_2__2_/D dhwt_buffer_r_reg_2__2_/RN buffer_r_reg_2__2_/D buffer_r_reg_2__2_/RN buffer_r_reg_5__6_/D buffer_r_reg_5__6_/RN dhwt_buffer_r_reg_3__2_/D dhwt_buffer_r_reg_3__2_/RN buffer_r_reg_2__3_/D buffer_r_reg_2__3_/RN buffer_r_reg_1__2_/D buffer_r_reg_1__2_/RN buffer_r_reg_5__2_/D buffer_r_reg_5__2_/RN ctr_z_r_reg_3_/D ctr_z_r_reg_3_/RN buffer_r_reg_3__2_/D buffer_r_reg_3__2_/RN buffer_r_reg_5__4_/D buffer_r_reg_5__4_/RN depth_r_reg_5_/D depth_r_reg_5_/RN buffer_r_reg_1__3_/D buffer_r_reg_1__3_/RN buffer_r_reg_2__4_/D buffer_r_reg_2__4_/RN ctr_z_r_reg_2_/D ctr_z_r_reg_2_/RN buffer_r_reg_4__5_/D buffer_r_reg_4__5_/RN buffer_r_reg_0__6_/D buffer_r_reg_0__6_/RN buffer_r_reg_1__4_/D buffer_r_reg_1__4_/RN buffer_r_reg_3__3_/D buffer_r_reg_3__3_/RN buffer_r_reg_5__3_/D buffer_r_reg_5__3_/RN frame_y_r_reg_1__2_/D frame_y_r_reg_1__2_/RN num_hwt_out_r_reg_2_/D num_hwt_out_r_reg_2_/RN depth_r_reg_4_/D depth_r_reg_4_/RN frame_y_r_reg_1__1_/D frame_y_r_reg_1__1_/RN buffer_r_reg_3__4_/D buffer_r_reg_3__4_/RN ctr_z_r_reg_0_/D ctr_z_r_reg_0_/RN buffer_r_reg_0__2_/D buffer_r_reg_0__2_/RN frame_x_r_reg_1__2_/D frame_x_r_reg_1__2_/RN frame_x_r_reg_1__1_/D frame_x_r_reg_1__1_/RN buffer_r_reg_5__0_/D buffer_r_reg_5__0_/RN depth_r_reg_3_/D depth_r_reg_3_/RN buffer_r_reg_5__1_/D buffer_r_reg_5__1_/RN mode_r_reg_3_/D mode_r_reg_3_/RN buffer_r_reg_4__0_/D buffer_r_reg_4__0_/RN buffer_r_reg_2__0_/D buffer_r_reg_2__0_/RN buffer_r_reg_4__1_/D buffer_r_reg_4__1_/RN buffer_r_reg_2__5_/D buffer_r_reg_2__5_/RN buffer_r_reg_1__0_/D buffer_r_reg_1__0_/RN buffer_r_reg_1__5_/D buffer_r_reg_1__5_/RN buffer_r_reg_3__5_/D buffer_r_reg_3__5_/RN buffer_r_reg_5__5_/D buffer_r_reg_5__5_/RN buffer_r_reg_3__0_/D buffer_r_reg_3__0_/RN buffer_r_reg_3__1_/D buffer_r_reg_3__1_/RN ctr_z_d1_r_reg_4_/D ctr_z_d1_r_reg_4_/RN ctr_z_d1_r_reg_3_/D ctr_z_d1_r_reg_3_/RN ctr_z_d1_r_reg_2_/D ctr_z_d1_r_reg_2_/RN ctr_z_d1_r_reg_1_/D ctr_z_d1_r_reg_1_/RN ctr_z_d1_r_reg_0_/D ctr_z_d1_r_reg_0_/RN dhwt_buffer_r_reg_1__12_/D dhwt_buffer_r_reg_1__12_/RN num_read_d1_r_reg_0_/D num_read_d1_r_reg_0_/RN dhwt_buffer_r_reg_0__9_/D dhwt_buffer_r_reg_0__9_/RN dhwt_buffer_r_reg_0__8_/D dhwt_buffer_r_reg_0__8_/RN frame_x_r_reg_0__0_/D frame_x_r_reg_0__0_/RN op_ready_r_reg/D op_ready_r_reg/RN dhwt_buffer_r_reg_0__6_/D dhwt_buffer_r_reg_0__6_/RN dhwt_buffer_r_reg_0__5_/D dhwt_buffer_r_reg_0__5_/RN dhwt_buffer_r_reg_2__4_/D dhwt_buffer_r_reg_2__4_/RN buffer_r_reg_0__7_/D buffer_r_reg_0__7_/RN ctr_z_r_reg_4_/D ctr_z_r_reg_4_/RN num_hwt_out_r_reg_1_/D num_hwt_out_r_reg_1_/RN frame_y_r_reg_1__0_/D frame_y_r_reg_1__0_/RN dhwt_buffer_r_reg_0__4_/D dhwt_buffer_r_reg_0__4_/RN ren_reg_reg/D ren_reg_reg/RN buffer_r_reg_0__4_/D buffer_r_reg_0__4_/RN o_out_valid_r_reg/D o_out_valid_r_reg/RN psum_r_reg_8_/D psum_r_reg_8_/RN o_out_data_r_reg_13_/D o_out_data_r_reg_13_/RN dhwt_buffer_r_reg_3__3_/D dhwt_buffer_r_reg_3__3_/RN mode_r_reg_2_/D mode_r_reg_2_/RN ctr_y_r_reg_0_/D ctr_y_r_reg_0_/RN dhwt_buffer_r_reg_0__3_/D dhwt_buffer_r_reg_0__3_/RN state2_r_reg_1_/D state2_r_reg_1_/RN dhwt_buffer_r_reg_0__1_/D dhwt_buffer_r_reg_0__1_/RN psum_r_reg_4_/D psum_r_reg_4_/RN psum_r_reg_17_/D psum_r_reg_17_/RN ctr_y_r_reg_1_/D ctr_y_r_reg_1_/RN dhwt_buffer_r_reg_2__5_/D dhwt_buffer_r_reg_2__5_/RN dhwt_buffer_r_reg_1__2_/D dhwt_buffer_r_reg_1__2_/RN dhwt_buffer_r_reg_1__5_/D dhwt_buffer_r_reg_1__5_/RN psum_r_reg_5_/D psum_r_reg_5_/RN psum_r_reg_12_/D psum_r_reg_12_/RN psum_r_reg_9_/D psum_r_reg_9_/RN dhwt_buffer_r_reg_0__7_/D dhwt_buffer_r_reg_0__7_/RN psum_r_reg_16_/D psum_r_reg_16_/RN psum_r_reg_11_/D psum_r_reg_11_/RN buffer_r_reg_1__1_/D buffer_r_reg_1__1_/RN dhwt_buffer_r_reg_1__8_/D dhwt_buffer_r_reg_1__8_/RN dhwt_buffer_r_reg_3__4_/D dhwt_buffer_r_reg_3__4_/RN dhwt_buffer_r_reg_1__6_/D dhwt_buffer_r_reg_1__6_/RN buffer_r_reg_0__3_/D buffer_r_reg_0__3_/RN num_hwt_out_r_reg_0_/D num_hwt_out_r_reg_0_/RN dhwt_buffer_r_reg_2__1_/D dhwt_buffer_r_reg_2__1_/RN dhwt_buffer_r_reg_0__2_/D dhwt_buffer_r_reg_0__2_/RN dhwt_buffer_r_reg_3__1_/D dhwt_buffer_r_reg_3__1_/RN dhwt_buffer_r_reg_1__1_/D dhwt_buffer_r_reg_1__1_/RN ctr_z_r_reg_1_/D ctr_z_r_reg_1_/RN ctr_x_r_reg_2_/D ctr_x_r_reg_2_/RN ctr_y_r_reg_2_/D ctr_y_r_reg_2_/RN ctr_x_r_reg_1_/D ctr_x_r_reg_1_/RN depth_r_reg_2_/D depth_r_reg_2_/RN D_ren_reg_reg/D D_ren_reg_reg/RN mode_r_reg_1_/D mode_r_reg_1_/RN mode_r_reg_0_/D mode_r_reg_0_/RN state2_r_reg_0_/D state2_r_reg_0_/RN depth_r_reg_0_/D depth_r_reg_0_/RN dhwt_buffer_r_reg_1__0_/D dhwt_buffer_r_reg_1__0_/RN psum_r_reg_6_/D psum_r_reg_6_/RN dhwt_buffer_r_reg_2__0_/D dhwt_buffer_r_reg_2__0_/RN dhwt_buffer_r_reg_0__11_/D dhwt_buffer_r_reg_0__11_/RN frame_x_r_reg_1__0_/D frame_x_r_reg_1__0_/RN dhwt_buffer_r_reg_2__10_/D dhwt_buffer_r_reg_2__10_/RN buffer_r_reg_2__1_/D buffer_r_reg_2__1_/RN num_read_r_reg_1_/D num_read_r_reg_1_/RN ctr_x_r_reg_0_/D ctr_x_r_reg_0_/RN depth_r_reg_1_/D depth_r_reg_1_/RN num_read_r_reg_3_/D num_read_r_reg_3_/RN dhwt_buffer_r_reg_3__5_/D dhwt_buffer_r_reg_3__5_/RN dhwt_buffer_r_reg_1__11_/D dhwt_buffer_r_reg_1__11_/RN}] 
