
---------- Begin Simulation Statistics ----------
final_tick                               200015545500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 760502                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730284                       # Number of bytes of host memory used
host_op_rate                                  1291146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   145.40                       # Real time elapsed on the host
host_tick_rate                             1375532937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110579406                       # Number of instructions simulated
sim_ops                                     187737291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.200016                       # Number of seconds simulated
sim_ticks                                200015545500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           7776595                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                   110579406                       # Number of instructions committed
system.cpu.committedOps                     187737291                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28927.511464                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 28927.511464                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    902104445                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    902104445                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        31185                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        31185                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     27137509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27137509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20752.378583                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20752.378583                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19750.570090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19750.570090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     27089266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27089266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1001157000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1001157000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        48243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    952728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    952728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48238                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      9597240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9597240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36280.013344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36280.013344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35282.422874                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35282.422874                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9553776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9553776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1576874500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1576874500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004529                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004529                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        43464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        43464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           61                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1531363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1531363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43403                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     36734749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36734749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28111.610891                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28111.610891                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27106.764439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27106.764439                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     36643042                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36643042                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   2578031500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2578031500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002496                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        91707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          91707                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2484091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2484091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        91641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     36734749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36734749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28111.610891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28111.610891                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27106.764439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28927.511464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27569.044380                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     36643042                       # number of overall hits
system.cpu.dcache.overall_hits::total        36643042                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   2578031500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2578031500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002496                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        91707                       # number of overall misses
system.cpu.dcache.overall_misses::total         91707                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2484091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    902104445                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3386195445                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        31185                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       122826                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued        34703                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            4                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        36417                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          2259                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 121802                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            299.332943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         73592324                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   773.054401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   250.348164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.754936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.244481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          329                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          695                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.321289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.678711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            122826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          73592324                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.402566                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36765868                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches               999                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       103549                       # number of writebacks
system.cpu.dcache.writebacks::total            103549                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    27137509                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1508                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     9597240                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           929                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    159672086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159672086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18673.945002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18673.945002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17673.945002                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17673.945002                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    159602702                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       159602702                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1295673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1295673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        69384                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         69384                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1226289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1226289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        69384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        69384                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    159672086                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159672086                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18673.945002                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18673.945002                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17673.945002                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17673.945002                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    159602702                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        159602702                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   1295673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1295673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        69384                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          69384                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1226289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1226289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        69384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        69384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    159672086                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159672086                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18673.945002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18673.945002                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17673.945002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17673.945002                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    159602702                       # number of overall hits
system.cpu.icache.overall_hits::total       159602702                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   1295673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1295673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        69384                       # number of overall misses
system.cpu.icache.overall_misses::total         69384                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1226289000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1226289000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        69384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        69384                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  68872                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           2301.281073                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        319413556                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.241003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             69384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         319413556                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.241003                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159672086                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        68872                       # number of writebacks
system.cpu.icache.writebacks::total             68872                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   159672086                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1463                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        400031091                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               400031090.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             54232408                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            45345402                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      6805707                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               96307035                       # Number of float alu accesses
system.cpu.num_fp_insts                      96307035                       # number of float instructions
system.cpu.num_fp_register_reads            145839479                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            86555738                       # number of times the floating registers were written
system.cpu.num_func_calls                      485460                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             114944808                       # Number of integer alu accesses
system.cpu.num_int_insts                    114944808                       # number of integer instructions
system.cpu.num_int_register_reads           235929590                       # number of times the integer registers were read
system.cpu.num_int_register_writes           83749144                       # number of times the integer registers were written
system.cpu.num_load_insts                    26947469                       # Number of load instructions
system.cpu.num_mem_refs                      36536530                       # number of memory refs
system.cpu.num_store_insts                    9589061                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                956446      0.51%      0.51% # Class of executed instruction
system.cpu.op_class::IntAlu                  84508940     45.01%     45.52% # Class of executed instruction
system.cpu.op_class::IntMult                  1071143      0.57%     46.09% # Class of executed instruction
system.cpu.op_class::IntDiv                      4095      0.00%     46.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                14896101      7.93%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCvt                     544      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::SimdAdd                    18362      0.01%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAlu                 14216088      7.57%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCvt                  1105818      0.59%     62.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                 3935337      2.10%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMult                      36      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdShift                  23724      0.01%     64.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd            11540282      6.15%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp              639425      0.34%     70.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             8692884      4.63%     75.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              155668      0.08%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            9306064      4.96%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt             129790      0.07%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::MemRead                 11391475      6.07%     86.61% # Class of executed instruction
system.cpu.op_class::MemWrite                 3995511      2.13%     88.73% # Class of executed instruction
system.cpu.op_class::FloatMemRead            15555994      8.29%     97.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5593550      2.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  187737291                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    200015545500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    82                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst        69384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          69384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100237.582971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100237.582971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90237.582971                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90237.582971                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          65015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    437938000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    437938000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.062968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    394248000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    394248000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.062968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4369                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         43403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88208.127318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88208.127318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78208.127318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78208.127318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             30459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30459                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1141766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1141766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.298228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.298228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           12944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12944                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1012326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1012326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.298228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.298228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        12944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12944                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        48238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher        31185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         79423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118854.951797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 84440.520688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95402.794807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 108854.951797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 74440.520688                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85402.794807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         44815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        23862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             68677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    406840500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    618357933                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1025198433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.070961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.234824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         3423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         7323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    372610500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    545127933                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    917738433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.234824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.135301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3423                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         7323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10746                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        68872                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        68872                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        68872                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            68872                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       103549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       103549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       103549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           103549                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            69384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher        31185                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               192210                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100237.582971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94617.614713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 84440.520688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92836.609751                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90237.582971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84617.614713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 74440.520688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82836.609751                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                65015                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                75274                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        23862                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164151                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    437938000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1548606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    618357933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2604902433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.062968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.178599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.234824                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.145981                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4369                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         7323                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28059                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    394248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1384936500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    545127933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2324312433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.062968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.178599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.234824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.145981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         7323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28059                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           69384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher        31185                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              192210                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 100237.582971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94617.614713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 84440.520688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92836.609751                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90237.582971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84617.614713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 74440.520688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82836.609751                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               65015                       # number of overall hits
system.l2.overall_hits::.cpu.data               75274                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        23862                       # number of overall hits
system.l2.overall_hits::total                  164151                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    437938000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1548606500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    618357933                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2604902433                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.062968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.178599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.234824                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.145981                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4369                       # number of overall misses
system.l2.overall_misses::.cpu.data             16367                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         7323                       # number of overall misses
system.l2.overall_misses::total                 28059                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    394248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1384936500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    545127933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2324312433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.062968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.178599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.234824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         7323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28059                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                            719                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         7129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19872                       # Occupied blocks per task id
system.l2.tags.avg_refs                     13.645568                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3091107                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst      3842.993205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15543.622842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  7011.559611                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.117279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.474354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.213976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.805608                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          7138                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         20202                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.217834                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.616516                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     28059                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3091107                       # Number of tag accesses
system.l2.tags.tagsinuse                 26398.175658                       # Cycle average of tags in use
system.l2.tags.total_refs                      382881                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 587                       # number of writebacks
system.l2.writebacks::total                       587                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    6982319.71                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41700.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      7323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22950.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         8.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      8.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      21.71                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1397971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1397971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1397971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5237033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      2343178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8978182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         187825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1397971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5237033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      2343178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9166008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         187825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               187825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         4027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    454.611373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   272.457698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.884682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1020     25.33%     25.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          817     20.29%     45.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          370      9.19%     54.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          289      7.18%     61.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          170      4.22%     66.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          122      3.03%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      2.06%     71.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           65      1.61%     72.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1091     27.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4027                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1795712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1795776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   36288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                37568                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       279616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        279616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         279616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1047488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       468672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1795776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           37568                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         7323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     49399.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43611.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     32830.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       279616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1047424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       468672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1397971.339182733558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5236712.963393137790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 2343177.870642059483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    215827500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    713791558                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    240420580                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          587                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 7366722951.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        36288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 181425.898218496208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4324266372500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               58695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                534                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         7323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          587                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                587                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    85.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.373068207750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     824.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    109.992347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3842.691783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           33     97.06%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      2.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   23302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     28059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28059                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       28059                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.12                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    24163                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  140290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  200015530500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1170039638                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    643952138                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.676471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.651130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.944541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     64.71%     64.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.94%     67.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     32.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      587                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  587                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        587                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                73.08                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     429                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            353763660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 17921400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3006173160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            257.660245                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    128981500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     390520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 188198431250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4280357004                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     424798775                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6592456971                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             64458240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  9517860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1643654880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               103530000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         923189280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      45410758200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            51536054550                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         199071201475                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2808360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            211630740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 10874220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1090335900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            246.571792                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     41807000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     136760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 195875604250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1225110004                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     345158771                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2391105475                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             22676640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5764605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       470442720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                96804120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         323300640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      47085942780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            49318191435                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         199491584979                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1833344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1833344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1833344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            32662567                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          147151966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28059                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28778                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              15115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          587                       # Transaction distribution
system.membus.trans_dist::CleanEvict              132                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12944                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15115                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       207640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       367454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                575094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8848384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14488000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               23336384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 200015545500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          372522017                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         104076000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         184239000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     37568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           192929                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003943                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 192926    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             192929                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       190674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       382884                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                             719                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            148807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       104136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43403                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43403                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         69384                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        79423                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
