****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:08:11 2022
****************************************


  Startpoint: inp[13] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[13] (in)                            0.000      0.000 r
  U92/Y (AND2X1)                       3085984.000
                                                  3085984.000 r
  U93/Y (INVX1)                        1071484.000
                                                  4157468.000 f
  U161/Y (NAND2X1)                     1360704.000
                                                  5518172.000 r
  U162/Y (INVX1)                       1374732.000
                                                  6892904.000 f
  U33/Y (AND2X1)                       2865792.000
                                                  9758696.000 f
  U34/Y (INVX1)                        -547172.000
                                                  9211524.000 r
  U167/Y (NAND2X1)                     1905844.000
                                                  11117368.000 f
  U70/Y (AND2X1)                       3552892.000
                                                  14670260.000 f
  U71/Y (INVX1)                        -569268.000
                                                  14100992.000 r
  U168/Y (NAND2X1)                     2267848.000
                                                  16368840.000 f
  U55/Y (AND2X1)                       2810224.000
                                                  19179064.000 f
  U56/Y (INVX1)                        -564164.000
                                                  18614900.000 r
  U29/Y (AND2X1)                       2416928.000
                                                  21031828.000 r
  U30/Y (INVX1)                        1092208.000
                                                  22124036.000 f
  U174/Y (NAND2X1)                     958356.000 23082392.000 r
  U113/Y (XNOR2X1)                     8154744.000
                                                  31237136.000 r
  U112/Y (INVX1)                       1490692.000
                                                  32727828.000 f
  U39/Y (AND2X1)                       3518720.000
                                                  36246548.000 f
  U40/Y (INVX1)                        -547300.000
                                                  35699248.000 r
  U193/Y (NAND2X1)                     2268424.000
                                                  37967672.000 f
  U84/Y (AND2X1)                       3544732.000
                                                  41512404.000 f
  U85/Y (INVX1)                        -564036.000
                                                  40948368.000 r
  U86/Y (AND2X1)                       2416928.000
                                                  43365296.000 r
  U87/Y (INVX1)                        1092208.000
                                                  44457504.000 f
  U195/Y (NAND2X1)                     953264.000 45410768.000 r
  U196/Y (AND2X1)                      4259648.000
                                                  49670416.000 r
  U197/Y (NAND2X1)                     1497288.000
                                                  51167704.000 f
  U94/Y (AND2X1)                       3544840.000
                                                  54712544.000 f
  U95/Y (INVX1)                        -556920.000
                                                  54155624.000 r
  U207/Y (NAND2X1)                     2565696.000
                                                  56721320.000 f
  U208/Y (INVX1)                       -647608.000
                                                  56073712.000 r
  U209/Y (NAND2X1)                     1523544.000
                                                  57597256.000 f
  U212/Y (NAND2X1)                     615748.000 58213004.000 r
  U88/Y (AND2X1)                       2334384.000
                                                  60547388.000 r
  U216/Y (NAND2X1)                     1465856.000
                                                  62013244.000 f
  U58/Y (AND2X1)                       3544712.000
                                                  65557956.000 f
  U59/Y (INVX1)                        -571132.000
                                                  64986824.000 r
  U218/Y (NAND2X1)                     2263808.000
                                                  67250632.000 f
  U219/Y (AND2X1)                      2990120.000
                                                  70240752.000 f
  out[0] (out)                            0.000   70240752.000 f
  data arrival time                               70240752.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -70240752.000
  ---------------------------------------------------------------
  slack (MET)                                     129759248.000


1
