// Seed: 2180438212
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    output tri1 id_12
);
  assign id_12 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    output wire id_9,
    inout wor id_10,
    input wor id_11,
    input supply0 id_12,
    input wor id_13,
    input wor id_14,
    input supply0 id_15,
    output tri1 id_16,
    input tri id_17
);
  assign id_16 = -1;
  or primCall (id_16, id_8, id_11, id_5, id_7, id_10, id_0, id_13, id_17, id_12, id_3, id_4, id_2);
  module_0 modCall_1 (
      id_9,
      id_16,
      id_17,
      id_2,
      id_2,
      id_13,
      id_9,
      id_10,
      id_11,
      id_17,
      id_5,
      id_15,
      id_16
  );
  assign modCall_1.id_2 = 0;
  assign id_10 = id_3;
  logic id_19;
  ;
  assign id_1 = -1;
endmodule
