// Seed: 1725188980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_13 = 32'd54,
    parameter id_2  = 32'd39,
    parameter id_6  = 32'd78
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire _id_13;
  output wire id_12;
  output wire id_11;
  output wire _id_10;
  input wire id_9;
  output supply1 id_8;
  output wire id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire _id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_17,
      id_4,
      id_4,
      id_20
  );
  assign id_8 = -1;
  logic [(  1  ) : (  id_2  )  ==  id_10] id_21;
  ;
  logic [id_13  +  id_6 : 1] id_22;
  wire id_23;
  wire id_24;
endmodule
