{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551899604436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551899604436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 14:13:24 2019 " "Processing started: Wed Mar 06 14:13:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551899604436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551899604436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551899604436 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1551899605217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x32_SRAM " "Found entity 1: Arena_16x32_SRAM" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899605326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899605326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16x4_sram_with_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16x4_sram_with_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x4_SRAM_with_Decoder " "Found entity 1: Arena_16x4_SRAM_with_Decoder" {  } { { "Arena_16x4_SRAM_with_Decoder.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899605342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899605342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_4to16decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_4to16decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4to16Decoder-Arena_Arch_4to16Decoder " "Found design unit 1: Arena_4to16Decoder-Arena_Arch_4to16Decoder" {  } { { "../Arena_4to16Decoder/Arena_4to16Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4to16Decoder " "Found entity 1: Arena_4to16Decoder" {  } { { "../Arena_4to16Decoder/Arena_4to16Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16x4_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16x4_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x4_SRAM " "Found entity 1: Arena_16x4_SRAM" {  } { { "Arena_16x4_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_SRAM " "Found entity 1: Arena_SRAM" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_control_srlatch/arena_control_srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_control_srlatch/arena_control_srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control_SRLatch " "Found entity 1: Arena_Control_SRLatch" {  } { { "../Arena_Control_SRLatch/Arena_Control_SRLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_srlatch/arena_srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_srlatch/arena_srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_SRLatch " "Found entity 1: Arena_SRLatch" {  } { { "../Arena_SRLatch/Arena_SRLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_dlatch/arena_dlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_dlatch/arena_dlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_DLatch " "Found entity 1: Arena_DLatch" {  } { { "../Arena_DLatch/Arena_DLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_16x1_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_16x1_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x1_SRAM " "Found entity 1: Arena_16x1_SRAM" {  } { { "../Arena_SRAM/Arena_16x1_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_3to8decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_3to8decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_3to8Decoder " "Found entity 1: Arena_3to8Decoder" {  } { { "../Arena_4to16Decoder/Arena_3to8Decoder.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_3to8Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Dec_To_Hex-Arena_Arch_Dec_To_Hex " "Found design unit 1: Arena_Dec_To_Hex-Arena_Arch_Dec_To_Hex" {  } { { "../Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Dec_To_Hex " "Found entity 1: Arena_Dec_To_Hex" {  } { { "../Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_32bitdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_32bitdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32BitDivider-Arena_Arch_32BitDivider " "Found design unit 1: Arena_32BitDivider-Arena_Arch_32BitDivider" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32BitDivider " "Found entity 1: Arena_32BitDivider" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899606092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899606092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_16x32_SRAM " "Elaborating entity \"Arena_16x32_SRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551899606186 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 304 383 400 391 "Arena_OUT\[0\]" "" } { 328 376 400 328 "" "" } { 304 660 680 404 "Arena_OUT\[1\]" "" } { 328 400 680 328 "" "" } { 328 680 960 328 "" "" } { 304 943 960 391 "Arena_OUT\[2\]" "" } { 304 1239 1256 399 "Arena_OUT\[3\]" "" } { 328 9984 9984 400 "" "" } { 328 960 1256 328 "" "" } { 328 1256 1536 328 "" "" } { 304 1519 1536 391 "Arena_OUT\[4\]" "" } { 304 1823 1840 391 "Arena_OUT\[5\]" "" } { 328 1536 1840 328 "" "" } { 328 1840 2136 328 "" "" } { 312 2119 2136 399 "Arena_OUT\[6\]" "" } { 312 2423 2440 407 "Arena_OUT\[7\]" "" } { 328 2136 2440 328 "" "" } { 328 2440 2728 328 "" "" } { 312 2711 2728 399 "Arena_OUT\[8\]" "" } { 328 2728 3032 328 "" "" } { 312 3007 3032 399 "Arena_OUT\[9\]" "" } { 312 3319 3336 400 "Arena_OUT\[10\]" "" } { 328 3032 3336 328 "" "" } { 328 3336 3640 328 "" "" } { 312 3623 3640 400 "Arena_OUT\[11\]" "" } { 328 3640 3952 328 "" "" } { 312 3927 3952 400 "Arena_OUT\[12\]" "" } { 328 3952 4256 328 "" "" } { 312 4239 4256 400 "Arena_OUT\[13\]" "" } { 328 4256 4544 328 "" "" } { 312 4527 4544 400 "Arena_OUT\[14\]" "" } { 328 4544 4848 328 "" "" } { 312 4824 4848 401 "Arena_OUT\[15\]" "" } { 328 4848 5176 328 "" "" } { 312 5151 5176 400 "Arena_OUT\[16\]" "" } { 328 5176 5472 328 "" "" } { 312 5455 5472 400 "Arena_OUT\[17\]" "" } { 328 5472 5760 328 "" "" } { 312 5743 5760 400 "Arena_OUT\[18\]" "" } { 328 5760 6064 328 "" "" } { 312 6047 6064 400 "Arena_OUT\[19\]" "" } { 328 6064 6368 328 "" "" } { 312 6351 6368 400 "Arena_OUT\[20\]" "" } { 328 6368 6656 328 "" "" } { 312 6639 6656 400 "Arena_OUT\[21\]" "" } { 328 6656 6952 328 "" "" } { 312 6927 6952 400 "Arena_OUT\[22\]" "" } { 328 6952 7256 328 "" "" } { 312 7239 7256 400 "Arena_OUT\[23\]" "" } { 328 7256 7568 328 "" "" } { 312 7551 7568 400 "Arena_OUT\[24\]" "" } { 328 7568 7864 328 "" "" } { 312 7847 7864 392 "Arena_OUT\[25\]" "" } { 328 7864 8160 328 "" "" } { 312 8135 8160 400 "Arena_OUT\[26\]" "" } { 328 8160 8464 328 "" "" } { 312 8440 8464 401 "Arena_OUT\[27\]" "" } { 328 8464 8808 328 "" "" } { 312 8791 8808 400 "Arena_OUT\[28\]" "" } { 328 8808 9112 328 "" "" } { 312 9087 9112 400 "Arena_OUT\[29\]" "" } { 328 9112 9400 328 "" "" } { 312 9383 9400 400 "Arena_OUT\[30\]" "" } { 328 9400 9704 328 "" "" } { 328 9704 9984 328 "" "" } { 312 9688 9704 409 "Arena_OUT\[31\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1551899606217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_16x1_SRAM Arena_16x1_SRAM:inst11 " "Elaborating entity \"Arena_16x1_SRAM\" for hierarchy \"Arena_16x1_SRAM:inst11\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst11" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 120 168 384 216 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899606248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_SRAM Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2 " "Elaborating entity \"Arena_SRAM\" for hierarchy \"Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2\"" {  } { { "../Arena_SRAM/Arena_16x1_SRAM.bdf" "inst2" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf" { { -1664 288 528 -1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899606248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_DLatch Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2\|Arena_DLatch:DLatch1 " "Elaborating entity \"Arena_DLatch\" for hierarchy \"Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2\|Arena_DLatch:DLatch1\"" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "DLatch1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 280 512 696 376 "DLatch1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899606248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32BitDivider Arena_32BitDivider:inst " "Elaborating entity \"Arena_32BitDivider\" for hierarchy \"Arena_32BitDivider:inst\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { -240 -208 56 -128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899606420 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet0 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet0\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet1 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet1\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet2 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet2\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet3 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet3\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899606420 "|Arena_32BitDivider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_4to16Decoder Arena_4to16Decoder:inst10 " "Elaborating entity \"Arena_4to16Decoder\" for hierarchy \"Arena_4to16Decoder:inst10\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst10" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 8 -120 112 88 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899606435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551899615873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899615873 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_WE " "No output dependent on input pin \"Arena_WE\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 224 -168 8 240 "Arena_WE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899615935 "|Arena_16x32_SRAM|Arena_WE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_Address\[2\] " "No output dependent on input pin \"Arena_Address\[2\]\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899615935 "|Arena_16x32_SRAM|Arena_Address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_Address\[3\] " "No output dependent on input pin \"Arena_Address\[3\]\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899615935 "|Arena_16x32_SRAM|Arena_Address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_Address\[0\] " "No output dependent on input pin \"Arena_Address\[0\]\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899615935 "|Arena_16x32_SRAM|Arena_Address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_Address\[1\] " "No output dependent on input pin \"Arena_Address\[1\]\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899615935 "|Arena_16x32_SRAM|Arena_Address[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1551899615935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551899615935 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551899615935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551899615935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551899615935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551899615982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 14:13:35 2019 " "Processing ended: Wed Mar 06 14:13:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551899615982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551899615982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551899615982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551899615982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551899617513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551899617513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 14:13:36 2019 " "Processing started: Wed Mar 06 14:13:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551899617513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551899617513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551899617513 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1551899617701 ""}
{ "Info" "0" "" "Project  = Arena_16x4_SRAM" {  } {  } 0 0 "Project  = Arena_16x4_SRAM" 0 0 "Fitter" 0 0 1551899617701 ""}
{ "Info" "0" "" "Revision = Arena_16x4_SRAM" {  } {  } 0 0 "Revision = Arena_16x4_SRAM" 0 0 "Fitter" 0 0 1551899617701 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1551899617826 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Arena_16x4_SRAM EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Arena_16x4_SRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551899617841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551899617888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551899617888 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551899617982 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1551899618013 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551899618857 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551899618857 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551899618857 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1620 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551899618857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1621 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551899618857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1622 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551899618857 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1551899618857 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[31\] " "Pin Arena_OUT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[31] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1575 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[30\] " "Pin Arena_OUT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[30] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1576 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[29\] " "Pin Arena_OUT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[29] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1577 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[28\] " "Pin Arena_OUT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[28] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1578 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[27\] " "Pin Arena_OUT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[27] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1579 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[26\] " "Pin Arena_OUT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[26] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1580 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[25\] " "Pin Arena_OUT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[25] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1581 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[24\] " "Pin Arena_OUT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[24] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1582 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[23\] " "Pin Arena_OUT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[23] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1583 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[22\] " "Pin Arena_OUT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[22] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1584 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[21\] " "Pin Arena_OUT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[21] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1585 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[20\] " "Pin Arena_OUT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[20] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1586 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[19\] " "Pin Arena_OUT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[19] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1587 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[18\] " "Pin Arena_OUT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[18] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1588 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[17\] " "Pin Arena_OUT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[17] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1589 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[16\] " "Pin Arena_OUT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[16] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1590 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[15\] " "Pin Arena_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[15] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1591 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[14\] " "Pin Arena_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[14] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1592 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[13\] " "Pin Arena_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[13] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1593 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[12\] " "Pin Arena_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[12] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1594 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[11\] " "Pin Arena_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[11] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1595 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[10\] " "Pin Arena_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[10] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1596 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[9\] " "Pin Arena_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[9] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1597 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[8\] " "Pin Arena_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[8] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1598 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[7\] " "Pin Arena_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[7] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1599 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[6\] " "Pin Arena_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[6] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1600 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[5\] " "Pin Arena_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[5] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1601 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[4\] " "Pin Arena_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[4] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1602 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[3\] " "Pin Arena_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[3] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1603 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[2\] " "Pin Arena_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[2] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1604 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[1\] " "Pin Arena_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[1] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1605 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OUT\[0\] " "Pin Arena_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OUT[0] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 192 368 336 "Arena_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1606 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_WE " "Pin Arena_WE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_WE } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 224 -168 8 240 "Arena_WE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_Address\[2\] " "Pin Arena_Address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_Address[2] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_Address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1608 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_Address\[3\] " "Pin Arena_Address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_Address[3] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_Address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1607 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_Address\[0\] " "Pin Arena_Address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_Address[0] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_Address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1610 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_Address\[1\] " "Pin Arena_Address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_Address[1] } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_Address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1609 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_CS " "Pin Arena_CS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_CS } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 248 -168 8 264 "Arena_CS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1612 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_OE " "Pin Arena_OE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_OE } } } { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 320 -168 8 336 "Arena_OE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_OE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 0 { 0 ""} 0 1613 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551899619013 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1551899619013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Arena_16x4_SRAM.sdc " "Synopsys Design Constraints File file not found: 'Arena_16x4_SRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1551899619185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551899619185 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1551899619185 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1551899619185 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1551899619185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551899619185 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551899619185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551899619185 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551899619185 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551899619185 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551899619185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551899619185 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551899619185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551899619185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1551899619185 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551899619185 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 7 32 0 " "Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 7 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1551899619185 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1551899619185 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1551899619185 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551899619201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551899619201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551899619201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551899619201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551899619201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551899619201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551899619201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551899619201 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1551899619201 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1551899619201 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551899619247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551899621919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551899622044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551899622060 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551899622325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551899622325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551899622388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1551899623357 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551899623357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551899623700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1551899623716 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1551899623716 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551899623716 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1551899623732 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551899623732 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[31\] 0 " "Pin \"Arena_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[30\] 0 " "Pin \"Arena_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[29\] 0 " "Pin \"Arena_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[28\] 0 " "Pin \"Arena_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[27\] 0 " "Pin \"Arena_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[26\] 0 " "Pin \"Arena_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[25\] 0 " "Pin \"Arena_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[24\] 0 " "Pin \"Arena_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[23\] 0 " "Pin \"Arena_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[22\] 0 " "Pin \"Arena_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[21\] 0 " "Pin \"Arena_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[20\] 0 " "Pin \"Arena_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[19\] 0 " "Pin \"Arena_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[18\] 0 " "Pin \"Arena_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[17\] 0 " "Pin \"Arena_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[16\] 0 " "Pin \"Arena_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[15\] 0 " "Pin \"Arena_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[14\] 0 " "Pin \"Arena_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[13\] 0 " "Pin \"Arena_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[12\] 0 " "Pin \"Arena_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[11\] 0 " "Pin \"Arena_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[10\] 0 " "Pin \"Arena_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[9\] 0 " "Pin \"Arena_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[8\] 0 " "Pin \"Arena_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[7\] 0 " "Pin \"Arena_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[6\] 0 " "Pin \"Arena_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[5\] 0 " "Pin \"Arena_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[4\] 0 " "Pin \"Arena_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[3\] 0 " "Pin \"Arena_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[2\] 0 " "Pin \"Arena_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[1\] 0 " "Pin \"Arena_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_OUT\[0\] 0 " "Pin \"Arena_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1551899623747 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1551899623747 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551899624028 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551899624044 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551899624191 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551899624719 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1551899624861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/output_files/Arena_16x4_SRAM.fit.smsg " "Generated suppressed messages file C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/output_files/Arena_16x4_SRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551899625003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551899625252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 14:13:45 2019 " "Processing ended: Wed Mar 06 14:13:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551899625252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551899625252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551899625252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551899625252 ""}
