THC63LVD1023B_Rev.3.1_E
                                          THC63LVD1023B
                                     160MHz 67Bits LVDS Transmitter
General Description                                                                          Features
The THC63LVD1023B transmitter is designed to suport                                          • Wide dot clock range suited for TV Signal (480i-
Single Link transmission between Host and Flat Panel                                             1080p), PC Signal (VGA-QXGA)
Display up to 1080p(60Hz) resolutions and Dual Link                                              TTL/CMOS Input: 10-160MHz
transmission between Host and Flat Panel Display up to                                           LVDS Output: 20-160MHz
1080p(120Hz).
                                                                                             •   PLL requires No external components
The THC63LVD1023B converts 67bits of CMOS/TTL
data into LVDS (Low Voltage Differential Signaling)                                          •   Flexible Input/Output mode
data stream. The transmitter can be programmed for ris-                                          1. Single/Dual TTL IN, Single/Dual LVDS OUT
ing edge or falling edge clocks through a dedicated pin,                                         2. Double edge input for Single TTL IN/Dual LVDS OUT
and support double edge inputs.                                                                  3. Input port SW for Single TTL IN/Dual LVDS OUT
In Dual Link, the transmit clock frequency of 160MHz,
                                                                                                 4. Asynchronous Dual TTL IN/Dual LVDS OUT
67bits of RGB data are transmitted at an effective rate
of 1.12Gbps per LVDS channel.                                                                •   Clock edge selectable
In Asynchronous mode, the THC63LVD1023B has 2                                                •   3 LVDS data mapping for simplifying PCB layout.
independent 35Bits Transmitter.                                                              •   Pseudo Random pattern generation circuit
                                                                                             •   Supports Reduced swing LVDS for Low EMI
                                                                                             •   Power down mode
                                                                                             •   Low power single 3.3V CMOS design
                                                                                             •   Backward compatible with THC63LVD1023
                                                                                             •   144pin LQFP
Block Diagram
                                                                                                                         TA1 +/-
                         R1[9:0]
                                                                                                  PARALLEL TO SERIAL
                                                            5) Input Port SW
                         G1[9:0]
                                     32                                               35                                 TB1 +/-
           DATA Port1    B1[9:0]
                        CONT1[2:1]                                                                                                       LVDS OUTPUT
                                                            6) Crosspoint
                                                                                                                         TC1 +/-             Port1
                          R2[9:0]
                          G2[9:0]
                                     32                                                                                  TD1 +/-
                                           Data Formatter
           DATA Port2     B2[9:0]
                        CONT2[2:1]                          1) DEMUX
                         Hsync1                             2) MUX                                                       TE1 +/-
                         Vsync1                             3) Distribution
                          DE1         6
                         Hsync2                             4) DDR
                         Vsync2
                                                                                                                         TA2 +/-
                          DE2
                                                                                                  PARALLEL TO SERIAL
                  R/F                                                                                                    TB2 +/-
                  RS                                                                    35                                               LVDS OUTPUT
                                                                                                                         TC2 +/-             Port2
                  MAP
                  MODE[3:0]                                                                                              TD2 +/-
                  /PDWN
                  PRBS                                                                                                   TE2 +/-
                  ASYNC
                                                                                                                         TCLK1 +/-
                  CLKIN1
                                                                               MUX     PLL
                  CLKIN2
                                                                                                                         TCLK2 +/-
           TRANSMITTER CLOCK IN
               (10 to 160MHz)                                                                                          (20 to 160MHz)
Copyright©2015 THine Electronics, Inc.                                                  1/26                                            THine Electronics, Inc.
                                                                                     Security E


THC63LVD1023B _Rev.3.1_E
Pin Out (top view)
                   B16/TD15
                   B15/TD14
                   B14/TD13
                   GND
                   VCC
                   B13/TD12
                   B12/TD11
                   B11/TD10
                   B10/TC16
                   G19/TC15
                   G18/TC14
                   G17/TC13
                   G16/TC12
                   G15/TC11
                   GND
                   VCC
                   G14/TC10
                   G13/TB16
                   G12/TB15
                   G11/TB14
                   G10/TB13
                   R19/TB12
                   R18/TB11
                   R17/TB10
                   R16/TA16
                   GND
                   VCC
                   R15/TA15
                   R14/TA14
                   R13/TA13
                   R12/TA12
                   R11/TA11
                   R10/TA10
                   PGND
                   PVCC
                   PGND
                   108
                   107
                   106
                   105
                   104
                   103
                   102
                   101
                   100
                    99
                    98
                    97
                    96
                    95
                    94
                    93
                    92
                    91
                    90
                    89
                    88
                    87
                    86
                    85
                    84
                    83
                    82
                    81
                    80
                    79
                    78
                    77
                    76
                    75
                    74
                    73
     N/C     109                                                72   LGND
B17/TD16     110                                                71   TA1-
B18/TE10     111                                                70   TA1+
B19/TE11     112                                                69   TB1-
     VCC     113                                                68   TB1+
     GND     114                                                67   LVCC
R20/TE12     115                                                66   LGND
R21/TE13     116                                                65   TC1-
R22/TE14     117                                                64   TC1+
R23/TE15     118                                                63   TCLK1-
R24/TE16     119                                                62   TCLK1+
R25/TA20     120                                                61   LVCC
R26/TA21     121                                                60   LGND
R27/TA22     122                                                59   TD1-
R28/TA23     123                                                58   TD1+
R29/TA24     124                                                57   TE1-
     VCC     125                                                56   TE1+
     GND     126                                                55   LVCC
G20/TA25     127                                                54   LGND
G21/TA26     128                                                53   TA2-
G22/TB20     129                                                52   TA2+
G23/TB21     130                                                51   TB2-
G24/TB22     131                                                50   TB2+
G25/TB23     132                                                49   LVCC
G26/TB24     133                                                48   LGND
G27/TB25     134                                                47   TC2-
G28/TB26     135                                                46   TC2+
G29/TC20     136                                                45   TCLK2-
     VCC     137                                                44   TCLK2+
     GND     138                                                43   LVCC
B20/TC21     139                                                42   LGND
B21/TC22     140                                                41   TD2-
B22/TC23     141                                                40   TD2+
B23/TC24     142                                                39   TE2-
B24/TC25     143                                                38   TE2+
B25/TC26     144                                                37   LGND
                    1
                    2
                    3
                    4
                    5
                    6
                    7
                    8
                    9
                   10
                   11
                   12
                   13
                   14
                   15
                   16
                   17
                   18
                   19
                   20
                   21
                   22
                   23
                   24
                   25
                   26
                   27
                   28
                   29
                   30
                   31
                   32
                   33
                   34
                   35
                   36
                   B26/TD20
                   B27/TD21
                   VCC
                   GND
                   B28/TD22
                   B29/TD23
                   HSYNC1/TD24
                   VSYNC1/TD25
                   DE1/TD26
                   HSYNC2/TE20
                   VSYNC2/TE21
                   DE2/TE22
                   VCC
                   GND
                   CLKIN1
                   CLKIN2
                   CONT11/TE23
                   CONT12/TE24
                   CONT21/TE25
                   CONT22/TE26
                   R/F
                   RS
                   MODE3
                   MAP
                   MODE1
                   MODE0
                   MODE2
                   ASYNC
                   N/C
                   /PDWN
                   PRBS
                   Reserved
                   N/C
                   PGND
                   PVCC
                   PGND
 Copyright©2015 THine Electronics, Inc.      2/26      THine Electronics, Inc.
                                          Security E


    THC63LVD1023B _Rev.3.1_E
Pin Description
           Pin Name
   ASYNC=L        ASYNC=H            Pin #    Type                            Description
          TA1+, TA1-                70, 71
          TB1+, TB1-                68, 69
                                                       The 1st Link.
          TC1+, TC1-                64, 65
                                                       The 1st pixel output data when Dual-Link.
          TD1+, TD1-                58, 59
          TE1+, TE1-                56, 57
       TCLK1+, TCLK1-               62, 63             LVDS Clock Out for 1st and 2nd Link.
          TA2+, TA2-                52, 53
          TB2+, TB2-                50, 51
                                                       The 2nd Link.
          TC2+, TC2-                46, 47
                                                       These pins are disabled when Single Link.
          TD2+, TD2-                40, 41
          TE2+, TE2-                38, 39
                                              LVDS     See following table.
                                              OUT         ASYNC     MODE0     MODE1   MODE2    Description
                                                             H         x        x        L       Case1
                                                             H         x        x       H        Case2
                                                             L         L        x        x       Case3
                                                             L        H         L        x       Case4
                                                             L        H         H        L       Case4
       TCLK2+, TCLK2-               44, 45                   L        H         H       H        Case3
                                                       Case1: LVDS Clock out for 2nd link.
                                                       Case2: LVDS Clock out for 1st link.
                                                       Case3: Additional LVDS Clock out.
                                                               Identical to TCLK1+/-
                                                       Case4: Not available (High-Impedance)
                 TB12~TB10,        87 - 84,
   R19 ~ R10
                 TA16~TA10          81 - 76
                                                       ASYNC=L
                TC15~TC10,         99 - 95,
   G19 ~ G10                                             The 1st Pixel Data Inputs.
                 TB16~TB13          92 - 88    IN
                                                       ASYNC=H
                 TE11~TE10,       112 -110,
                                                         Data Inputs.
   B19 ~ B10    TD16~TD10,        108 -106,
                     TC16         103 - 100
                 TA24~TA20,
   R29 ~ R20                      124 - 115
                 TE16~TE12
                                                       ASYNC=L
                    TC20,
                                                         The 2nd Pixel Data Inputs.
   G29 ~ G20     TB26~TB20,       136 - 127    IN
                 TA26~TA25                             ASYNC=H
                                  6, 5, 2, 1,            Data Inputs.
                TD23~TD20,
   B29 ~ B20
                 TC26~TC21        144 - 139
     Copyright©2015 THine Electronics, Inc.         3/26                             THine Electronics, Inc.
                                                 Security E


 THC63LVD1023B _Rev.3.1_E
 Pin Description (Continued)
          Pin Name
 ASYNC=L         ASYNC=H             Pin #          Type                              Description
 CONT11 *1,
                TE23,TE24           17, 18
 CONT12 *1                                                    ASYNC=L: CONTROL Data Inputs.
                                                      IN
 CONT21 , *1                                                  ASYNC=H: Data Inputs.
                TE25,TE26           19, 20
 CONT22 *1
                                                              ASYNC=L: Data Enable Inputs.
  DE1,DE2       TD26,TE22            9,12             IN
                                                              ASYNC=H: Data Inputs.
  VSYNC1,                                                     ASYNC=L: Vsync Inputs.
                TD25,TE21            8,11             IN
  VSYNC2                                                      ASYNC=H: Data Inputs
  HSYNC1,                                                     ASYNC=L: Hsync Inputs.
                TD24,TE20            7,10             IN
  HSYNC2                                                      ASYNC=H: Data Inputs
                                                              Clock Input of following cases.
                                                                          ASYNC      MODE1      MODE0        MODE3
                                                                             H          x           x           x
           CLKIN1                     15              IN                      L         L           x           x
                                                                              L         H           L           H
                                                                              L         H           H           x
                                                              Clock Input of following cases.
                                                                           ASYNC     MODE1       MODE0       MODE3
           CLKIN2                     16              IN                     H          x           x            x
                                                                              L         H           L            L
                                                              Input Clock Triggering Edge Select.
             R/F                      21              IN
                                                              H: Rising edge, L: Falling edge
                                                              LVDS swing mode, VREF select. See Fig4, 5.
                                                                                         LVDS         Small Swing
                                                                             RS
                                                                                        Swing        Input Support
                                                                            VIHM        350mV             N/A
             RS                       22              IN
                                                                            VIMM        350mV          RS=VREFa
                                                                            VILM        200mV             N/A
                                                                          a. VREF is Input Reference Voltage.
                                                              LVDS mapping table select.
             MAP                                                           MAP                Mapping Mode
     (See Fig7 to 9 and               24              IN                   VIHM              Mapping MODE1
                                                                           VILM              Mapping MODE2
        Table4 to10)
                                                                           VIMM              Mapping MODE3
                                                               Pixel Data Mode.
                                                                   MODE1      MODE0                     Mode
                                                                      L          L           Dual Link (Dual-in/Dual-out)
      MODE1, MODE0                  25, 26            IN              H          L          Dual Link (Single-in/Dual-out)
                                                                      L          H         Single Link (Dual-in/Single-out)
                                                                      H          H        Single Link (Single-in/Single-out)
*1: CONT## are DATA pins that user can use as data like RGB data.
   Copyright©2015 THine Electronics, Inc.                 4/26                                 THine Electronics, Inc.
                                                       Security E


      THC63LVD1023B _Rev.3.1_E
               Pin Name
    ASYNC=L            ASYNC=H                Pin #             Type                                 Description
                                                                             The use of these multi-function depends on the setting
                                                                             of MODE<1:0> or ASYNC.
                                                                               ASYNC=H(MODE<1:0>=Don’t care.)
                                                                                  H: Cross point switching enable.
                                                                                  L: Cross point switching disable.
                MODE2                                                          ASYNC=L
                                                27                IN
              (See Fig.5)                                                        MODE<1:0>=HH(Single-in/Single-out Mode)
                                                                                    H: Distribution function enable.
                                                                                    L: Distribution function disable.
                                                                                 MODE<1:0>=HL(Single-in/Dual-out Mode)
                                                                                    H: DDR (Double Edge input) function enable.
                                                                                    L: DDR (Double Edge input) function disable.
                                                                             Input port switching function enable when
                                                                             MODE<1:0>=HL(Single-in/Dual-out Mode).
                MODE3                           23                IN
                                                                              H or Open: Port switch disable.
                                                                              L: Port switch enable.
                                                                             Asynchronous function enable.
                ASYNC                           28                IN          H: Asynchronous mode enable.(MODE<1:0>=Disable)
                                                                              L: Asynchronous mode disable.(MODE<1:0>=Enable)
                                                                             H: Normal operation,
                 /PDWN                          30                IN
                                                                             L: Power down (all outputs are Hi-Z)
                                                                             PRBS (Pseudo-Random Binary Sequence) generator
                                                                             is active in order to evaluate eye patterns when
                                                                             MODE<1:0> = LL (Dual-in/Dual-out mode) or
                PRBS *2                         31                IN         ASYNC=H
                                                                             H: PRBS generator is enable.
                                                                             L: Normal Operation
               Reserved                         32                IN         Must be tied to GND.
                   N/C                    29, 33, 109                        Must be Open.
                                         3, 13, 82, 93,
                   VCC                      104, 113,           Power        Power Supply Pins for TTL inputs and digital circuitry.
                                            125, 137
                                         4, 14, 83, 94,
                  GND                       105, 114,          Ground        Ground Pins for TTL inputs and digital circuitry.
                                            126, 138
                                           43, 49, 55,
                  LVCC                                          Power        Power Supply Pins for LVDS Outputs.
                                             61, 67
                                           37, 42, 48,
                  LGND                                         Ground        Ground Pins for LVDS Outputs.
                                        54, 60, 66, 72
                  PVCC                       35, 74             Power        Power Supply Pins for PLL circuitry.
                  PGND                  34, 36, 73, 75 Ground Ground Pins for PLL circuitry.
*2: Setting the PRBS pin high enables the internal test pattern generator. It generates Pseudo-Random Bit Sequence of
   223-1. The generated PRBS is fed into input data latches, formatted as VGA video like data, encoded and serialized
   into TXOUT output. This function is normally to be used for analyzing the signal integrity of the transmission
   channel including PCB traces, connectors, and cables.
       Copyright©2015 THine Electronics, Inc.                           5/26                                   THine Electronics, Inc.
                                                                    Security E


THC63LVD1023B _Rev.3.1_E
Absolute Maximum Ratings
  Supply Voltage (VCC)                                -0.3V ~ +4.0V
  CMOS/TTL Input Voltage                              -0.3V ~ (VCC + 0.3V)
  LVDS Driver Output Voltage                          -0.3V ~ (VCC + 0.3V)
  Output Current                                      -30mA ~ 30mA
  Junction Temperature                                +125 °C
  Storage Temperature Range                           -55 °C ~ +125 °C
  Reflow Peak Temperature / Time                      +260 °C / 10sec.
  Maximum Power Dissipation @+25 °C                   2.4W
Recommended Operating Conditions
                                   Parameter                               Min. Typ    Max    Units
                               All Supply Voltage                          3.0   3.3   3.6       V
                         Operating Ambient Temperature                     -20          70      °C
                               MODE<1:0>=LL                       Input     20         160     MHz
                               Dual-in/Dual-out                LVDS Output  20         160     MHz
                              MODE<1:0>=LH                        Input     10          80     MHz
                              Dual-in/Single-out               LVDS Output  20         160     MHz
                                          Single Edge Input       Input     40         160     MHz
     Clock         MODE<1:0>=HL              (MODE2=L)         LVDS Output  20          80     MHz
   Frequency       Single-in/Dual-out     Double Edge Input       Input     20          80     MHz
                                             (MODE2=H)         LVDS Output  20          80     MHz
                              MODE<1:0>=HH                        Input     20         160     MHz
                             Single-in/Single-out              LVDS Output  20         160     MHz
                                  ASYNC=H                         Input     20         160     MHz
                             Asynchronous Mode                 LVDS Output  20         160     MHz
 Copyright©2015 THine Electronics, Inc.               6/26                      THine Electronics, Inc.
                                                   Security E


     THC63LVD1023B_Rev.3.1_E
Electrical Characteristics
CMOS/TTL DC Specifications
                                                                                       VCC = VCC=PVCC=LVCC
  Symbol                    Parameter               Conditions         Min.       Typ.          Max.      Units
                                                   RS=Vccor GND             2.0                    VCC       V
     VIHa      High Level Data Input Voltage
                                                   RS=0.6~1.4V       VREFb+0.1                               V
                                                   RS=Vccor GND           GND                       0.8      V
     VILa      Low Level Data Input Voltage
                                                   RS=0.6~1.4V                                VREF-0.1       V
    VIHCc      High Level Control Input Voltage                             2.0                    VCC       V
    VILCc      Low Level Control Input Voltage                            GND                       0.8      V
    VIHMd      High Level Control Input Voltage                         0.8VCC                     VCC       V
    VIMMd      Middle Level Control Input Voltage                           0.6                     1.4      V
    VILMd      Low Level Control Input Voltage                            GND                  0.08VCC       V
     IINC      Input Current (except MODE3)        GND ≤ V IN ≤ V CC                               ± 10     μA
   IINCM3      Input Current (Only MODE3)          GND ≤ V IN ≤ V CC                               ± 20     μA
  a. CLKIN1,R10~R19,G10~G19,B10~B19,DE1,HSYNC1,VSYNC1,CONT11,CONT12
      CLKIN2,R20~R29,G20~G29,B20~B29,DE2,HSYNC2,VSYNC2,CONT21,CONT22
  b. VREF is input voltage of RS pin.
  c. R/F,MODE0,MODE1,MODE2,MODE3,PDWN,PRBS,ASYNC
  d. RS,MAP
LVDS Transmitter DC Specifications
                                                                                       VCC = VCC=PVCC=LVCC
  Symbol                 Parameter                   Conditions              Min.  Typ.    Max.      Units
                                                          Normal swing
                                                                              250    350     450      mV
                                                          RS= Vcc
    VOD        Differential Output Voltage     RL=100Ω
                                                          Reduced swing
                                                                              100    200     300      mV
                                                          RS= GND
               Change in VOD between
   ΔVOD                                                                                        35     mV
               complementary output states
    VOC        Common Mode Voltage             RL=100Ω                      1.125   1.25   1.375       V
               Change in VOC between
   ΔVOC                                                                                        35     mV
               complementary output states
     IOS       Output Short Circuit Current    VOUT=GND, RL=100Ω                              -24     mA
                                               /PDWN=GND,
     IOZ       Output TRI-State current                                                      ± 10     μA
                                               VOUT=GND to VCC
     Copyright©2015 THine Electronics, Inc.              7/26                         THine Electronics, Inc.
                                                      Security E


    THC63LVD1023B _Rev.3.1_E
Electrical Characteristics (Continued)
Supply Current
                                                                                      VCC = VCC=PVCC=LVCC
  Symbol        Parameter                                 Condition                     Typ.    Max.     Units
                                                 MODE<1:0>=HH        CLKIN1=65MHz                 105     mA
                                                Single-in/Single-out CLKIN1=85MHz                 121     mA
                                                     MODE2=L         CLKIN1=135MHz                157     mA
                                                  Distribution Off   CLKIN1=160MHz                179     mA
                                                 MODE<1:0>=HH        CLKIN1=65MHz                 146     mA
                                                Single-in/Single-out CLKIN1=85MHz                 172     mA
                                                    MODE2=H          CLKIN1=135MHz                217     mA
                                                  Distribution On    CLKIN1=160MHz                250     mA
                                                 MODE<1:0>=HL        CLKIN1/2=65MHz               108     mA
                                                 Single-in/Dual-out  CLKIN1/2=85MHz               136     mA
                                                     MODE2=L         CLKIN1/2=135MHz              169     mA
                                                  MODE3=H or L
                                                                     CLKIN1/2=160MHz              194     mA
                                                   DDR Input Off
            Transmitter Supply                   MODE<1:0>=HL        CLKIN1/2=32.5MHz             120     mA
                                  RL=100Ω
            Current                              Single-in/Dual-out  CLKIN1/2=42.5MHz             140     mA
   ITCCW                          CL=5pF
            (Worst Case                             MODE2=H          CLKIN1/2=67.5MHz             183     mA
                                  RS=VCC
            Pattern) Fig1.                        MODE3=H or L
                                                                     CLKIN1/2=80MHz               199     mA
                                                   DDR Input On
                                                                     CLKIN1=32.5MHz                95     mA
                                                 MODE<1:0>=LH        CLKIN1=42.5MHz               110     mA
                                                 Dual-in/Single-out  CLKIN1=67.5MHz               143     mA
                                                                     CLKIN1=80MHz                 166     mA
                                                                     CLKIN1=65MHz                 167     mA
                                                  MODE<1:0>=LL       CLKIN1=85MHz                 197     mA
                                                  Dual-in/Dual-out   CLKIN1=135MHz                261     mA
                                                                     CLKIN1=160MHz                301     mA
                                                                     CLKIN1/2=65MHz               183     mA
                                                     ASYNC=H         CLKIN1/2=85MHz               214     mA
                                                   Asynchronous      CLKIN1/2=135MHz              286     mA
                                                                     CLKIN1=160MHz                329     mA
            Transmitter Power
   ITCCS    Down Supply           /PDWN = L, All Inputs = Fixed L or H                             50     μA
            Current
            TCLK1+
             Txy+
            x= A, B, C, D, E
            y=1,2
                                Fig1. Test Pattern (LVDS Output Full Toggle Pattern)
     Copyright©2015 THine Electronics, Inc.               8/26                       THine Electronics, Inc.
                                                      Security E


  THC63LVD1023B_Rev.3.1_E
Switching Characteristics
                                                                                                   VCC = VCC=PVCC=LVCC
   Symbol                  Parameter                         Min.               Typ.                            Max.           Units
     tTCIP    CLK IN Period(Fig4,5)                                  6.25                                                 100   ns
      tTCH    CLK IN High Time(Fig4,5)                      0.35tTCIP              0.5tTCIP                      0.65tTCIP      ns
      tTCL    CLK IN Low Time(Fig4,5)                       0.35tTCIP              0.5tTCIP                      0.65tTCIP      ns
       tTS    TTL Data Setup to CLK IN(Fig4,5)                        2.5                                                       ns
       tTH    TTL Data Hold from CKL IN(Fig4,5)                       0.0                                                       ns
              CLK IN to TCLK+/- Delay(Fig4,5)
                                                    (4+3/7)tTCIP                                        (4+3/7)tTCIP
      tTCD              MODE<1:0>=LL                                                                                            ns
                                                                      +2.6                                                +7.5
                        Dual-in/Dual-out
    tTCOP     CLK OUT Period(Fig6)                                   6.25                                                  50   ns
      tLVT    LVDS Transition Time(Fig2)                                                       0.6                        1.5   ns
              Output Data
     tTOP1                                                          -0.15                      0.0                     +0.15    ns
              Position0 (Fig6)
              Output Data                         t TCOP                      t TCOP                  t TCOP
     tTOP0                                        --------------- – 0.15      ---------------         --------------- + 0.15    ns
              Position1 (Fig6)                          7                           7                       7
              Output Data                           t TCOP                      t TCOP                  t TCOP
     tTOP6                                       2 --------------- – 0.15    2 ---------------       2 --------------- + 0.15   ns
              Position2 (Fig6)                             7                          7                       7
              Output Data               tTCOP =     t TCOP                      t TCOP                  t TCOP
     tTOP5                                       3 --------------- – 0.15    3 ---------------       3 --------------- + 0.15   ns
              Position3 (Fig6)       6.25ns~20ns           7                          7                       7
              Output Data                           t TCOP                      t TCOP                  t TCOP
     tTOP4                                       4 --------------- – 0.15    4 ---------------       4 --------------- + 0.15   ns
              Position4 (Fig6)                             7                          7                       7
              Output Data                           t TCOP                      t TCOP                  t TCOP
     tTOP3                                       5 --------------- – 0.15    5 ---------------       5 --------------- + 0.15   ns
              Position5 (Fig6)                             7                          7                       7
              Output Data                           t TCOP                      t TCOP                  t TCOP
     tTOP2                                       6 --------------- – 0.15    6 ---------------       6 --------------- + 0.15   ns
              Position6 (Fig6)                             7                          7                       7
     tTPLL    PLL Lock time(Fig3)                                                                                        10.0   ms
              DE input period (Fig3-1)
    tDEINT    Single-in / Dual-out, DDR Off mode                   4tTCIP  tTCIP*(2n) a                                         ns
              only(MODE<2:0>=LHL)
              DE High time (Fig3-1)
      tDEH    Single-in / Dual-out, DDR Off mode                   2tTCIP  tTCIP*(2m)a                                          ns
              only(MODE<2:0>=LHL)
              DE Low time(Fig3-1)
      tDEL    Single-in / Dual-out, DDR Off mode                   2tTCIP                                                       ns
              only(MODE<2:0>=LHL)
  a. Refer to Fig3-1 for details.
  Copyright©2015 THine Electronics, Inc.                 9/26                                           THine Electronics, Inc.
                                                 Security E


THC63LVD1023B _Rev.3.1_E
AC Timing Diagrams
                Vdiff=(TA+)-(TA-)                       80%                          80%
                    TA+                     Vdiff                                      20%
                                                     20%
                             5pF   100Ω
                    TA-
               LVDS Output Load                             tLVT                tLVT
                                Fig2. LVDS Output Load and Transition Time
       CLKINx
       x=1,2
                                                               2.0V
       /PDWN
                                                                       tTPLL
                                                                                       Vdiff=0V
       TCLKx+/-
       x=1,2
                                              Fig3. PLL Lock Time
                                tDEINT
                      tTCIP
 CLKIN
 DE
                         tDEH              tDEL
 Note: In single-in/dual-out, DDR off mode (MODE<2:0>=LHL),
        the period between rising edges of DE (tDEINT), high time of DE (tDEH)
        should always satisfy following equations.
                                         tDEH = tTCIP * (2m)
                                         tDEINT = tTCIP * (2n)
                                                           m, n =integer
                           Fig3-1. Single IN / Dual OUT, DDR off mode DE input timing
 Copyright©2015 THine Electronics, Inc.                  10/26                          THine Electronics, Inc.
                                                      Security E


 THC63LVD1023B_Rev.3.1_E
AC Timing Diagrams (Continued)
                                                                        RS pin    VOD       VREF
                                                                        VIHM                VCC/2
                                                                                  350mV
                                           tTCIP                        VIMM                 Input Voltage of RS pin
                               tTCH                tTCL                 VILM      200mV     VCC/2
                                                                                                                     VCC
     CLKINx      VREF               VREF                 VREF
      x=1,2
                                                                                                                     GND
    Rxn, Gxn, Bxn                 tTS                 tTH
    HSYNCx                                                                                                           VCC
    VSYNCx
    DEx           VREF         Current Data                VREF
    CONTx1                                                                                                           GND
    CONTx2                                              tTCD
    x=1,2 n=0-9
    TCLKx+/-                                                                    VOD                                  VOC
      x=1,2
    Txy+/-
    x=1,2
 y= A, B, C, D, E                                                                        Current Data
              Note:
             CLKINx: for R/F=GND, denote as solid line,
               x=1,2      for R/F=VCC, denote as dashed line.
                                Fig4. CLKIN Period, High/Low Time, Setup/Hold Timing
                                                                       RS pin    VOD       VREF
                                                                       VIHM                VCC/2
                                                                                 350mV
                                         tTCIP                         VIMM                Input Voltage of RS pin
                             tTCH                tTCL                  VILM      200mV     VCC/2
                                                                                                                   VCC
   CLKINx     VREF               VREF                 VREF
    x=1,2
                                                                                                                    GND
                                  tTS        tTH       tTS      tTH
 Rxn, Gxn, Bxn
 HSYNCx                                                                                                           VCC
 VSYNCx                               1st Pixel
                    VREF                                  2nd Pixel       VREF
 DEx                                    Data                Data
 CONTx1                                                                                                            GND
 CONTx2                                              tTCD
  x=1,2 n=0-9
  TCLKx+/-                                                                     VOD                                VOC
    x=1,2
   Txy+/-
   x=1,2
y= A, B, C, D, E                                                                        Current Data
             Note:
             CLKINx: for R/F=GND, denote as solid line,
              x=1,2      for R/F=VCC, denote as dashed line.
           Fig5. CLKIN Period, High/Low Time, Setup/Hold Timing for Double Edge Input Mode (DDR)
                                                 MODE<1:0>=HL, MODE2=H
 Copyright©2015 THine Electronics, Inc.                           11/26                          THine Electronics, Inc.
                                                              Security E


THC63LVD1023B_Rev.3.1_E
AC Timing Diagrams (Continued)
                                        tTOP2
                                        tTOP3
                                        tTOP4
                                        tTOP5
                                        tTOP6
                                        tTOP0
                                   tTOP1
  Tyx+/-         Tyx6   Tyx5 Tyx4     Tyx3  Tyx2   Tyx1    Tyx0    Tyx6   Tyx5   Tyx4  Tyx3   Tyx2   Tyx1
  TCLKx+                                         Vdiff = 0V                                        Vdiff = 0V
         x = 1,2                                                      tTCOP
         y = A,B,C,D,E
                                                       Note:
                                                         Vdiff = (Tyx+) - (Tyx-), (TCLKx+) - (TCLKx-)
                                     Fig6. LVDS Output Data Position
Copyright©2015 THine Electronics, Inc.                   12/26                             THine Electronics, Inc.
                                                     Security E


  THC63LVD1023B_Rev.3.1_E
Input Data Mapping
                                         •Table1. Input Color Data naming rule
                      X             Y              Z                       Description
                    X=R                                                  Red Color Data
                    X=G                                                 Green Color Data
                    X=B                                                  Blue Color Data
                                Y= None                                    Single Pixel
                                   Y=E                                                1st Pixel Data
                                                                  Dual Pixel
                                   Y=O                                               2nd Pixel Data
                                                             Bit number 0: LSB (Least Significant Bit)
                                                Z=0-9
                                                                       9: MSB (Most Significant Bit)
                         •Table2. TTL/CMOS Input Data Mapping (Single-in mode, MODE1=H)
                                     Data Signals            Transmitter Input Pin Names
                             30-bit     24-bit     18-bit     30-bit     24-bit    18-bit
                               R0                              R10
                               R1                              R11
                               R2         R0                   R12        R12
                               R3         R1                   R13        R13
                               R4         R2         R0        R14        R14       R14
                               R5         R3         R1        R15        R15       R15
                               R6         R4         R2        R16        R16       R16
                               R7         R5         R3        R17        R17       R17
                               R8         R6         R4        R18        R18       R18
                               R9         R7         R5        R19        R19       R19
                               G0                              G10
                               G1                              G11
                               G2         G0                   G12        G12
                               G3         G1                   G13        G13
                               G4         G2         G0        G14        G14       G14
                               G5         G3         G1        G15        G15       G15
                               G6         G4         G2        G16        G16       G16
                               G7         G5         G3        G17        G17       G17
                               G8         G6         G4        G18        G18       G18
                               G9         G7         G5        G19        G19       G19
                               B0                              B10
                               B1                              B11
                               B2         B0                   B12        B12
                               B3         B1                   B13        B13
                               B4         B2         B0        B14        B14       B12
                               B5         B3         B1        B15        B15       B13
                               B6         B4         B2        B16        B16       B14
                               B7         B5         B3        B17        B17       B15
                               B8         B6         B4        B18        B18       B16
                               B9         B7         B5        B19        B19       B17
  Copyright©2015 THine Electronics, Inc.                    13/26                               THine Electronics, Inc.
                                                        Security E


THC63LVD1023B_Rev.3.1_E
Input Data Mapping (Continued)
                         •Table3. TTL/CMOS Input Data Mapping (Dual-in mode, MODE1=L)
                                  Transmitter Input Pin                              Transmitter Input Pin
            Data Signals                                         Data Signals
                                        Names                                                Names
      30-bit   24-bit   18-bit  30-bit  24-bit    18-bit   30-bit   24-bit   18-bit 30-bit   24-bit   18-bit
       RE0                        R10                       RO0                      R20
       RE1                        R11                       RO1                      R22
       RE2      RE0               R12    R12                RO2     RO0              R22      R22
       RE3      RE1               R13    R13                RO3     RO1              R23      R23
       RE4      RE2      RE0      R14    R14        R14     RO4     RO2       RO0    R24      R24      R24
       RE5      RE3      RE1      R15    R15        R15     RO5     RO3       RO1    R25      R25      R25
       RE6      RE4      RE2      R16    R16        R16     RO6     RO4       RO2    R26      R26      R26
       RE7      RE5      RE3      R17    R17        R17     RO7     RO5       RO3    R27      R27      R27
       RE8      RE6      RE4      R18    R18        R18     RO8     RO6       RO4    R28      R28      R28
       RE9      RE7      RE5      R19    R19        R19     RO9     RO7       RO5    R29      R29      R29
       GE0                        G10                       GO0                      G20
       GE1                        G11                       GO1                      G22
       GE2      GE0               G12    G12                GO2     GO0              G22      G22
       GE3      GE1               G13    G13                GO3     GO1              G23      G23
       GE4      GE2      GE0      G14    G14        G14     GO4     GO2       GO0    G24      G24      G24
       GE5      GE3      GE1      G15    G15        G15     GO5     GO3       GO1    G25      G25      G25
       GE6      GE4      GE2      G16    G16        G16     GO6     GO4       GO2    G26      G26      G26
       GE7      GE5      GE3      G17    G17        G17     GO7     GO5       GO3    G27      G27      G27
       GE8      GE6      GE4      G18    G18        G18     GO8     GO6       GO4    G28      G28      G28
       GE9      GE7      GE5      G19    G19        G19     GO9     GO7       GO5    G29      G29      G29
       BE0                        B10                       BO0                      B20
       BE1                        B11                       BO1                      B22
       BE2      BE0               B12     B12               BO2      BO0             B22      B22
       BE3      BE1               B13     B13               BO3      BO1             B23      B23
       BE4      BE2      BE0      B14     B14       B14     BO4     BO2       BO0    B24      B24      B24
       BE5      BE3      BE1      B15     B15       B15     BO5     BO3       BO1    B25      B25      B25
       BE6      BE4      BE2      B16     B16       B16     BO6     BO4       BO2    B26      B26      B26
       BE7      BE5      BE3      B17     B17       B17     BO7     BO5       BO3    B27      B27      B27
       BE8      BE6      BE4      B18     B18       B18     BO8     BO6       BO4    B28      B28      B28
       BE9      BE7      BE5      B19     B19       B19     BO9     BO7       BO5    B29      B29      B29
Copyright©2015 THine Electronics, Inc.                   14/26                             THine Electronics, Inc.
                                                      Security E


 THC63LVD1023B_Rev.3.1_E
LVDS Output Data Mapping
                  Previous Cycle                                     Current Cycle                             Next Cycle
                 (2nd Pixel Data)                                   (1st Pixel Data)                        (2nd Pixel Data)
     TCLK1+
     Tx1+/-
                      Tx11(n-1) Tx10(n-1) Tx16(n)   Tx15(n)   Tx14(n)   Tx13(n)  Tx12(n)  Tx11(n)  Tx10(n)   Tx16(n+1)
   x= A, B, C, D, E
                                  Fig7. TTL Data Inputs Mapped to LVDS outputs
                                              MODE0= H (Single-out Mode)
                   Previous Cycle                                     Current Cycle                              Next Cycle
     TCLK1+
      Tx1+/-
                       Tx11(n-1) Tx10(n-1) Tx16(n)   Tx15(n)   Tx14(n)   Tx13(n)  Tx12(n)  Tx11(n)  Tx10(n)   Tx16(n+1)
   x= A, B, C, D, E
      Tx2+/-
    x= A, B, C, D, E Tx21(n-1) Tx20(n-1) Tx26(n)     Tx25(n)   Tx24(n)   Tx23(n)  Tx22(n)  Tx21(n)  Tx20(n)   Tx26(n+1)
                                         Fig8. TTL Data Inputs Mapped to LVDS outputs
                                                   MODE0= L (Dual-out Mode)
 Copyright©2015 THine Electronics, Inc.                         15/26                                 THine Electronics, Inc.
                                                             Security E


THC63LVD1023B_Rev.3.1_E
 LVDS Output Data Mapping (Continued)
        •Table4. LVDS Output Data Mapping (Single-in/Single-out Distribution Off, MODE<1:0>=HH, MODE2=L)
                                               Mapping Mode (Input Pin Name)
                          LVDS
                                         Mode1               Mode2                Mode3
                        Output Data
                                       MAP=VIHM            MAP=VILM            MAP=VIMM
                           TA10           R14                 R12                  R10
                           TA11           R15                 R13                  R11
                           TA12           R16                 R14                  R12
                           TA13           R17                 R15                  R13
                           TA14           R18                 R16                  R14
                           TA15           R19                 R17                  R15
                           TA16           G14                 G12                  G10
                           TB10           G15                 G13                  G11
                           TB11           G16                 G14                  G12
                           TB12           G17                 G15                  G13
                           TB13           G18                 G16                  G14
                           TB14           G19                 G17                  G15
                           TB15           B14                 B12                  B10
                           TB16           B15                 B13                  B11
                          TC10            B16                 B14                  B12
                           TC11           B17                 B15                  B13
                          TC12            B18                 B16                  B14
                          TC13            B19                 B17                  B15
                          TC14          HSYNC1             HSYNC1                HSYNC1
                          TC15          VSYNC1             VSYNC1                VSYNC1
                          TC16            DE1                 DE1                  DE1
                          TD10            R12                 R18                  R16
                           TD11           R13                 R19                  R17
                          TD12            G12                 G18                  G16
                          TD13            G13                 G19                  G17
                          TD14            B12                 B18                  B16
                          TD15            B13                 B19                  B17
                          TD16          CONT11              CONT11               CONT11
                           TE10           R10                 R10                  R18
                           TE11           R11                 R11                  R19
                           TE12           G10                 G10                  G18
                           TE13           G11                 G11                  G19
                           TE14           B10                 B10                  B18
                           TE15           B11                 B11                  B19
                           TE16         CONT12             CONT12                CONT12
Copyright©2015 THine Electronics, Inc.                  16/26                             THine Electronics, Inc.
                                                    Security E


 THC63LVD1023B_Rev.3.1_E
LVDS Output Data Mapping (Continued)
        •Table5. LVDS Output Data Mapping (Single-in/Single-out Distribution On, MODE<1:0>=HH, MODE2=H)
      LVDS            Mapping Mode (Input Pin Name)           LVDS             Mapping Mode (Input Pin Name)
   Output Data      Mode1        Mode2         Mode3       Output Data        Mode1       Mode2         Mode3
    (1st Link)    MAP=VIHM     MAP=VILM      MAP=VIMM       (2nd Link)      MAP=VIHM    MAP=VILM      MAP=VIMM
       TA10           R14         R12           R10           TA20             R14         R12           R10
       TA11           R15         R13           R11           TA21             R15         R13           R11
       TA12           R16         R14           R12           TA22             R16         R14           R12
       TA13           R17         R15           R13           TA23             R17         R15           R13
       TA14           R18         R16           R14           TA24             R18         R16           R14
       TA15           R19         R17           R15           TA25             R19         R17           R15
       TA16           G14         G12           G10           TA26             G14         G12           G10
      TB10            G15         G13           G11           TB20             G15         G13           G11
       TB11           G16         G14           G12           TB21             G16         G14           G12
      TB12            G17         G15           G13           TB22             G17         G15           G13
      TB13            G18         G16           G14           TB23             G18         G16           G14
      TB14            G19         G17           G15           TB24             G19         G17           G15
      TB15            B14         B12           B10           TB25             B14         B12           B10
      TB16            B15         B13           B11           TB26             B15         B13           B11
      TC10            B16         B14           B12           TC20             B16         B14           B12
      TC11            B17         B15           B13           TC21             B17         B15           B13
      TC12            B18         B16           B14           TC22             B18         B16           B14
      TC13            B19         B17           B15           TC23             B19         B17           B15
      TC14         HSYNC1      HSYNC1         HSYNC1          TC24           HSYNC1     HSYNC1         HSYNC1
      TC15         VSYNC1       VSYNC1        VSYNC1          TC25           VSYNC1     VSYNC1         VSYNC1
      TC16            DE          DE            DE1           TC26             DE           DE           DE1
      TD10            R12         R18           R16           TD20             R12         R18           R16
      TD11            R13         R19           R17           TD21             R13         R19           R17
      TD12            G12         G18           G16           TD22             G12         G18           G16
      TD13            G13         G19           G17           TD23             G13         G19           G17
      TD14            B12         B18           B16           TD24             B12         B18           B16
      TD15            B13         B19           B17           TD25             B13         B19           B17
      TD16         CONT11       CONT11        CONT11          TD26           CONT11      CONT11        CONT11
      TE10            R10         R10           R18           TE20             R10         R10           R18
       TE11           R11         R11           R19           TE21             R11         R11           R19
      TE12            G10         G10           G18           TE22             G10         G10           G18
      TE13            G11         G11           G19           TE23             G11         G11           G19
      TE14            B10         B10           B18           TE24             B10         B10           B18
      TE15            B11         B11           B19           TE25             B11         B11           B19
      TE16         CONT12       CONT12        CONT12          TE26           CONT12     CONT12         CONT12
 Copyright©2015 THine Electronics, Inc.                 17/26                              THine Electronics, Inc.
                                                     Security E


THC63LVD1023B_Rev.3.1_E
LVDS Output Data Mapping (Continued)
                                       •Table6. LVDS Output Data Mapping
    (Single-in/Dual-out, DDR On or Off, Port Switch Off, MODE<1:0>=HL, MODE2=H or L, MODE3=H or Open)
      LVDS           Mapping Mode (Input Pin Name)              LVDS        Mapping Mode (Input Pin Name)
  Output Data       Mode1        Mode2          Mode3       Output Data    Mode1       Mode2         Mode3
    (1st Link)   MAP=VIHM      MAP=VILM       MAP=VIMM       (2nd Link)  MAP=VIHM    MAP=VILM      MAP=VIMM
      TA10           R14          R12            R10            TA20        R14         R12           R10
      TA11           R15          R13             R11           TA21        R15         R13           R11
      TA12           R16          R14            R12            TA22        R16         R14           R12
      TA13           R17          R15            R13            TA23        R17         R15           R13
      TA14           R18          R16            R14            TA24        R18         R16           R14
      TA15           R19          R17            R15            TA25        R19         R17           R15
      TA16           G14          G12            G10            TA26        G14         G12           G10
      TB10           G15          G13            G11            TB20        G15         G13           G11
      TB11           G16          G14            G12            TB21        G16         G14           G12
      TB12           G17          G15            G13            TB22        G17         G15           G13
      TB13           G18          G16            G14            TB23        G18         G16           G14
      TB14           G19          G17            G15            TB24        G19         G17           G15
      TB15           B14          B12             B10           TB25        B14         B12           B10
      TB16           B15          B13             B11           TB26        B15         B13           B11
      TC10           B16          B14             B12           TC20        B16         B14           B12
      TC11           B17          B15             B13           TC21        B17         B15           B13
      TC12           B18          B16             B14           TC22        B18         B16           B14
      TC13           B19          B17             B15           TC23        B19         B17           B15
      TC14         HSYNC1      HSYNC1          HSYNC1           TC24     HSYNC1      HSYNC1         HSYNC1
      TC15         VSYNC1      VSYNC1          VSYNC1           TC25      VSYNC1     VSYNC1         VSYNC1
      TC16           DE1          DE1            DE1            TC26        DE1         DE1           DE1
      TD10           R12          R18            R16            TD20        R12         R18           R16
      TD11           R13          R19            R17            TD21        R13         R19           R17
      TD12           G12          G18            G16            TD22        G12         G18           G16
      TD13           G13          G19            G17            TD23        G13         G19           G17
      TD14           B12          B18             B16           TD24        B12         B18           B16
      TD15           B13          B19             B17           TD25        B13         B19           B17
      TD16         CONT11       CONT11         CONT11           TD26      CONT11      CONT11        CONT11
      TE10           R10          R10            R18            TE20        R10         R10           R18
      TE11           R11          R11            R19            TE21        R11         R11           R19
      TE12           G10          G10            G18            TE22        G10         G10           G18
      TE13           G11          G11            G19            TE23        G11         G11           G19
      TE14           B10          B10             B18           TE24        B10         B10           B18
      TE15           B11          B11             B19           TE25        B11         B11           B19
      TE16         CONT12       CONT12         CONT12           TE26      CONT12     CONT12         CONT12
Copyright©2015 THine Electronics, Inc.                    18/26                         THine Electronics, Inc.
                                                       Security E


THC63LVD1023B _Rev.3.1_E
LVDS Output Data Mapping (Continued)
                                        •Table7. LVDS Output Data Mapping
          (Single-in/Dual-out, DDR On or Off, Port Switch On, MODE<1:0>=HL, MODE2=H or L, MODE3=L)
       LVDS            Mapping Mode (Input Pin Name)            LVDS         Mapping Mode (Input Pin Name)
   Output Data        Mode1        Mode2         Mode3       Output Data    Mode1      Mode2          Mode3
     (1st Link)     MAP=VIHM     MAP=VILM      MAP=VIMM       (2nd Link)  MAP=VIHM    MAP=VILM      MAP=VIMM
       TA10            R24          R22            R20           TA20        R24        R22            R20
       TA11            R25          R23            R21           TA21        R25        R23            R21
       TA12            R26          R24            R22           TA22        R26        R24            R22
       TA13            R27          R25            R23           TA23        R27        R25            R23
       TA14            R28          R26            R24           TA24        R28        R26            R24
       TA15            R29          R27            R25           TA25        R29        R27            R25
       TA16            G24          G22            G20           TA26        G24        G22            G20
       TB10            G25          G23            G21           TB20        G25        G23            G21
       TB11            G26          G24            G22           TB21        G26        G24            G22
       TB12            G27          G25            G23           TB22        G27        G25            G23
       TB13            G28          G26            G24           TB23        G28        G26            G24
       TB14            G29          G27            G25           TB24        G29        G27            G25
       TB15            B24          B22            B20           TB25        B24        B22            B20
       TB16            B25          B23            B21           TB26        B25        B23            B21
       TC10            B26          B24            B22          TC20         B26        B24            B22
       TC11            B27          B25            B23           TC21        B27        B25            B23
       TC12            B28          B26            B24          TC22         B28        B26            B24
       TC13            B29          B27            B25          TC23         B29        B27            B25
       TC14          HSYNC2       HSYNC2        HSYNC2          TC24      HSYNC2      HSYNC2         HSYNC2
       TC15          VSYNC2       VSYNC2        VSYNC2           TC25      VSYNC2     VSYNC2         VSYNC2
       TC16            DE2          DE2            DE2           TC26        DE2        DE2            DE2
       TD10            R22          R28            R26          TD20         R22        R28            R26
       TD11            R23          R29            R27           TD21        R23        R29            R27
       TD12            G22          G28            G26           TD22        G22        G28            G26
       TD13            G23          G29            G27           TD23        G23        G29            G27
       TD14            B22          B28            B26          TD24         B22        B28            B26
       TD15            B23          B29            B27          TD25         B23        B29            B27
       TD16          CONT21       CONT21        CONT21           TD26      CONT21     CONT21         CONT21
       TE10            R20          R20            R28           TE20        R20        R20            R28
       TE11            R21          R21            R29           TE21        R21        R21            R29
       TE12            G20          G20            G28           TE22        G20        G20            G28
       TE13            G21          G21            G29           TE23        G21        G21            G29
       TE14            B20          B20            B28           TE24        B20        B20            B28
       TE15            B21          B21            B29           TE25        B21        B21            B29
       TE16          CONT22       CONT22        CONT22           TE26      CONT22     CONT22         CONT22
 Copyright©2015 THine Electronics, Inc.                   19/26                          THine Electronics, Inc.
                                                       Security E


THC63LVD1023B_Rev.3.1_E
LVDS Output Data Mapping (Continued)
                      •Table8. LVDS Output Data Mapping (Dual-in/Single-out, MODE<1:0>=LH)
      LVDS           Mapping Mode (Input Pin Name)           LVDS            Mapping Mode (Input Pin Name)
   Output Data      Mode1         Mode2       Mode3       Output Data      Mode1       Mode2          Mode3
    (1st Pixel)  MAP=VIHM       MAP=VILM    MAP=VIMM       (2nd Pixel)   MAP=VIHM     MAP=VILM      MAP=VIMM
     TA10(n)         R14           R12         R10         TA10(n+1)         R24        R22            R20
     TA11(n)         R15           R13         R11         TA11(n+1)         R25        R23            R21
     TA12(n)         R16           R14         R12         TA12(n+1)         R26        R24            R22
     TA13(n)         R17           R15         R13         TA13(n+1)         R27        R25            R23
     TA14(n)         R18           R16         R14         TA14(n+1)         R28        R26            R24
     TA15(n)         R19           R17         R15         TA15(n+1)         R29        R27            R25
     TA16(n)         G14           G12         G10         TA16(n+1)        G24         G22            G20
     TB10(n)         G15           G13         G11         TB10(n+1)        G25         G23            G21
     TB11(n)         G16           G14         G12         TB11(n+1)        G26         G24            G22
     TB12(n)         G17           G15         G13         TB12(n+1)        G27         G25            G23
     TB13(n)         G18           G16         G14         TB13(n+1)        G28         G26            G24
     TB14(n)         G19           G17         G15         TB14(n+1)        G29         G27            G25
     TB15(n)         B14           B12         B10         TB15(n+1)         B24        B22            B20
     TB16(n)         B15           B13          B11        TB16(n+1)         B25        B23            B21
     TC10(n)         B16           B14         B12         TC10(n+1)         B26        B24            B22
     TC11(n)         B17           B15         B13         TC11(n+1)         B27        B25            B23
     TC12(n)         B18           B16         B14         TC12(n+1)         B28        B26            B24
     TC13(n)         B19           B17         B15         TC13(n+1)         B29        B27            B25
     TC14(n)      HSYNC1         HSYNC1      HSYNC1        TC14(n+1)     HSYNC1       HSYNC1         HSYNC1
     TC15(n)      VSYNC1         VSYNC1      VSYNC1        TC15(n+1)      VSYNC1      VSYNC1         VSYNC1
     TC16(n)         DE1           DE1         DE1         TC16(n+1)        DE1         DE1            DE1
     TD10(n)         R12           R18         R16         TD10(n+1)         R22        R28            R26
     TD11(n)         R13           R19         R17         TD11(n+1)         R23        R29            R27
     TD12(n)         G12           G18         G16         TD12(n+1)        G22         G28            G26
     TD13(n)         G13           G19         G17         TD13(n+1)        G23         G29            G27
     TD14(n)         B12           B18         B16         TD14(n+1)         B22        B28            B26
     TD15(n)         B13           B19         B17         TD15(n+1)         B23        B29            B27
     TD16(n)      CONT11         CONT11      CONT11        TD16(n+1)      CONT21      CONT21         CONT21
     TE10(n)         R10           R10         R18         TE10(n+1)         R20        R20            R28
     TE11(n)         R11           R11         R19         TE11(n+1)         R21        R21            R29
     TE12(n)         G10           G10         G18         TE12(n+1)        G20         G20            G28
     TE13(n)         G11           G11         G19         TE13(n+1)        G21         G21            G29
     TE14(n)         B10           B10         B18         TE14(n+1)         B20        B20            B28
     TE15(n)         B11           B11         B19         TE15(n+1)         B21        B21            B29
     TE16(n)      CONT12         CONT12      CONT12        TE16(n+1)      CONT22      CONT22         CONT22
Copyright©2015 THine Electronics, Inc.                 20/26                            THine Electronics, Inc.
                                                    Security E


THC63LVD1023B_Rev.3.1_E
 LVDS Output Data Mapping (Continued)
                        •Table9. LVDS Output Data Mapping (Dual-in/Dual-out, MODE<1:0>=LL)
      LVDS           Mapping Mode (Input Pin Name)           LVDS            Mapping Mode (Input Pin Name)
   Output Data      Mode1          Mode2       Mode3      Output Data      Mode1        Mode2         Mode3
    (1st Link)   MAP=VIHM        MAP=VILM    MAP=VIMM      (2nd Link)    MAP=VIHM     MAP=VILM      MAP=VIMM
      TA10           R14            R12         R10          TA20            R24         R22           R20
      TA11           R15            R13         R11          TA21            R25         R23           R21
      TA12           R16            R14         R12          TA22            R26         R24           R22
      TA13           R17            R15         R13          TA23            R27         R25           R23
      TA14           R18            R16         R14          TA24            R28         R26           R24
      TA15           R19            R17         R15          TA25            R29         R27           R25
      TA16           G14            G12         G10          TA26            G24         G22           G20
      TB10           G15            G13         G11          TB20            G25         G23           G21
      TB11           G16            G14         G12          TB21            G26         G24           G22
      TB12           G17            G15         G13          TB22            G27         G25           G23
      TB13           G18            G16         G14          TB23            G28         G26           G24
      TB14           G19            G17         G15          TB24            G29         G27           G25
      TB15           B14            B12         B10          TB25            B24         B22           B20
      TB16           B15            B13         B11          TB26            B25         B23           B21
      TC10           B16            B14         B12          TC20            B26         B24           B22
      TC11           B17            B15         B13          TC21            B27         B25           B23
      TC12           B18            B16         B14          TC22            B28         B26           B24
      TC13           B19            B17         B15          TC23            B29         B27           B25
      TC14        HSYNC1          HSYNC1      HSYNC1         TC24         HSYNC1      HSYNC1         HSYNC1
      TC15        VSYNC1          VSYNC1      VSYNC1         TC25         VSYNC1      VSYNC1         VSYNC1
      TC16           DE1            DE1         DE1          TC26            DE1         DE1           DE1
      TD10           R12            R18         R16          TD20            R22         R28           R26
      TD11           R13            R19         R17          TD21            R23         R29           R27
      TD12           G12            G18         G16          TD22            G22         G28           G26
      TD13           G13            G19         G17          TD23            G23         G29           G27
      TD14           B12            B18         B16          TD24            B22         B28           B26
      TD15           B13            B19         B17          TD25            B23         B29           B27
      TD16        CONT11          CONT11      CONT11         TD26         CONT21       CONT21        CONT21
      TE10           R10            R10         R18          TE20            R20         R20           R28
      TE11           R11            R11         R19          TE21            R21         R21           R29
      TE12           G10            G10         G18          TE22            G20         G20           G28
      TE13           G11            G11         G19          TE23            G21         G21           G29
      TE14           B10            B10         B18          TE24            B20         B20           B28
      TE15           B11            B11         B19          TE25            B21         B21           B29
      TE16        CONT12          CONT12      CONT12         TE26         CONT22       CONT22        CONT22
Copyright©2015 THine Electronics, Inc.                 21/26                            THine Electronics, Inc.
                                                    Security E


THC63LVD1023B _Rev.3.1_E
  LVDS Output Data Mapping (Continued)
         •Table10. LVDS Output Data Mapping (Asynchronous Cross point switching Off, ASYNC=H MODE2=L)
                      LVDS              Mapping                LVDS             Mapping
                  Output Data      (MAP= Don’t care)       Output Data     (MAP= Don’t care)
                    (1st Link)      (Input Pin Name)         (2nd Link)     (Input Pin Name)
                      TA10                TA10                 TA20               TA20
                      TA11                TA11                 TA21               TA21
                      TA12                TA12                 TA22               TA22
                      TA13                TA13                 TA23               TA23
                      TA14                TA14                 TA24               TA24
                      TA15                TA15                 TA25               TA25
                      TA16                TA16                 TA26               TA26
                      TB10                TB10                 TB20               TB20
                      TB11                TB11                 TB21               TB21
                      TB12                TB12                 TB22               TB22
                      TB13                TB13                 TB23               TB23
                      TB14                TB14                 TB24               TB24
                      TB15                TB15                 TB25               TB25
                      TB16                TB16                 TB26               TB26
                      TC10                TC10                 TC20               TC20
                      TC11                TC11                 TC21               TC21
                      TC12                TC12                 TC22               TC22
                      TC13                TC13                 TC23               TC23
                      TC14                TC14                 TC24               TC24
                      TC15                TC15                 TC25               TC25
                      TC16                TC16                 TC26               TC26
                      TD10                TD10                 TD20               TD20
                      TD11                TD11                 TD21               TD21
                      TD12                TD12                 TD22               TD22
                      TD13                TD13                 TD23               TD23
                      TD14                TD14                 TD24               TD24
                      TD15                TD15                 TD25               TD25
                      TD16                TD16                 TD26               TD26
                      TE10                TE10                 TE20               TE20
                      TE11                TE11                 TE21               TE21
                      TE12                TE12                 TE22               TE22
                      TE13                TE13                 TE23               TE23
                      TE14                TE14                 TE24               TE24
                      TE15                TE15                 TE25               TE25
                      TE16                TE16                 TE26               TE26
 Copyright©2015 THine Electronics, Inc.                22/26                             THine Electronics, Inc.
                                                    Security E


THC63LVD1023B _Rev.3.1_E
  LVDS Output Data Mapping (Continued)
         •Table11. LVDS Output Data Mapping (Asynchronous Cross point switching On, ASYNC=H MODE2=H)
                      LVDS              Mapping               LVDS              Mapping
                  Output Data      (MAP= Don’t care)       Output Data     (MAP= Don’t care)
                    (1st Link)      (Input Pin Name)        (2nd Link)      (Input Pin Name)
                      TA10                TA20                TA20                TA10
                      TA11                TA21                TA21                TA11
                      TA12                TA22                TA22                TA12
                      TA13                TA23                TA23                TA13
                      TA14                TA24                TA24                TA14
                      TA15                TA25                TA25                TA15
                      TA16                TA26                TA26                TA16
                      TB10                TB20                TB20                TB10
                      TB11                TB21                TB21                TB11
                      TB12                TB22                TB22                TB12
                      TB13                TB23                TB23                TB13
                      TB14                TB24                TB24                TB14
                      TB15                TB25                TB25                TB15
                      TB16                TB26                TB26                TB16
                      TC10                TC20                TC20                TC10
                      TC11                TC21                TC21                TC11
                      TC12                TC22                TC22                TC12
                      TC13                TC23                TC23                TC13
                      TC14                TC24                TC24                TC14
                      TC15                TC25                TC25                TC15
                      TC16                TC26                TC26                TC16
                      TD10                TD20                TD20                TD10
                      TD11                TD21                TD21                TD11
                      TD12                TD22                TD22                TD12
                      TD13                TD23                TD23                TD13
                      TD14                TD24                TD24                TD14
                      TD15                TD25                TD25                TD15
                      TD16                TD26                TD26                TD16
                      TE10                TE20                TE20                TE10
                      TE11                TE21                TE21                TE11
                      TE12                TE22                TE22                TE12
                      TE13                TE23                TE23                TE13
                      TE14                TE24                TE24                TE14
                      TE15                TE25                TE25                TE15
                      TE16                TE26                TE26                TE16
 Copyright©2015 THine Electronics, Inc.               23/26                              THine Electronics, Inc.
                                                   Security E


THC63LVD1023B_Rev.3.1_E
Note
1)Cable Connection and Disconnection
  Don't connect and disconnect the LVDS cable, when the power is supplied to the system.
2)GND Connection
 Connect the each GND of the PCB which THC63LVD1023B and LVDS-Rx on it. It is better for EMI reduction to
place GND cable as close to LVDS cable as possible.
3)Multi Drop Connection
  Multi drop connection is not recommended.
                                                  TCLK+
                                THC63LVD1023B                        LVDS-Rx
                                                  TCLK-
                                                                     LVDS-Rx
4)Asynchronous use
  Asynchronous use such as following systems are not recommended.
                    CLKOUT                          TCLK+                            CLKOUT
                     DATA       THC63LVD1023B
                                                     TCLK-           LVDS-Rx          DATA
               IC                                                                             IC
                    CLKOUT                          TCLK+
                                THC63LVD1023B                        LVDS-Rx           DATA
                     DATA                           TCLK-
                              CLKOUT                           TCLK+
                                       THC63LVD1023B
                                DATA                           TCLK-
                         IC                                                       IC
                               CLKOUT                          TCLK+
                                DATA   THC63LVD1023B           TCLK-
Copyright©2015 THine Electronics, Inc.                   24/26                            THine Electronics, Inc.
                                                      Security E


THC63LVD1023B _Rev.3.1_E
Package
                                                          22.00 BSC.
                                                          20.00 BSC.
                                                            17.50                                                  1.60 MAX
                                                                                                        1.40 +/-0.05
                                                                                                                              0.05~0.15
   22.00 BSC.   20.00 BSC.
                             17.50
                                                 THC63LVD1023B
                                                                                                                               1.00 REF
                                                                                                                              0.09~0.20
                                                                                    0.20 +0.07/-0.03
                                                    0.50 BSC.
                                       INDEX
                                                                                                       SEATING PLANE
                                                                                                S
                 3.5+/-3.5 degree
                                                                                    0.10   S
                                                      GAGE PLANE
                                                    0.25mm
                                           0.60 +/-0.15
                                     0.20 MIN
                                                                                                                              UNIT:mm
 Copyright©2015 THine Electronics, Inc.                                  25/26                                     THine Electronics, Inc.
                                                                       Security E


THC63LVD1023B _Rev.3.1_E
Notices and Requests
1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply
   to the customer's design. We are not responsible for possible errors and omissions in this material. Please
   note if errors or omissions should be found in this material, we may not be able to correct them
   immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties
   the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we
   will be exempted from the responsibility unless it directly relates to the production process or functions of
   the product.
5. Product Application
   5.1 Application of this product is intended for and limited to the following applications: audio-video
   device, office automation device, communication device, consumer electronics, smartphone, feature
   phone, and amusement machine device. This product must not be used for applications that require
   extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear
   power control device, combustion chamber device, medical device related to critical care, or any kind
   of safety device.
   5.2 This product is not intended to be used as an automotive part, unless the product is specified as a
   product conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in
   this data sheet. THine Electronics, Inc. (“THine”) accepts no liability whatsoever for any product other
   than the Specified Product for it not conforming to the aforementioned demands and specifications.
   5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent
   that the user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a
   certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to
   have sufficiently redundant or error preventive design applied to the use of the product so as not to have our
   product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
   goods under the Foreign Exchange and Foreign Trade Control Law.
9. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or
   malfunction, if pins of the product are shorted by such as foreign substance. The damageｓ may cause a
   smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection
   devices, such as fuses.
 THine Electronics, Inc.
 E-mail: sales@thine.co.jp
 Copyright©2015 THine Electronics, Inc.                  26/26                             THine Electronics, Inc.
                                                      Security E


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THC63LVD1023B-B THC63LVD1023B
