

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cadd-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/caddi-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/caddi16sp-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/caddi4spn-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cand-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/candi-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cbeqz-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cbnez-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cebreak-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cj-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cjal-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cjalr-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cjr-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cli-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/clui-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/clw-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/clwsp-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cmv-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cnop-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cor-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cslli-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/csrai-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/csrli-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/csub-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/csw-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cswsp-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cxor-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/add-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/addi-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/and-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/andi-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/auipc-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/beq-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/bge-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/bgeu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/blt-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/bltu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/bne-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/fence-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/jal-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/jalr-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lb-align-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lbu-align-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lh-align-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lhu-align-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lui-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lw-align-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/or-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/ori-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sb-align-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sh-align-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sll-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/slli-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/slt-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/slti-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sltiu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sltu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sra-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/srai-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/srl-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/srli-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sub-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sw-align-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/xor-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/xori-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S :
	riscv-none-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/div-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S :
	riscv-none-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/divu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S :
	riscv-none-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/mul-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S :
	riscv-none-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/mulh-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S :
	riscv-none-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/mulhsu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S :
	riscv-none-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/mulhu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S :
	riscv-none-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/rem-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S :
	riscv-none-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/remu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S :
	riscv-none-elf-gcc -march=rv32i_zifencei          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/Zifencei/src/Fencei.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/add-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/add-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/add-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/add-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/addi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/addi-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/addi-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/addi-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/and-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/and-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/and-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/and-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/andi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/andi-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/andi-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/andi-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/auipc-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/auipc-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/auipc-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/auipc-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/fence-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/fence-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/fence-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/fence-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/lui-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/lui-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/lui-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/lui-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/or-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/or-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/or-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/or-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/ori-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/ori-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/ori-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/ori-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sll-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sll-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sll-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sll-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slli-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/slli-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slt-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slt-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slt-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/slt-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slti-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slti-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slti-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/slti-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltiu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltiu-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltiu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sltiu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltu-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sltu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sra-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sra-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sra-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sra-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srai-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srai-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srai-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/srai-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srl-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srl-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srl-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/srl-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srli-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/srli-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sub-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sub-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sub-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sub-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xor-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xor-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xor-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/xor-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xori-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xori-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xori-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/xori-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_all_entries_check-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-02.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-02.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-02.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_all_entries_check-02.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-03.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-03.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-03.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_all_entries_check-03.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-04.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-04.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-04.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_all_entries_check-04.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_all.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_all.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_A_all.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_off_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_off_all.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_off_all.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_A_off_all.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_bot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_bot.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_bot.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_A_tor_bot.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_zero.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_zero.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_zero.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_A_tor_zero.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_access_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_access_all.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_access_all.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_L_access_all.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_napot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_napot.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_napot.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_L_modify_napot.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_off.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_off.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_L_modify_off.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_tor.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_tor.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_L_modify_tor.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_XWR_all-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-02.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-02.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-02.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_XWR_all-02.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-03.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-03.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-03.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_XWR_all-03.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-04.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-04.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-04.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_XWR_all-04.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_na4_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_na4_all.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_na4_all.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_na4_all.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_napot_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_napot_all.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_napot_all.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_napot_all.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_all.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_all.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_tor_all.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_tor_check-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-02.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-02.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-02.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_tor_check-02.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-03.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-03.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-03.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_tor_check-03.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_csr_walk.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_csr_walk.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_csr_walk.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_csr_walk.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_grain.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain_check.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain_check.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain_check.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_grain_check.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_na4.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_na4.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_na4.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_misaligned_na4.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_napot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_napot.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_napot.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_misaligned_napot.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_off.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_off.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_misaligned_off.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_tor.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_tor.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_misaligned_tor.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_na4_legal_lwxr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_na4_legal_lwxr.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_na4_legal_lwxr.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_na4_legal_lwxr.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_napot_legal_lwxr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_napot_legal_lwxr.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_napot_legal_lwxr.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_napot_legal_lwxr.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_priority.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority_off.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority_off.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_priority_off.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_tor_legal_lwxr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_tor_legal_lwxr.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_tor_legal_lwxr.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_tor_legal_lwxr.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_A_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_A_off.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_A_off.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_cfg_A_off.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_XWR.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_XWR.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_XWR.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_cfg_XWR.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_csr_access.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_csr_access.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_csr_access.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_csr_access.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_mprv_check-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-02.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-02.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-02.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_mprv_check-02.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_na4_legal_lxwr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_na4_legal_lxwr.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_na4_legal_lxwr.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_na4_legal_lxwr.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_napot_legal_lxwr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_napot_legal_lxwr.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_napot_legal_lxwr.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_napot_legal_lxwr.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_none.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_none.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_none.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_none.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_tor_legal_lxwr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_tor_legal_lxwr.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_tor_legal_lxwr.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_tor_legal_lxwr.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_na4.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_na4.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_na4.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_aligned_na4.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_napot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_napot.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_napot.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_aligned_napot.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_off.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_off.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_aligned_off.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_tor.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_tor.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_aligned_tor.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_na4.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_na4.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_na4.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_cret_na4.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_napot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_napot.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_napot.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_cret_napot.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_tor.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_tor.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_cret_tor.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_na4.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_na4.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_na4.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_misaligned_na4.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_napot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_napot.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_napot.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_misaligned_napot.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_off.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_off.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_misaligned_off.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_tor.S :
	riscv-none-elf-gcc -march=rv32ic_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_tor.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_misaligned_tor.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/ebreak.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/ecall.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-beq-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-bge-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-bgeu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-blt-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-bltu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-bne-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-jal-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-lh-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-lhu-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-lw-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-sh-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-sw-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjalr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjalr-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjalr-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign1-cjalr-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjr-01.S :
	riscv-none-elf-gcc -march=rv32ic          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjr-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign1-cjr-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S :
	riscv-none-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign1-jalr-01.S/dut/DUT-spoonysneeze_core.signature

.PHONY : /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S :
	riscv-none-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/link.ld         -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/env/         -I /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/env /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S -o my.elf  -Drvtest_mtrap_routine=True -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32  && riscv-none-elf-objcopy -O verilog --change-addresses -0x80000000 my.elf code.mem && iverilog -g2012 -o sim.out -I /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../hdl/*.v /home/srivathsa/projects/riscv_compliance_workspace/spoonysneeze_core/../tb/tb_compliance.v && vvp sim.out && mv signature.output /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign2-jalr-01.S/dut/DUT-spoonysneeze_core.signature