Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sat Jul 19 17:18:31 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  118         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.447        0.000                      0                  178        0.044        0.000                      0                  178        3.725        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.447        0.000                      0                  178        0.044        0.000                      0                  178        3.725        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.205ns (14.145%)  route 1.244ns (85.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, routed)          0.202     0.310    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X114Y139       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.435 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=33, routed)          1.042     1.477    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[4]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X114Y140       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/empty_reg_85_reg[4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.205ns (14.145%)  route 1.244ns (85.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, routed)          0.202     0.310    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X114Y139       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.435 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=33, routed)          1.042     1.477    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[5]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X114Y140       FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/empty_reg_85_reg[5]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.205ns (14.145%)  route 1.244ns (85.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, routed)          0.202     0.310    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X114Y139       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.435 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=33, routed)          1.042     1.477    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[6]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X114Y140       FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/empty_reg_85_reg[6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.205ns (14.145%)  route 1.244ns (85.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, routed)          0.202     0.310    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X114Y139       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.435 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=33, routed)          1.042     1.477    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[7]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X114Y140       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/empty_reg_85_reg[7]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_44_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.185ns (12.337%)  route 1.315ns (87.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y138       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y138       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/i_fu_44_reg[0]/Q
                         net (fo=10, routed)          0.163     0.269    bd_0_i/hls_inst/inst/i_fu_44[0]
    SLICE_X115Y139       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     0.378 r  bd_0_i/hls_inst/inst/add_ln20_reg_164[1]_i_1/O
                         net (fo=1, routed)           1.152     1.530    bd_0_i/hls_inst/inst/add_ln20_fu_116_p2[1]
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y139       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.079ns (6.665%)  route 1.106ns (93.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y139       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/i_fu_44_reg[6]/Q
                         net (fo=4, routed)           1.106     1.215    bd_0_i/hls_inst/inst/i_fu_44[6]
    SLICE_X115Y140       FDRE                                         r  bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y140       FDRE                                         r  bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[6]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y140       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[6]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.301ns (28.739%)  route 0.746ns (71.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.343     1.077    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y141       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.301ns (28.739%)  route 0.746ns (71.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.343     1.077    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y141       FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.301ns (28.739%)  route 0.746ns (71.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.343     1.077    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y141       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.926    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.301ns (28.739%)  route 0.746ns (71.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.343     1.077    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[6]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y141       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     7.926    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[6]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.384%)  route 0.043ns (44.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y140       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=4, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/Q[1]
    SLICE_X116Y140       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.016     0.108    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X116Y140       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_44_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y139       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/Q
                         net (fo=1, routed)           0.074     0.125    bd_0_i/hls_inst/inst/add_ln20_reg_164[1]
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X115Y139       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/i_fu_44_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_44_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y139       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[5]/Q
                         net (fo=1, routed)           0.076     0.127    bd_0_i/hls_inst/inst/add_ln20_reg_164[5]
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X115Y139       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/i_fu_44_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.061ns (51.090%)  route 0.058ns (48.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/Q
                         net (fo=7, routed)           0.037     0.089    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]
    SLICE_X115Y141       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     0.111 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32[5]_i_1/O
                         net (fo=1, routed)           0.021     0.132    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/add_ln8_fu_64_p2[5]
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X115Y141       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_74_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[5]/Q
                         net (fo=1, routed)           0.083     0.134    bd_0_i/hls_inst/inst/add_ln24_reg_182[5]
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X113Y139       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/j_reg_74_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_44_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.037ns (30.686%)  route 0.084ns (69.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y139       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/i_fu_44_reg[5]/Q
                         net (fo=5, routed)           0.084     0.134    bd_0_i/hls_inst/inst/i_fu_44[5]
    SLICE_X115Y140       FDRE                                         r  bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y140       FDRE                                         r  bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X115Y140       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_44_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y138       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y138       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[2]/Q
                         net (fo=1, routed)           0.083     0.135    bd_0_i/hls_inst/inst/add_ln20_reg_164[2]
    SLICE_X115Y138       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y138       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X115Y138       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_fu_44_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_74_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.041ns (33.333%)  route 0.082ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y139       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[1]/Q
                         net (fo=1, routed)           0.082     0.136    bd_0_i/hls_inst/inst/add_ln24_reg_182[1]
    SLICE_X114Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X114Y139       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/j_reg_74_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.076ns (61.589%)  route 0.047ns (38.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/Q
                         net (fo=7, routed)           0.038     0.090    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]
    SLICE_X115Y141       LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     0.127 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32[3]_i_1/O
                         net (fo=1, routed)           0.009     0.136    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/add_ln8_fu_64_p2[3]
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X115Y141       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_74_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.086ns (70.005%)  route 0.037ns (29.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/j_reg_74_reg[6]/Q
                         net (fo=2, routed)           0.030     0.082    bd_0_i/hls_inst/inst/in_arr_address0[6]
    SLICE_X113Y139       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.047     0.129 r  bd_0_i/hls_inst/inst/add_ln24_reg_182[6]_i_1/O
                         net (fo=1, routed)           0.007     0.136    bd_0_i/hls_inst/inst/add_ln24_fu_133_p2[6]
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X113Y139       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X114Y139  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X114Y139  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X113Y139  bd_0_i/hls_inst/inst/add_ln24_reg_182_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y138  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X115Y139  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.131ns  (logic 0.110ns (83.969%)  route 0.021ns (16.031%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X116Y139       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.021     0.131    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.053ns  (logic 0.039ns (73.585%)  route 0.014ns (26.415%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X116Y139       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.014     0.053    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.965ns  (logic 0.390ns (40.430%)  route 0.575ns (59.570%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.172     0.906    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X116Y140       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     0.995 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0/O
                         net (fo=0)                   0.000     0.995    out_arr_we0
                                                                      r  out_arr_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.658ns  (logic 0.202ns (30.676%)  route 0.456ns (69.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, routed)          0.456     0.564    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/Q[3]
    SLICE_X115Y140       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     0.687 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.687    out_arr_address0[4]
                                                                      r  out_arr_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_d0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.648ns  (logic 0.237ns (36.576%)  route 0.411ns (63.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, routed)          0.376     0.484    bd_0_i/hls_inst/inst/in_arr_ce0
    SLICE_X114Y144       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     0.642 r  bd_0_i/hls_inst/inst/out_arr_d0[18]_INST_0/O
                         net (fo=0)                   0.035     0.677    out_arr_d0[18]
                                                                      r  out_arr_d0[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.628ns  (logic 0.182ns (28.965%)  route 0.446ns (71.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, routed)          0.415     0.523    bd_0_i/hls_inst/inst/in_arr_ce0
    SLICE_X114Y139       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     0.626 r  bd_0_i/hls_inst/inst/out_arr_d0[4]_INST_0/O
                         net (fo=0)                   0.031     0.657    out_arr_d0[4]
                                                                      r  out_arr_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_44_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.624ns  (logic 0.378ns (60.617%)  route 0.246ns (39.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y138       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y138       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 f  bd_0_i/hls_inst/inst/i_fu_44_reg[3]/Q
                         net (fo=7, routed)           0.124     0.230    bd_0_i/hls_inst/inst/i_fu_44[3]
    SLICE_X115Y139       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.380 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=1, routed)           0.122     0.502    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1_n_0
    SLICE_X115Y139       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.654 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=2, unset)            0.000     0.654    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_44_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.624ns  (logic 0.378ns (60.617%)  route 0.246ns (39.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y138       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y138       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 f  bd_0_i/hls_inst/inst/i_fu_44_reg[3]/Q
                         net (fo=7, routed)           0.124     0.230    bd_0_i/hls_inst/inst/i_fu_44[3]
    SLICE_X115Y139       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.380 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=1, routed)           0.122     0.502    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1_n_0
    SLICE_X115Y139       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.654 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=2, unset)            0.000     0.654    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.624ns  (logic 0.179ns (28.670%)  route 0.445ns (71.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, routed)          0.416     0.524    bd_0_i/hls_inst/inst/in_arr_ce0
    SLICE_X114Y139       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     0.624 r  bd_0_i/hls_inst/inst/out_arr_d0[6]_INST_0/O
                         net (fo=0)                   0.029     0.653    out_arr_d0[6]
                                                                      r  out_arr_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_d0[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.606ns  (logic 0.245ns (40.399%)  route 0.361ns (59.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, routed)          0.321     0.429    bd_0_i/hls_inst/inst/in_arr_ce0
    SLICE_X114Y144       LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     0.595 r  bd_0_i/hls_inst/inst/out_arr_d0[30]_INST_0/O
                         net (fo=0)                   0.040     0.635    out_arr_d0[30]
                                                                      r  out_arr_d0[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.600ns  (logic 0.224ns (37.336%)  route 0.376ns (62.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, routed)          0.376     0.484    bd_0_i/hls_inst/inst/in_arr_ce0
    SLICE_X114Y144       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.629 r  bd_0_i/hls_inst/inst/out_arr_d0[17]_INST_0/O
                         net (fo=0)                   0.000     0.629    out_arr_d0[17]
                                                                      r  out_arr_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.590ns  (logic 0.189ns (32.041%)  route 0.401ns (67.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, routed)          0.366     0.474    bd_0_i/hls_inst/inst/in_arr_ce0
    SLICE_X114Y138       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     0.584 r  bd_0_i/hls_inst/inst/out_arr_d0[0]_INST_0/O
                         net (fo=0)                   0.035     0.619    out_arr_d0[0]
                                                                      r  out_arr_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_reg_74_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_arr_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y139       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/j_reg_74_reg[0]/Q
                         net (fo=8, unset)            0.000     0.051    in_arr_address0[0]
                                                                      r  in_arr_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_reg_74_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_arr_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y139       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/j_reg_74_reg[1]/Q
                         net (fo=7, unset)            0.000     0.052    in_arr_address0[1]
                                                                      r  in_arr_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_reg_74_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_arr_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/j_reg_74_reg[2]/Q
                         net (fo=6, unset)            0.000     0.052    in_arr_address0[2]
                                                                      r  in_arr_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_reg_74_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_arr_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/j_reg_74_reg[4]/Q
                         net (fo=4, unset)            0.000     0.052    in_arr_address0[4]
                                                                      r  in_arr_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_reg_74_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_arr_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/j_reg_74_reg[6]/Q
                         net (fo=2, unset)            0.000     0.052    in_arr_address0[6]
                                                                      r  in_arr_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_arr_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, unset)           0.000     0.052    in_arr_ce0
                                                                      r  in_arr_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_reg_74_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_arr_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/j_reg_74_reg[3]/Q
                         net (fo=5, unset)            0.000     0.053    in_arr_address0[3]
                                                                      r  in_arr_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_reg_74_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_arr_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y139       FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_74_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/j_reg_74_reg[5]/Q
                         net (fo=3, unset)            0.000     0.053    in_arr_address0[5]
                                                                      r  in_arr_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.060ns (70.588%)  route 0.025ns (29.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y138       FDRE                                         r  bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y138       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[1]/Q
                         net (fo=1, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_address0[6][1]
    SLICE_X115Y138       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     0.098 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.098    out_arr_address0[1]
                                                                      r  out_arr_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_arr_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.061ns (63.501%)  route 0.035ns (36.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=50, routed)          0.035     0.087    bd_0_i/hls_inst/inst/in_arr_ce0
    SLICE_X113Y141       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.109 r  bd_0_i/hls_inst/inst/out_arr_d0[15]_INST_0/O
                         net (fo=0)                   0.000     0.109    out_arr_d0[15]
                                                                      r  out_arr_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.581ns  (logic 0.461ns (79.346%)  route 0.120ns (20.654%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.413 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.439    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
    SLICE_X114Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.026     0.581    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_8
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.461ns (79.483%)  route 0.119ns (20.517%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.413 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.439    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
    SLICE_X114Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.025     0.580    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_10
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[29]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.568ns  (logic 0.448ns (78.873%)  route 0.120ns (21.127%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.413 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.439    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
    SLICE_X114Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     0.542 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.026     0.568    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_9
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[30]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.431ns (78.364%)  route 0.119ns (21.636%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.413 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.439    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
    SLICE_X114Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     0.525 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.025     0.550    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_11
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[28]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.427ns (78.062%)  route 0.120ns (21.938%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.413 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.439    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
    SLICE_X114Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     0.521 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.026     0.547    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_12
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[27]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.446ns (82.593%)  route 0.094ns (17.407%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     0.514 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.026     0.540    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_8
    SLICE_X114Y142       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y142       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[23]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.421ns (77.963%)  route 0.119ns (22.037%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.413 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.439    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
    SLICE_X114Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     0.515 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.025     0.540    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_14
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[25]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.446ns (82.746%)  route 0.093ns (17.254%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.514 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.025     0.539    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_10
    SLICE_X114Y142       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y142       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[21]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.532ns  (logic 0.412ns (77.444%)  route 0.120ns (22.556%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.413 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.439    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
    SLICE_X114Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     0.506 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.026     0.532    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_13
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[26]/C

Slack:                    inf
  Source:                 in_arr_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.527ns  (logic 0.433ns (82.163%)  route 0.094ns (17.837%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_arr_q0[1] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_arr_q0[1]
    SLICE_X114Y140       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.125 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16/O
                         net (fo=1, routed)           0.016     0.141    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_16_n_0
    SLICE_X114Y140       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.331 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.357    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
    SLICE_X114Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.372 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.398    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
    SLICE_X114Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     0.501 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.026     0.527    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_9
    SLICE_X114Y142       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y142       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X116Y139       FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y141       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_rst
    SLICE_X116Y140       FDSE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X116Y140       FDSE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_rst
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y140       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.010     0.010    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X114Y138       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y138       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 out_arr_q0[31]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.052ns  (logic 0.033ns (63.462%)  route 0.019ns (36.538%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_arr_q0[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/out_arr_q0[31]
    SLICE_X114Y143       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.015 r  bd_0_i/hls_inst/inst/empty_reg_85[24]_i_9/O
                         net (fo=1, routed)           0.012     0.027    bd_0_i/hls_inst/inst/empty_reg_85[24]_i_9_n_0
    SLICE_X114Y143       CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.045 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.052    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_8
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y143       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/C





