@W: MT530 :"c:\microsemi_prj\hw7\counter\hdl\counter.vhd":44:6:44:7|Found inferred clock Counter|CLK which controls 16 sequential elements including count[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
