

================================================================
== Vivado HLS Report for 'sgfilter'
================================================================
* Date:           Mon Apr 20 17:56:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.109|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------------+-------------+-------------+-------------+---------+
    |          Latency          |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+---------+
    |  46765965517|  46765965517|  46765965517|  46765965517|   none  |
    +-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |             |          Latency          | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |     min     |     max     |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |     51904512|     51904512|          2|          -|          -|  25952256|    no    |
        |- Loop 2     |  46714061000|  46714061000|  467140610|          -|          -|       100|    no    |
        | + Loop 2.1  |    467140608|    467140608|         18|          -|          -|  25952256|    no    |
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 23 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 5 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @sgfilter_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind"   --->   Operation 29 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.66ns)   --->   "%a = alloca [25952256 x i10], align 2" [sgfilter.cpp:26]   --->   Operation 30 'alloca' 'a' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_1 : Operation 31 [1/1] (2.66ns)   --->   "%b = alloca [25952256 x i10], align 2" [sgfilter.cpp:27]   --->   Operation 31 'alloca' 'b' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_1 : Operation 32 [1/1] (2.66ns)   --->   "%OUT = alloca [25952256 x i32], align 16" [sgfilter.cpp:28]   --->   Operation 32 'alloca' 'OUT' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_1 : Operation 33 [1/1] (1.06ns)   --->   "br label %1" [sgfilter.cpp:30]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%k_0 = phi i25 [ 0, %0 ], [ %k, %2 ]"   --->   Operation 34 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i25 %k_0 to i10" [sgfilter.cpp:30]   --->   Operation 35 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.52ns)   --->   "%icmp_ln30 = icmp eq i25 %k_0, -7602176" [sgfilter.cpp:30]   --->   Operation 36 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25952256, i64 25952256, i64 25952256) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.65ns)   --->   "%k = add i25 1, %k_0" [sgfilter.cpp:30]   --->   Operation 38 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader1.preheader, label %2" [sgfilter.cpp:30]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i25 %k_0 to i64" [sgfilter.cpp:31]   --->   Operation 40 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [25952256 x i10]* %a, i64 0, i64 %zext_ln31" [sgfilter.cpp:31]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.66ns)   --->   "store i10 %trunc_ln30, i10* %a_addr, align 2" [sgfilter.cpp:31]   --->   Operation 42 'store' <Predicate = (!icmp_ln30)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [25952256 x i10]* %b, i64 0, i64 %zext_ln31" [sgfilter.cpp:32]   --->   Operation 43 'getelementptr' 'b_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.66ns)   --->   "store i10 %trunc_ln30, i10* %b_addr, align 2" [sgfilter.cpp:32]   --->   Operation 44 'store' <Predicate = (!icmp_ln30)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr inbounds [25952256 x i32]* %OUT, i64 0, i64 %zext_ln31" [sgfilter.cpp:33]   --->   Operation 45 'getelementptr' 'OUT_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.66ns)   --->   "store i32 0, i32* %OUT_addr, align 4" [sgfilter.cpp:33]   --->   Operation 46 'store' <Predicate = (!icmp_ln30)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_2 : Operation 47 [1/1] (1.06ns)   --->   "br label %.preheader1" [sgfilter.cpp:37]   --->   Operation 47 'br' <Predicate = (icmp_ln30)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 48 [1/2] (2.66ns)   --->   "store i10 %trunc_ln30, i10* %a_addr, align 2" [sgfilter.cpp:31]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_3 : Operation 49 [1/2] (2.66ns)   --->   "store i10 %trunc_ln30, i10* %b_addr, align 2" [sgfilter.cpp:32]   --->   Operation 49 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_3 : Operation 50 [1/2] (2.66ns)   --->   "store i32 0, i32* %OUT_addr, align 4" [sgfilter.cpp:33]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [sgfilter.cpp:30]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 52 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.18ns)   --->   "%icmp_ln37 = icmp eq i7 %i_0, -28" [sgfilter.cpp:37]   --->   Operation 53 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 54 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [sgfilter.cpp:37]   --->   Operation 55 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %4, label %.preheader.preheader" [sgfilter.cpp:37]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.06ns)   --->   "br label %.preheader" [sgfilter.cpp:39]   --->   Operation 57 'br' <Predicate = (!icmp_ln37)> <Delay = 1.06>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i32 %idx_read to i64" [sgfilter.cpp:48]   --->   Operation 58 'sext' 'sext_ln48' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%OUT_addr_1 = getelementptr inbounds [25952256 x i32]* %OUT, i64 0, i64 %sext_ln48" [sgfilter.cpp:48]   --->   Operation 59 'getelementptr' 'OUT_addr_1' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 60 [4/4] (2.66ns)   --->   "%v = load i32* %OUT_addr_1, align 4" [sgfilter.cpp:48]   --->   Operation 60 'load' 'v' <Predicate = (icmp_ln37)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%k1_0 = phi i25 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 61 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.52ns)   --->   "%icmp_ln39 = icmp eq i25 %k1_0, -7602176" [sgfilter.cpp:39]   --->   Operation 62 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25952256, i64 25952256, i64 25952256) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.65ns)   --->   "%k_1 = add i25 %k1_0, 1" [sgfilter.cpp:39]   --->   Operation 64 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.preheader1.loopexit, label %3" [sgfilter.cpp:39]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i25 %k1_0 to i64" [sgfilter.cpp:40]   --->   Operation 66 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [25952256 x i10]* %a, i64 0, i64 %zext_ln40" [sgfilter.cpp:40]   --->   Operation 67 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 68 [4/4] (2.66ns)   --->   "%a_load = load i10* %a_addr_1, align 2" [sgfilter.cpp:40]   --->   Operation 68 'load' 'a_load' <Predicate = (!icmp_ln39)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [25952256 x i10]* %b, i64 0, i64 %zext_ln40" [sgfilter.cpp:40]   --->   Operation 69 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 70 [4/4] (2.66ns)   --->   "%b_load = load i10* %b_addr_1, align 2" [sgfilter.cpp:40]   --->   Operation 70 'load' 'b_load' <Predicate = (!icmp_ln39)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 71 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.66>
ST_6 : Operation 72 [3/4] (2.66ns)   --->   "%a_load = load i10* %a_addr_1, align 2" [sgfilter.cpp:40]   --->   Operation 72 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_6 : Operation 73 [3/4] (2.66ns)   --->   "%b_load = load i10* %b_addr_1, align 2" [sgfilter.cpp:40]   --->   Operation 73 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 74 [2/4] (2.66ns)   --->   "%a_load = load i10* %a_addr_1, align 2" [sgfilter.cpp:40]   --->   Operation 74 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_7 : Operation 75 [2/4] (2.66ns)   --->   "%b_load = load i10* %b_addr_1, align 2" [sgfilter.cpp:40]   --->   Operation 75 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>

State 8 <SV = 6> <Delay = 3.75>
ST_8 : Operation 76 [1/4] (2.66ns)   --->   "%a_load = load i10* %a_addr_1, align 2" [sgfilter.cpp:40]   --->   Operation 76 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i10 %a_load to i18" [sgfilter.cpp:40]   --->   Operation 77 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [3/3] (1.09ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i18 %zext_ln40_6, -76" [sgfilter.cpp:40]   --->   Operation 78 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 79 [1/4] (2.66ns)   --->   "%b_load = load i10* %b_addr_1, align 2" [sgfilter.cpp:40]   --->   Operation 79 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>

State 9 <SV = 7> <Delay = 2.51>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i10 %a_load to i21" [sgfilter.cpp:40]   --->   Operation 80 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [3/3] (1.09ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40 = mul i21 %zext_ln40_7, -984" [sgfilter.cpp:40]   --->   Operation 81 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 82 [3/3] (1.09ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i18 %zext_ln40_6, 92" [sgfilter.cpp:40]   --->   Operation 82 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 83 [2/3] (1.09ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i18 %zext_ln40_6, -76" [sgfilter.cpp:40]   --->   Operation 83 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i10 %b_load to i29" [sgfilter.cpp:40]   --->   Operation 84 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %b_load, i3 0)" [sgfilter.cpp:40]   --->   Operation 85 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i13 %tmp to i29" [sgfilter.cpp:40]   --->   Operation 86 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40 = sub i29 %zext_ln40_4, %zext_ln40_3" [sgfilter.cpp:40]   --->   Operation 87 'sub' 'sub_ln40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 88 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln40_3 = add i29 %sub_ln40, 7" [sgfilter.cpp:40]   --->   Operation 88 'add' 'add_ln40_3' <Predicate = true> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 2.95>
ST_10 : Operation 89 [2/3] (1.09ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40 = mul i21 %zext_ln40_7, -984" [sgfilter.cpp:40]   --->   Operation 89 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 90 [2/3] (1.09ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i18 %zext_ln40_6, 92" [sgfilter.cpp:40]   --->   Operation 90 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i18 %zext_ln40_6, -76" [sgfilter.cpp:40]   --->   Operation 91 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%sext_ln40_4 = sext i18 %mul_ln40_5 to i30" [sgfilter.cpp:40]   --->   Operation 92 'sext' 'sext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i29 %add_ln40_3 to i30" [sgfilter.cpp:40]   --->   Operation 93 'sext' 'sext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln40_4 = add i30 %sext_ln40_5, %sext_ln40_4" [sgfilter.cpp:40]   --->   Operation 94 'add' 'add_ln40_4' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 9> <Delay = 4.10>
ST_11 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40 = mul i21 %zext_ln40_7, -984" [sgfilter.cpp:40]   --->   Operation 95 'mul' 'mul_ln40' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 96 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln40 = add i21 %mul_ln40, -46" [sgfilter.cpp:40]   --->   Operation 96 'add' 'add_ln40' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i18 %zext_ln40_6, 92" [sgfilter.cpp:40]   --->   Operation 97 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 98 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln40_2 = add i18 %mul_ln40_3, -39" [sgfilter.cpp:40]   --->   Operation 98 'add' 'add_ln40_2' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i10 %b_load to i32" [sgfilter.cpp:40]   --->   Operation 99 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i30 %add_ln40_4 to i32" [sgfilter.cpp:40]   --->   Operation 100 'sext' 'sext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (4.10ns)   --->   "%mul_ln40_6 = mul nsw i32 %zext_ln40_2, %sext_ln40_6" [sgfilter.cpp:40]   --->   Operation 101 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 4.10>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i10 %a_load to i29" [sgfilter.cpp:40]   --->   Operation 102 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i10 %a_load to i31" [sgfilter.cpp:40]   --->   Operation 103 'zext' 'zext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i21 %add_ln40 to i31" [sgfilter.cpp:40]   --->   Operation 104 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [3/3] (1.09ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_1 = mul i31 %zext_ln40_8, %sext_ln40" [sgfilter.cpp:40]   --->   Operation 105 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i18 %add_ln40_2 to i29" [sgfilter.cpp:40]   --->   Operation 106 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [3/3] (1.09ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_4 = mul i29 %zext_ln40_5, %sext_ln40_2" [sgfilter.cpp:40]   --->   Operation 107 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 108 [1/2] (4.10ns)   --->   "%mul_ln40_6 = mul nsw i32 %zext_ln40_2, %sext_ln40_6" [sgfilter.cpp:40]   --->   Operation 108 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 1.72>
ST_13 : Operation 109 [2/3] (1.09ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_1 = mul i31 %zext_ln40_8, %sext_ln40" [sgfilter.cpp:40]   --->   Operation 109 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 110 [2/3] (1.09ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_4 = mul i29 %zext_ln40_5, %sext_ln40_2" [sgfilter.cpp:40]   --->   Operation 110 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 111 [1/1] (1.72ns)   --->   "%add_ln40_5 = add i32 %mul_ln40_6, 7" [sgfilter.cpp:40]   --->   Operation 111 'add' 'add_ln40_5' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 2.95>
ST_14 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_1 = mul i31 %zext_ln40_8, %sext_ln40" [sgfilter.cpp:40]   --->   Operation 112 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 113 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln40_1 = add i31 %mul_ln40_1, -46" [sgfilter.cpp:40]   --->   Operation 113 'add' 'add_ln40_1' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_4 = mul i29 %zext_ln40_5, %sext_ln40_2" [sgfilter.cpp:40]   --->   Operation 114 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 115 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_6)   --->   "%sext_ln40_3 = sext i29 %mul_ln40_4 to i32" [sgfilter.cpp:40]   --->   Operation 115 'sext' 'sext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln40_6 = add i32 %add_ln40_5, %sext_ln40_3" [sgfilter.cpp:40]   --->   Operation 116 'add' 'add_ln40_6' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 13> <Delay = 3.34>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i10 %a_load to i32" [sgfilter.cpp:40]   --->   Operation 117 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i31 %add_ln40_1 to i32" [sgfilter.cpp:40]   --->   Operation 118 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [5/5] (3.34ns)   --->   "%mul_ln40_2 = mul nsw i32 %zext_ln40_1, %sext_ln40_1" [sgfilter.cpp:40]   --->   Operation 119 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [5/5] (3.34ns)   --->   "%mul_ln40_7 = mul nsw i32 %zext_ln40_2, %add_ln40_6" [sgfilter.cpp:40]   --->   Operation 120 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.34>
ST_16 : Operation 121 [4/5] (3.34ns)   --->   "%mul_ln40_2 = mul nsw i32 %zext_ln40_1, %sext_ln40_1" [sgfilter.cpp:40]   --->   Operation 121 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [4/5] (3.34ns)   --->   "%mul_ln40_7 = mul nsw i32 %zext_ln40_2, %add_ln40_6" [sgfilter.cpp:40]   --->   Operation 122 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.34>
ST_17 : Operation 123 [3/5] (3.34ns)   --->   "%mul_ln40_2 = mul nsw i32 %zext_ln40_1, %sext_ln40_1" [sgfilter.cpp:40]   --->   Operation 123 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [3/5] (3.34ns)   --->   "%mul_ln40_7 = mul nsw i32 %zext_ln40_2, %add_ln40_6" [sgfilter.cpp:40]   --->   Operation 124 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.34>
ST_18 : Operation 125 [2/5] (3.34ns)   --->   "%mul_ln40_2 = mul nsw i32 %zext_ln40_1, %sext_ln40_1" [sgfilter.cpp:40]   --->   Operation 125 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [2/5] (3.34ns)   --->   "%mul_ln40_7 = mul nsw i32 %zext_ln40_2, %add_ln40_6" [sgfilter.cpp:40]   --->   Operation 126 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.34>
ST_19 : Operation 127 [1/5] (3.34ns)   --->   "%mul_ln40_2 = mul nsw i32 %zext_ln40_1, %sext_ln40_1" [sgfilter.cpp:40]   --->   Operation 127 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/5] (3.34ns)   --->   "%mul_ln40_7 = mul nsw i32 %zext_ln40_2, %add_ln40_6" [sgfilter.cpp:40]   --->   Operation 128 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.77>
ST_20 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_7 = add i32 %mul_ln40_7, -75" [sgfilter.cpp:40]   --->   Operation 129 'add' 'add_ln40_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 130 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln40_8 = add i32 %add_ln40_7, %mul_ln40_2" [sgfilter.cpp:40]   --->   Operation 130 'add' 'add_ln40_8' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 19> <Delay = 2.66>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr inbounds [25952256 x i32]* %OUT, i64 0, i64 %zext_ln40" [sgfilter.cpp:40]   --->   Operation 131 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [2/2] (2.66ns)   --->   "store i32 %add_ln40_8, i32* %OUT_addr_2, align 4" [sgfilter.cpp:40]   --->   Operation 132 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>

State 22 <SV = 20> <Delay = 2.66>
ST_22 : Operation 133 [1/2] (2.66ns)   --->   "store i32 %add_ln40_8, i32* %OUT_addr_2, align 4" [sgfilter.cpp:40]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader" [sgfilter.cpp:39]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 3> <Delay = 2.66>
ST_23 : Operation 135 [3/4] (2.66ns)   --->   "%v = load i32* %OUT_addr_1, align 4" [sgfilter.cpp:48]   --->   Operation 135 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>

State 24 <SV = 4> <Delay = 2.66>
ST_24 : Operation 136 [2/4] (2.66ns)   --->   "%v = load i32* %OUT_addr_1, align 4" [sgfilter.cpp:48]   --->   Operation 136 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>

State 25 <SV = 5> <Delay = 2.66>
ST_25 : Operation 137 [1/4] (2.66ns)   --->   "%v = load i32* %OUT_addr_1, align 4" [sgfilter.cpp:48]   --->   Operation 137 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25952256> <RAM>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "ret i32 %v" [sgfilter.cpp:54]   --->   Operation 138 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000]
idx_read          (read             ) [ 00111111111111111111111000]
a                 (alloca           ) [ 00111111111111111111111000]
b                 (alloca           ) [ 00111111111111111111111000]
OUT               (alloca           ) [ 00111111111111111111111000]
br_ln30           (br               ) [ 01110000000000000000000000]
k_0               (phi              ) [ 00100000000000000000000000]
trunc_ln30        (trunc            ) [ 00010000000000000000000000]
icmp_ln30         (icmp             ) [ 00110000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000]
k                 (add              ) [ 01110000000000000000000000]
br_ln30           (br               ) [ 00000000000000000000000000]
zext_ln31         (zext             ) [ 00000000000000000000000000]
a_addr            (getelementptr    ) [ 00010000000000000000000000]
b_addr            (getelementptr    ) [ 00010000000000000000000000]
OUT_addr          (getelementptr    ) [ 00010000000000000000000000]
br_ln37           (br               ) [ 00111111111111111111111000]
store_ln31        (store            ) [ 00000000000000000000000000]
store_ln32        (store            ) [ 00000000000000000000000000]
store_ln33        (store            ) [ 00000000000000000000000000]
br_ln30           (br               ) [ 01110000000000000000000000]
i_0               (phi              ) [ 00001000000000000000000000]
icmp_ln37         (icmp             ) [ 00001111111111111111111000]
empty_3           (speclooptripcount) [ 00000000000000000000000000]
i                 (add              ) [ 00101111111111111111111000]
br_ln37           (br               ) [ 00000000000000000000000000]
br_ln39           (br               ) [ 00001111111111111111111000]
sext_ln48         (sext             ) [ 00000000000000000000000000]
OUT_addr_1        (getelementptr    ) [ 00000000000000000000000111]
k1_0              (phi              ) [ 00000100000000000000000000]
icmp_ln39         (icmp             ) [ 00001111111111111111111000]
empty_4           (speclooptripcount) [ 00000000000000000000000000]
k_1               (add              ) [ 00001111111111111111111000]
br_ln39           (br               ) [ 00000000000000000000000000]
zext_ln40         (zext             ) [ 00000011111111111111110000]
a_addr_1          (getelementptr    ) [ 00000011100000000000000000]
b_addr_1          (getelementptr    ) [ 00000011100000000000000000]
br_ln0            (br               ) [ 00101111111111111111111000]
a_load            (load             ) [ 00000000011111110000000000]
zext_ln40_6       (zext             ) [ 00000000011100000000000000]
b_load            (load             ) [ 00000000011100000000000000]
zext_ln40_7       (zext             ) [ 00000000001100000000000000]
zext_ln40_3       (zext             ) [ 00000000000000000000000000]
tmp               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln40_4       (zext             ) [ 00000000000000000000000000]
sub_ln40          (sub              ) [ 00000000000000000000000000]
add_ln40_3        (add              ) [ 00000000001000000000000000]
mul_ln40_5        (mul              ) [ 00000000000000000000000000]
sext_ln40_4       (sext             ) [ 00000000000000000000000000]
sext_ln40_5       (sext             ) [ 00000000000000000000000000]
add_ln40_4        (add              ) [ 00000000000100000000000000]
mul_ln40          (mul              ) [ 00000000000000000000000000]
add_ln40          (add              ) [ 00000000000010000000000000]
mul_ln40_3        (mul              ) [ 00000000000000000000000000]
add_ln40_2        (add              ) [ 00000000000010000000000000]
zext_ln40_2       (zext             ) [ 00000000000011111111000000]
sext_ln40_6       (sext             ) [ 00000000000010000000000000]
zext_ln40_5       (zext             ) [ 00000000000001100000000000]
zext_ln40_8       (zext             ) [ 00000000000001100000000000]
sext_ln40         (sext             ) [ 00000000000001100000000000]
sext_ln40_2       (sext             ) [ 00000000000001100000000000]
mul_ln40_6        (mul              ) [ 00000000000001000000000000]
add_ln40_5        (add              ) [ 00000000000000100000000000]
mul_ln40_1        (mul              ) [ 00000000000000000000000000]
add_ln40_1        (add              ) [ 00000000000000010000000000]
mul_ln40_4        (mul              ) [ 00000000000000000000000000]
sext_ln40_3       (sext             ) [ 00000000000000000000000000]
add_ln40_6        (add              ) [ 00000000000000011111000000]
zext_ln40_1       (zext             ) [ 00000000000000001111000000]
sext_ln40_1       (sext             ) [ 00000000000000001111000000]
mul_ln40_2        (mul              ) [ 00000000000000000000100000]
mul_ln40_7        (mul              ) [ 00000000000000000000100000]
add_ln40_7        (add              ) [ 00000000000000000000000000]
add_ln40_8        (add              ) [ 00000000000000000000011000]
OUT_addr_2        (getelementptr    ) [ 00000000000000000000001000]
store_ln40        (store            ) [ 00000000000000000000000000]
br_ln39           (br               ) [ 00001111111111111111111000]
v                 (load             ) [ 00000000000000000000000000]
ret_ln54          (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sgfilter_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="a_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="OUT_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OUT/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="idx_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="25" slack="0"/>
<pin id="78" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="25" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln31/2 a_load/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="25" slack="0"/>
<pin id="90" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="25" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln32/2 b_load/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="OUT_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="25" slack="0"/>
<pin id="102" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="25" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln33/2 v/4 store_ln40/21 "/>
</bind>
</comp>

<comp id="111" class="1004" name="OUT_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr_1/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="25" slack="0"/>
<pin id="122" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="b_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="25" slack="0"/>
<pin id="129" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="OUT_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="25" slack="16"/>
<pin id="136" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr_2/21 "/>
</bind>
</comp>

<comp id="139" class="1005" name="k_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="25" slack="1"/>
<pin id="141" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="k_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="25" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="k1_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="25" slack="1"/>
<pin id="163" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="k1_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="25" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln30_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="25" slack="0"/>
<pin id="174" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln30_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="25" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="k_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="25" slack="0"/>
<pin id="187" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln31_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="25" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln37_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln48_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln39_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="25" slack="0"/>
<pin id="215" dir="0" index="1" bw="24" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="k_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="25" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln40_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="25" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln40_6_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln40_7_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_7/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln40_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="1"/>
<pin id="240" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="13" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="1"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln40_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="0"/>
<pin id="250" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_ln40_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln40_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln40_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="15" slack="1"/>
<pin id="266" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_5/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln40_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="3"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/11 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln40_6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="19" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_6/11 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="19" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_6/11 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln40_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="4"/>
<pin id="281" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln40_8_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="4"/>
<pin id="284" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_8/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln40_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="21" slack="1"/>
<pin id="287" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln40_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="18" slack="1"/>
<pin id="290" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/12 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln40_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="29" slack="1"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln40_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="7"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/15 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln40_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/15 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="31" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/15 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="4"/>
<pin id="310" dir="0" index="1" bw="31" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_7/15 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln40_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_7/20 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln40_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_8/20 "/>
</bind>
</comp>

<comp id="322" class="1007" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="18" slack="0"/>
<pin id="325" dir="0" index="2" bw="15" slack="0"/>
<pin id="326" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_5/8 sext_ln40_4/10 add_ln40_4/10 "/>
</bind>
</comp>

<comp id="330" class="1007" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="21" slack="0"/>
<pin id="333" dir="0" index="2" bw="21" slack="0"/>
<pin id="334" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40/9 add_ln40/11 "/>
</bind>
</comp>

<comp id="338" class="1007" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="1"/>
<pin id="340" dir="0" index="1" bw="18" slack="0"/>
<pin id="341" dir="0" index="2" bw="18" slack="0"/>
<pin id="342" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_3/9 add_ln40_2/11 "/>
</bind>
</comp>

<comp id="345" class="1007" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="21" slack="0"/>
<pin id="348" dir="0" index="2" bw="31" slack="0"/>
<pin id="349" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_1/12 add_ln40_1/14 "/>
</bind>
</comp>

<comp id="353" class="1007" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="18" slack="0"/>
<pin id="356" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_4/12 sext_ln40_3/14 add_ln40_6/14 "/>
</bind>
</comp>

<comp id="360" class="1005" name="idx_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2"/>
<pin id="362" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="trunc_ln30_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="1"/>
<pin id="367" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="374" class="1005" name="k_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="25" slack="0"/>
<pin id="376" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="379" class="1005" name="a_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="25" slack="1"/>
<pin id="381" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="b_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="25" slack="1"/>
<pin id="386" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="OUT_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="25" slack="1"/>
<pin id="391" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="OUT_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="402" class="1005" name="OUT_addr_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="25" slack="1"/>
<pin id="404" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="OUT_addr_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="k_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="25" slack="0"/>
<pin id="412" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="zext_ln40_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="16"/>
<pin id="417" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="420" class="1005" name="a_addr_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="25" slack="1"/>
<pin id="422" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="b_addr_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="25" slack="1"/>
<pin id="427" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="a_load_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="1"/>
<pin id="432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="438" class="1005" name="zext_ln40_6_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="18" slack="1"/>
<pin id="440" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_6 "/>
</bind>
</comp>

<comp id="444" class="1005" name="b_load_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="1"/>
<pin id="446" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="zext_ln40_7_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="21" slack="1"/>
<pin id="453" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_7 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln40_3_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="29" slack="1"/>
<pin id="458" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_3 "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln40_4_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="30" slack="1"/>
<pin id="463" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_4 "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln40_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="21" slack="1"/>
<pin id="468" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="471" class="1005" name="add_ln40_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="18" slack="1"/>
<pin id="473" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="zext_ln40_2_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="sext_ln40_6_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40_6 "/>
</bind>
</comp>

<comp id="487" class="1005" name="zext_ln40_5_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="29" slack="1"/>
<pin id="489" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_5 "/>
</bind>
</comp>

<comp id="492" class="1005" name="zext_ln40_8_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="1"/>
<pin id="494" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_8 "/>
</bind>
</comp>

<comp id="497" class="1005" name="sext_ln40_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="1"/>
<pin id="499" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40 "/>
</bind>
</comp>

<comp id="502" class="1005" name="sext_ln40_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="29" slack="1"/>
<pin id="504" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul_ln40_6_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_6 "/>
</bind>
</comp>

<comp id="512" class="1005" name="add_ln40_5_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_5 "/>
</bind>
</comp>

<comp id="517" class="1005" name="add_ln40_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="31" slack="1"/>
<pin id="519" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="add_ln40_6_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_6 "/>
</bind>
</comp>

<comp id="527" class="1005" name="zext_ln40_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="sext_ln40_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="mul_ln40_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="mul_ln40_7_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_7 "/>
</bind>
</comp>

<comp id="547" class="1005" name="add_ln40_8_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_8 "/>
</bind>
</comp>

<comp id="552" class="1005" name="OUT_addr_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="25" slack="1"/>
<pin id="554" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="OUT_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="111" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="143" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="182"><net_src comp="143" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="143" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="143" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="201"><net_src comp="154" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="154" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="217"><net_src comp="165" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="165" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="165" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="234"><net_src comp="80" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="238" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="231" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="264" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="235" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="282" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="285" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="279" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="288" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="68" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="368"><net_src comp="172" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="377"><net_src comp="184" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="382"><net_src comp="74" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="387"><net_src comp="86" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="392"><net_src comp="98" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="400"><net_src comp="203" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="405"><net_src comp="111" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="413"><net_src comp="219" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="418"><net_src comp="225" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="423"><net_src comp="118" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="428"><net_src comp="125" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="433"><net_src comp="80" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="441"><net_src comp="231" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="447"><net_src comp="92" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="454"><net_src comp="235" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="459"><net_src comp="258" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="464"><net_src comp="322" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="469"><net_src comp="330" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="474"><net_src comp="338" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="479"><net_src comp="267" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="485"><net_src comp="270" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="490"><net_src comp="279" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="495"><net_src comp="282" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="500"><net_src comp="285" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="505"><net_src comp="288" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="510"><net_src comp="273" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="515"><net_src comp="291" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="520"><net_src comp="345" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="525"><net_src comp="353" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="530"><net_src comp="296" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="535"><net_src comp="299" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="540"><net_src comp="302" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="545"><net_src comp="308" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="550"><net_src comp="317" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="555"><net_src comp="132" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sgfilter : idx | {1 }
  - Chain level:
	State 1
	State 2
		trunc_ln30 : 1
		icmp_ln30 : 1
		k : 1
		br_ln30 : 2
		zext_ln31 : 1
		a_addr : 2
		store_ln31 : 3
		b_addr : 2
		store_ln32 : 3
		OUT_addr : 2
		store_ln33 : 3
	State 3
	State 4
		icmp_ln37 : 1
		i : 1
		br_ln37 : 2
		OUT_addr_1 : 1
		v : 2
	State 5
		icmp_ln39 : 1
		k_1 : 1
		br_ln39 : 2
		zext_ln40 : 1
		a_addr_1 : 2
		a_load : 3
		b_addr_1 : 2
		b_load : 3
	State 6
	State 7
	State 8
		zext_ln40_6 : 1
		mul_ln40_5 : 2
	State 9
		mul_ln40 : 1
		zext_ln40_4 : 1
		sub_ln40 : 2
		add_ln40_3 : 3
	State 10
		sext_ln40_4 : 1
		add_ln40_4 : 2
	State 11
		add_ln40 : 1
		add_ln40_2 : 1
		mul_ln40_6 : 1
	State 12
		mul_ln40_1 : 1
		mul_ln40_4 : 1
	State 13
	State 14
		add_ln40_1 : 1
		sext_ln40_3 : 1
		add_ln40_6 : 2
	State 15
		mul_ln40_2 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
		add_ln40_8 : 1
	State 21
		store_ln40 : 1
	State 22
	State 23
	State 24
	State 25
		ret_ln54 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_273     |    1    |    80   |    3    |
|    mul   |      grp_fu_302     |    2    |   182   |    2    |
|          |      grp_fu_308     |    2    |   182   |    2    |
|----------|---------------------|---------|---------|---------|
|          |       k_fu_184      |    0    |    0    |    32   |
|          |       i_fu_203      |    0    |    0    |    15   |
|          |      k_1_fu_219     |    0    |    0    |    32   |
|    add   |  add_ln40_3_fu_258  |    0    |    0    |    32   |
|          |  add_ln40_5_fu_291  |    0    |    0    |    36   |
|          |  add_ln40_7_fu_312  |    0    |    0    |    32   |
|          |  add_ln40_8_fu_317  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln30_fu_178  |    0    |    0    |    18   |
|   icmp   |   icmp_ln37_fu_197  |    0    |    0    |    11   |
|          |   icmp_ln39_fu_213  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln40_fu_252   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_322     |    1    |    0    |    0    |
|          |      grp_fu_330     |    1    |    0    |    0    |
|  muladd  |      grp_fu_338     |    1    |    0    |    0    |
|          |      grp_fu_345     |    1    |    0    |    0    |
|          |      grp_fu_353     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   read   | idx_read_read_fu_68 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln30_fu_172  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln31_fu_190  |    0    |    0    |    0    |
|          |   zext_ln40_fu_225  |    0    |    0    |    0    |
|          |  zext_ln40_6_fu_231 |    0    |    0    |    0    |
|          |  zext_ln40_7_fu_235 |    0    |    0    |    0    |
|   zext   |  zext_ln40_3_fu_238 |    0    |    0    |    0    |
|          |  zext_ln40_4_fu_248 |    0    |    0    |    0    |
|          |  zext_ln40_2_fu_267 |    0    |    0    |    0    |
|          |  zext_ln40_5_fu_279 |    0    |    0    |    0    |
|          |  zext_ln40_8_fu_282 |    0    |    0    |    0    |
|          |  zext_ln40_1_fu_296 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln48_fu_209  |    0    |    0    |    0    |
|          |  sext_ln40_5_fu_264 |    0    |    0    |    0    |
|   sext   |  sext_ln40_6_fu_270 |    0    |    0    |    0    |
|          |   sext_ln40_fu_285  |    0    |    0    |    0    |
|          |  sext_ln40_2_fu_288 |    0    |    0    |    0    |
|          |  sext_ln40_1_fu_299 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_241     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    10   |   444   |   297   |
|----------|---------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| OUT|  65536 |   64   |    0   |    0   |
|  a |  20480 |   20   |    0   |    0   |
|  b |  20480 |   20   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total| 106496 |   104  |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| OUT_addr_1_reg_402|   25   |
| OUT_addr_2_reg_552|   25   |
|  OUT_addr_reg_389 |   25   |
|  a_addr_1_reg_420 |   25   |
|   a_addr_reg_379  |   25   |
|   a_load_reg_430  |   10   |
| add_ln40_1_reg_517|   31   |
| add_ln40_2_reg_471|   18   |
| add_ln40_3_reg_456|   29   |
| add_ln40_4_reg_461|   30   |
| add_ln40_5_reg_512|   32   |
| add_ln40_6_reg_522|   32   |
| add_ln40_8_reg_547|   32   |
|  add_ln40_reg_466 |   21   |
|  b_addr_1_reg_425 |   25   |
|   b_addr_reg_384  |   25   |
|   b_load_reg_444  |   10   |
|    i_0_reg_150    |    7   |
|     i_reg_397     |    7   |
|  idx_read_reg_360 |   32   |
|    k1_0_reg_161   |   25   |
|    k_0_reg_139    |   25   |
|    k_1_reg_410    |   25   |
|     k_reg_374     |   25   |
| mul_ln40_2_reg_537|   32   |
| mul_ln40_6_reg_507|   32   |
| mul_ln40_7_reg_542|   32   |
|sext_ln40_1_reg_532|   32   |
|sext_ln40_2_reg_502|   29   |
|sext_ln40_6_reg_482|   32   |
| sext_ln40_reg_497 |   31   |
| trunc_ln30_reg_365|   10   |
|zext_ln40_1_reg_527|   32   |
|zext_ln40_2_reg_476|   32   |
|zext_ln40_5_reg_487|   29   |
|zext_ln40_6_reg_438|   18   |
|zext_ln40_7_reg_451|   21   |
|zext_ln40_8_reg_492|   31   |
| zext_ln40_reg_415 |   64   |
+-------------------+--------+
|       Total       |  1023  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80 |  p0  |   4  |  25  |   100  ||    21   |
|  grp_access_fu_80 |  p1  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_92 |  p0  |   4  |  25  |   100  ||    21   |
|  grp_access_fu_92 |  p1  |   2  |  10  |   20   ||    9    |
| grp_access_fu_104 |  p0  |   6  |  25  |   150  ||    33   |
| grp_access_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_273    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_273    |  p1  |   2  |  19  |   38   ||    9    |
|     grp_fu_302    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_302    |  p1  |   2  |  31  |   62   ||    9    |
|     grp_fu_322    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_330    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_345    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_345    |  p1  |   2  |  21  |   42   ||    9    |
|     grp_fu_353    |  p0  |   3  |  10  |   30   ||    15   |
|     grp_fu_353    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   762  || 17.5925 ||   198   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    -   |   444  |   297  |    -   |
|   Memory  | 106496 |    -   |    -   |   104  |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   198  |    -   |
|  Register |    -   |    -   |    -   |  1023  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   | 106496 |   10   |   17   |  1571  |   495  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
