verilog xil_defaultlib --include "../../../../system.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../system.srcs/sources_1/bd/system/ipshared/2d50/hdl" --include "../../../../system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../system.srcs/sources_1/bd/system/ipshared/4fba" --include "../../../../system.srcs/sources_1/bd/system/ipshared/798b/hdl" --include "../../../../system.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../system.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../system.srcs/sources_1/bd/system/ipshared/b205/hdl/verilog" --include "../../../../system.srcs/sources_1/bd/system/ipshared/8f82/hdl/verilog" \
"../../../../system.srcs/sources_1/bd/system/ipshared/ddc2/src/cmos_decoder.v" \
"../../../../system.srcs/sources_1/bd/system/ipshared/ddc2/src/count_rst.v" \
"../../../../system.srcs/sources_1/bd/system/ipshared/ddc2/src/OVSensor_tp.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_OVSensor_0_0/sim/system_OVSensor_0_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/sim/system_util_vector_logic_1_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/sim/bd_d5b8_ila_lib_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/sim/bd_d5b8_g_inst_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/sim/bd_d5b8.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_0_0/sim/system_system_ila_0_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/sim/bd_15e9_ila_lib_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/sim/bd_15e9.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_1_0/sim/system_system_ila_1_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/sim/bd_1519_ila_lib_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/sim/bd_1519.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_2_0/sim/system_system_ila_2_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/sim/bd_d548_ila_lib_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/sim/bd_d548.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_3_0/sim/system_system_ila_3_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_4_0/bd_0/ip/ip_0/sim/bd_14f9_ila_lib_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_4_0/bd_0/sim/bd_14f9.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_4_0/sim/system_system_ila_4_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_5_0/bd_0/ip/ip_0/sim/bd_d4a8_ila_lib_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_5_0/bd_0/sim/bd_d4a8.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_5_0/sim/system_system_ila_5_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_6_1/bd_0/ip/ip_0/sim/bd_1499_ila_lib_0.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_6_1/bd_0/sim/bd_1499.v" \
"../../../../system.srcs/sources_1/bd/system/ip/system_system_ila_6_1/sim/system_system_ila_6_1.v" \
"../../../../system.srcs/sources_1/bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
