<html><body><samp><pre>
<!@TC:1771453715>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: moore.wot.ece.northwestern.edu

# Wed Feb 18 16:28:35 2026

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport101></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1771453719> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport102></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1771453719> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1771453719> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1771453719> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1771453719> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1771453719> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1771453719> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv" (library work)
@I::"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv" (library work)
@I::"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv" (library work)
@I::"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_top.sv" (library work)
Verilog syntax check successful!
File /home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_top.sv changed - recompiling
Selecting top level module cordic_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:2:7:2:11:@N:CG364:@XP_MSG">fifo.sv(2)</a><!@TM:1771453719> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000100000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000101
   Generated name = fifo_32s_16s_5s
Running optimization stage 1 on fifo_32s_16s_5s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv:2:7:2:13:@N:CG364:@XP_MSG">cordic.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000000
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_0s_16s
Running optimization stage 1 on cordic_stage_0s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000001
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_1s_16s
Running optimization stage 1 on cordic_stage_1s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000010
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_2s_16s
Running optimization stage 1 on cordic_stage_2s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000011
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_3s_16s
Running optimization stage 1 on cordic_stage_3s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000100
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_4s_16s
Running optimization stage 1 on cordic_stage_4s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000101
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_5s_16s
Running optimization stage 1 on cordic_stage_5s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000110
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_6s_16s
Running optimization stage 1 on cordic_stage_6s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000111
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_7s_16s
Running optimization stage 1 on cordic_stage_7s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_8s_16s
Running optimization stage 1 on cordic_stage_8s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001001
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_9s_16s
Running optimization stage 1 on cordic_stage_9s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001010
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_10s_16s
Running optimization stage 1 on cordic_stage_10s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001011
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_11s_16s
Running optimization stage 1 on cordic_stage_11s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001100
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_12s_16s
Running optimization stage 1 on cordic_stage_12s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001101
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_13s_16s
Running optimization stage 1 on cordic_stage_13s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001110
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_14s_16s
Running optimization stage 1 on cordic_stage_14s_16s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:2:7:2:19:@N:CG364:@XP_MSG">cordic_stage.sv(2)</a><!@TM:1771453719> | Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001111
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_15s_16s
Running optimization stage 1 on cordic_stage_15s_16s .......
Running optimization stage 1 on cordic .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_top.sv:1:7:1:17:@N:CG364:@XP_MSG">cordic_top.sv(1)</a><!@TM:1771453719> | Synthesizing module cordic_top in library work.
Running optimization stage 1 on cordic_top .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 18 16:28:36 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport103></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1771453719> | Running in 64-bit mode 
File /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 18 16:28:36 2026

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 2 groups
Log file for distribution node work.cordic.verilog  <a href="/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_cordic_verilog as a separate process
Log file for distribution node work.cordic_top.verilog  <a href="/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork//distcomp/distcomp1/distcomp1.log:@XP_FILE">distcomp1.log</a>
Compiling work_cordic_top_verilog as a separate process
Compilation of node work.cordic finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s
Compilation of node work.cordic_top finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                     Status      Start time     End Time       Total Real Time     Log File                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.cordic.verilog         Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log
work.cordic_top.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork//distcomp/distcomp1/distcomp1.log
================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport104></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1771453719> | Running in 64-bit mode 
File /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork//distcomp/distcomp1/distcomp1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork/cordic_comp.linkerlog:@XP_FILE">cordic_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 18 16:28:38 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 6MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 18 16:28:39 2026

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1771453715>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport105></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1771453720> | Running in 64-bit mode 
File /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork/cordic_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 18 16:28:40 2026

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1771453715>
# Wed Feb 18 16:28:40 2026


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport106></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1771453721> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1771453721> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic_scck.rpt:@XP_FILE">cordic_scck.rpt</a>
Printing clock  summary report in "/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1771453721> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1771453721> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1771453721> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1771453721> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1771453721> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1771453721> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1771453721> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453721> | Removing sequential instance z_out[31:0] (in view: work.cordic_stage_15s_16s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)



<a name=mapperReport107></a>Clock Summary</a>
******************

          Start                Requested     Requested     Clock        Clock                     Clock
Level     Clock                Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
0 -       cordic_top|clock     297.3 MHz     3.363         inferred     Autoconstr_clkgroup_0     1185 
=======================================================================================================



Clock Load Summary
***********************

                     Clock     Source          Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                Load      Pin             Seq Example                       Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------
cordic_top|clock     1185      clock(port)     cordic_inst.valid_pipe\[0\].C     -                 -            
================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:63:4:63:13:@W:MT529:@XP_MSG">fifo.sv(63)</a><!@TM:1771453721> | Found inferred clock cordic_top|clock which controls 1185 sequential elements including input_fifo.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1771453721> | Writing default property annotation file /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 122MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 35MB peak: 122MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 18 16:28:41 2026

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1771453715>
# Wed Feb 18 16:28:41 2026


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport108></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1771453730> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1771453730> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1771453730> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1771453730> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1771453730> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1771453730> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1771453730> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[0] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[1] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[2] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[3] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[4] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[5] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[6] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[7] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[8] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[9] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[10] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[11] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[12] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[13] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[14] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[15] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[16] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[17] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[18] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[19] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[20] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[21] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[22] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[23] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[24] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[25] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[26] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[27] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[28] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[29] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[14\]\.stage_inst.z_out[30] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[0] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[1] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[2] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[3] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[4] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[5] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[6] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[7] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[8] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[9] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[10] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[11] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[12] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[13] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[14] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[15] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[16] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[17] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[18] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[19] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[20] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[21] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[22] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[23] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[24] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[25] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[26] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[27] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[28] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[29] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv:70:4:70:13:@N:BN362:@XP_MSG">cordic_stage.sv(70)</a><!@TM:1771453730> | Removing sequential instance loop_stages\[13\]\.stage_inst.z_out[30] (in view: work.cordic(verilog_1)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 122MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 122MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[0] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[1] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[2] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[3] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[4] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[5] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[6] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[7] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[8] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[9] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[10] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[11] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[12] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[13] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[14] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[15] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[16] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[17] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[18] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[19] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[20] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[21] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[22] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[23] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[24] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[25] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[26] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[27] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[28] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[29] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[30] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1771453730> | Removing sequential instance input_fifo.dout[31] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:1771453730> | RAM input_fifo.fifo_buf[31:0] (in view: work.cordic_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 122MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 124MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[13] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[9] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[7] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[6] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[4] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[3] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[15] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[14] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[12] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[8] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[5] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.y_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.y_out[0] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[15] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[14] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[12] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[8] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[5] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[1] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[13] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[9] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[7] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[6] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[4] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[3] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1771453730> | Removing sequential instance cordic_inst.loop_stages[0].stage_inst.x_out[2] because it is equivalent to instance cordic_inst.loop_stages[0].stage_inst.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 125MB peak: 127MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 125MB peak: 127MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 125MB peak: 127MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 126MB peak: 127MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 126MB peak: 127MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 127MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 127MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 125MB peak: 127MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 125MB peak: 127MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 129MB peak: 131MB)

@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <a href="/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv:92:12:92:25:@N:FA100:@XP_MSG">cordic.sv(92)</a><!@TM:1771453730> | Instance "cordic_inst.z_mid_011lto31" with "32" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <!@TM:1771453730> | Instance "cordic_inst.x_pipe\[2\]_1_0_1__g1_0_a3_0" with "34" loads has been replicated "1" time(s) due to hard fanout limit of "30"  
@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <!@TM:1771453730> | Instance "cordic_inst.loop_stages\[4\]\.stage_inst.z_out[31]" with "54" loads has been replicated "1" time(s) due to hard fanout limit of "30"  
@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <!@TM:1771453730> | Instance "cordic_inst.loop_stages\[1\]\.stage_inst.z_out[31]" with "60" loads has been replicated "1" time(s) due to hard fanout limit of "30"  
@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <!@TM:1771453730> | Instance "cordic_inst.loop_stages\[2\]\.stage_inst.z_out[31]" with "58" loads has been replicated "1" time(s) due to hard fanout limit of "30"  
@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <!@TM:1771453730> | Instance "cordic_inst.loop_stages\[5\]\.stage_inst.z_out[31]" with "52" loads has been replicated "1" time(s) due to hard fanout limit of "30"  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 132MB peak: 135MB)



@S |Clock Optimization Summary


<a name=clockReport109></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 1039 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:cordic_inst.valid_pipe\[0\]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cycloneive_io_ibuf     1039       cordic_inst.valid_pipe\[0\]
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 117MB peak: 135MB)

Writing Analyst data base /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork/cordic_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 130MB peak: 135MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 132MB peak: 135MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1771453730> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1771453730> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 130MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 131MB peak: 135MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1771453730> | Found inferred clock cordic_top|clock with period 4.11ns. Please declare a user-defined clock on port clock.</font> 
@N:<a href="@N:MT535:@XP_HELP">MT535</a> : <!@TM:1771453730> | Writing timing correlation to file /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic_ctd.txt  


<a name=timingReport110></a>##### START OF TIMING REPORT #####[</a>
<a name=111></a># Timing Report written on Wed Feb 18 16:28:50 2026</a>
#


Top view:               cordic_top
Requested Frequency:    243.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1771453730> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1771453730> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary112></a>Performance Summary</a>
*******************


Worst slack in design: -0.725

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
cordic_top|clock     243.5 MHz     207.0 MHz     4.106         4.831         -0.725     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





<a name=clockRelationships113></a>Clock Relationships</a>
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
cordic_top|clock  cordic_top|clock  |  4.106       -0.725  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo114></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport115></a>Detailed Report for Clock: cordic_top|clock</a>
====================================



<a name=startingSlack116></a>Starting Points with Worst Slack</a>
********************************

                                Starting                                                    Arrival           
Instance                        Reference            Type       Pin     Net                 Time        Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[1\][30]     cordic_top|clock     dffeas     q       z_pipe\[1\][30]     0.845       -0.725
cordic_inst.z_pipe\[1\][26]     cordic_top|clock     dffeas     q       z_pipe\[1\][26]     0.845       -0.719
cordic_inst.z_pipe\[1\][29]     cordic_top|clock     dffeas     q       z_pipe\[1\][29]     0.845       -0.719
cordic_inst.z_pipe\[1\][25]     cordic_top|clock     dffeas     q       z_pipe\[1\][25]     0.845       -0.713
cordic_inst.z_pipe\[1\][18]     cordic_top|clock     dffeas     q       z_pipe\[1\][18]     0.845       -0.711
cordic_inst.z_pipe\[1\][27]     cordic_top|clock     dffeas     q       z_pipe\[1\][27]     0.845       -0.711
cordic_inst.z_pipe\[1\][17]     cordic_top|clock     dffeas     q       z_pipe\[1\][17]     0.845       -0.705
cordic_inst.z_pipe\[1\][23]     cordic_top|clock     dffeas     q       z_pipe\[1\][23]     0.845       -0.705
cordic_inst.z_pipe\[1\][15]     cordic_top|clock     dffeas     q       z_pipe\[1\][15]     0.845       -0.697
cordic_inst.z_pipe\[1\][8]      cordic_top|clock     dffeas     q       z_pipe\[1\][8]      0.845       -0.503
==============================================================================================================


<a name=endingSlack117></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                              Required           
Instance                        Reference            Type       Pin        Net                        Time         Slack 
                                Clock                                                                                    
-------------------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[2\][1]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_1__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][2]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_2__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][3]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_3__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][4]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_4__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][5]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_5__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][6]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_6__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][7]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_7__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][8]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_8__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][9]      cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_9__g2      4.029        -0.725
cordic_inst.z_pipe\[2\][10]     cordic_top|clock     dffeas     asdata     z_pipe\[2\]_0_0_10__g2     4.029        -0.725
=========================================================================================================================



<a name=worstPaths118></a>Worst Path Information</a>
<a href="/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic.srr:srsf/home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/cordic.srs:fp:68427:70641:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.106
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.029

    - Propagation time:                      4.141
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.725

    Number of logic level(s):                5
    Starting point:                          cordic_inst.z_pipe\[1\][30] / q
    Ending point:                            cordic_inst.z_pipe\[2\][15] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[1\][30]                 dffeas                    q           Out     0.232     0.845       -         
z_pipe\[1\][30]                             Net                       -           -       0.385     -           7         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     datab       In      -         1.230       -         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     combout     Out     0.443     1.673       -         
z_next_111lto30_14_11                       Net                       -           -       0.326     -           1         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     datab       In      -         1.998       -         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     combout     Out     0.443     2.441       -         
z_next_111lto30_14                          Net                       -           -       0.340     -           3         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     datad       In      -         2.782       -         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     combout     Out     0.155     2.937       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_0              Net                       -           -       0.333     -           2         
cordic_inst.z_next_111lto9_1_RNIKFOF2       cycloneive_lcell_comb     datad       In      -         3.270       -         
cordic_inst.z_next_111lto9_1_RNIKFOF2       cycloneive_lcell_comb     combout     Out     0.155     3.425       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_rep1           Net                       -           -       0.575     -           17        
cordic_inst.z_pipe\[2\]_RNO[15]             cycloneive_lcell_comb     datac       In      -         3.999       -         
cordic_inst.z_pipe\[2\]_RNO[15]             cycloneive_lcell_comb     combout     Out     0.429     4.428       -         
z_pipe\[2\]_0_0_15__g2                      Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[2\][15]                 dffeas                    asdata      In      -         4.754       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.831 is 2.547(52.7%) logic and 2.284(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      4.106
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.029

    - Propagation time:                      4.141
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.725

    Number of logic level(s):                5
    Starting point:                          cordic_inst.z_pipe\[1\][30] / q
    Ending point:                            cordic_inst.z_pipe\[2\][1] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[1\][30]                 dffeas                    q           Out     0.232     0.845       -         
z_pipe\[1\][30]                             Net                       -           -       0.385     -           7         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     datab       In      -         1.230       -         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     combout     Out     0.443     1.673       -         
z_next_111lto30_14_11                       Net                       -           -       0.326     -           1         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     datab       In      -         1.998       -         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     combout     Out     0.443     2.441       -         
z_next_111lto30_14                          Net                       -           -       0.340     -           3         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     datad       In      -         2.782       -         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     combout     Out     0.155     2.937       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_0              Net                       -           -       0.333     -           2         
cordic_inst.z_next_111lto9_1_RNIKFOF2_0     cycloneive_lcell_comb     datad       In      -         3.270       -         
cordic_inst.z_next_111lto9_1_RNIKFOF2_0     cycloneive_lcell_comb     combout     Out     0.155     3.425       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0                Net                       -           -       0.575     -           17        
cordic_inst.z_pipe\[2\]_RNO[1]              cycloneive_lcell_comb     datac       In      -         3.999       -         
cordic_inst.z_pipe\[2\]_RNO[1]              cycloneive_lcell_comb     combout     Out     0.429     4.428       -         
z_pipe\[2\]_0_0_1__g2                       Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[2\][1]                  dffeas                    asdata      In      -         4.754       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.831 is 2.547(52.7%) logic and 2.284(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      4.106
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.029

    - Propagation time:                      4.141
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.725

    Number of logic level(s):                5
    Starting point:                          cordic_inst.z_pipe\[1\][30] / q
    Ending point:                            cordic_inst.z_pipe\[2\][31] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[1\][30]                 dffeas                    q           Out     0.232     0.845       -         
z_pipe\[1\][30]                             Net                       -           -       0.385     -           7         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     datab       In      -         1.230       -         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     combout     Out     0.443     1.673       -         
z_next_111lto30_14_11                       Net                       -           -       0.326     -           1         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     datab       In      -         1.998       -         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     combout     Out     0.443     2.441       -         
z_next_111lto30_14                          Net                       -           -       0.340     -           3         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     datad       In      -         2.782       -         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     combout     Out     0.155     2.937       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_0              Net                       -           -       0.333     -           2         
cordic_inst.z_next_111lto9_1_RNIKFOF2       cycloneive_lcell_comb     datad       In      -         3.270       -         
cordic_inst.z_next_111lto9_1_RNIKFOF2       cycloneive_lcell_comb     combout     Out     0.155     3.425       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_rep1           Net                       -           -       0.575     -           17        
cordic_inst.z_pipe\[2\]_RNO[31]             cycloneive_lcell_comb     datac       In      -         3.999       -         
cordic_inst.z_pipe\[2\]_RNO[31]             cycloneive_lcell_comb     combout     Out     0.429     4.428       -         
z_pipe\[2\]_0_0_31__g2                      Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[2\][31]                 dffeas                    asdata      In      -         4.754       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.831 is 2.547(52.7%) logic and 2.284(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      4.106
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.029

    - Propagation time:                      4.141
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.725

    Number of logic level(s):                5
    Starting point:                          cordic_inst.z_pipe\[1\][30] / q
    Ending point:                            cordic_inst.z_pipe\[2\][30] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[1\][30]                 dffeas                    q           Out     0.232     0.845       -         
z_pipe\[1\][30]                             Net                       -           -       0.385     -           7         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     datab       In      -         1.230       -         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     combout     Out     0.443     1.673       -         
z_next_111lto30_14_11                       Net                       -           -       0.326     -           1         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     datab       In      -         1.998       -         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     combout     Out     0.443     2.441       -         
z_next_111lto30_14                          Net                       -           -       0.340     -           3         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     datad       In      -         2.782       -         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     combout     Out     0.155     2.937       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_0              Net                       -           -       0.333     -           2         
cordic_inst.z_next_111lto9_1_RNIKFOF2       cycloneive_lcell_comb     datad       In      -         3.270       -         
cordic_inst.z_next_111lto9_1_RNIKFOF2       cycloneive_lcell_comb     combout     Out     0.155     3.425       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_rep1           Net                       -           -       0.575     -           17        
cordic_inst.z_pipe\[2\]_RNO[30]             cycloneive_lcell_comb     datac       In      -         3.999       -         
cordic_inst.z_pipe\[2\]_RNO[30]             cycloneive_lcell_comb     combout     Out     0.429     4.428       -         
z_pipe\[2\]_0_0_30__g2                      Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[2\][30]                 dffeas                    asdata      In      -         4.754       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.831 is 2.547(52.7%) logic and 2.284(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      4.106
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.029

    - Propagation time:                      4.141
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.725

    Number of logic level(s):                5
    Starting point:                          cordic_inst.z_pipe\[1\][30] / q
    Ending point:                            cordic_inst.z_pipe\[2\][29] / asdata
    The start point is clocked by            cordic_top|clock [rising] on pin clk
    The end   point is clocked by            cordic_top|clock [rising] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
cordic_inst.z_pipe\[1\][30]                 dffeas                    q           Out     0.232     0.845       -         
z_pipe\[1\][30]                             Net                       -           -       0.385     -           7         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     datab       In      -         1.230       -         
cordic_inst.z_next_111lto30_14_11           cycloneive_lcell_comb     combout     Out     0.443     1.673       -         
z_next_111lto30_14_11                       Net                       -           -       0.326     -           1         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     datab       In      -         1.998       -         
cordic_inst.z_next_111lto30_14              cycloneive_lcell_comb     combout     Out     0.443     2.441       -         
z_next_111lto30_14                          Net                       -           -       0.340     -           3         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     datad       In      -         2.782       -         
cordic_inst.z_next_111lto30_14_RNI1TA61     cycloneive_lcell_comb     combout     Out     0.155     2.937       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_0              Net                       -           -       0.333     -           2         
cordic_inst.z_next_111lto9_1_RNIKFOF2       cycloneive_lcell_comb     datad       In      -         3.270       -         
cordic_inst.z_next_111lto9_1_RNIKFOF2       cycloneive_lcell_comb     combout     Out     0.155     3.425       -         
x_pipe\[2\]_1_0_1__g1_0_a3_0_rep1           Net                       -           -       0.575     -           17        
cordic_inst.z_pipe\[2\]_RNO[29]             cycloneive_lcell_comb     datac       In      -         3.999       -         
cordic_inst.z_pipe\[2\]_RNO[29]             cycloneive_lcell_comb     combout     Out     0.429     4.428       -         
z_pipe\[2\]_0_0_29__g2                      Net                       -           -       0.326     -           1         
cordic_inst.z_pipe\[2\][29]                 dffeas                    asdata      In      -         4.754       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.831 is 2.547(52.7%) logic and 2.284(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 132MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 132MB peak: 135MB)

<a name=areaReport119></a>##### START OF AREA REPORT #####[</a>
Design view:work.cordic_top(verilog)
Selecting part EP4CE115F23C7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1771453730> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 1439 of 114480 ( 1%)
Logic element usage by number of inputs
		  4 input functions 	 56
		  3 input functions 	 68
		  [=2 input functions 	 1315
Logic elements by mode
		  normal mode            351
		  arithmetic mode        1088
Total registers 1038 of 114480 ( 0%)
I/O pins 69 of 529 (13%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             1007
Sload:           62
Sclr:            0
Total ESB:      512 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 34MB peak: 135MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Wed Feb 18 16:28:50 2026

###########################################################]

</pre></samp></body></html>
