VHDL implementation of a Half-row LDPC Decoder
