/*
 * Copyright (c) 2025 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* Device-tree nodes specific to 100-pin package variants */

#include <microchip/pic32c/pic32cm_jh/common/pic32cm_jh.dtsi>

/ {
	soc {
		sercom4: sercom@42001400 {
			compatible = "microchip,sercom-g1";
			status = "disabled";
			reg = <0x42001400 0x31>;
			interrupts = <13 0>;
			clocks = <&mclkperiph CLOCK_MCHP_MCLKPERIPH_ID_APBC_SERCOM4>,
				 <&gclkperiph CLOCK_MCHP_GCLKPERIPH_ID_SERCOM4_CORE>;
			clock-names = "mclk", "gclk";
		};

		sercom5: sercom@42001800 {
			compatible = "microchip,sercom-g1";
			status = "disabled";
			reg = <0x42001800 0x31>;
			interrupts = <14 0>;
			clocks = <&mclkperiph CLOCK_MCHP_MCLKPERIPH_ID_APBC_SERCOM5>,
				 <&gclkperiph CLOCK_MCHP_GCLKPERIPH_ID_SERCOM5_CORE>;
			clock-names = "mclk", "gclk";
		};

		sercom6: sercom@43000000 {
			compatible = "microchip,sercom-g1";
			status = "disabled";
			reg = <0x43000000 0x31>;
			interrupts = <9 0>;
			clocks = <&mclkperiph CLOCK_MCHP_MCLKPERIPH_ID_APBD_SERCOM6>,
				 <&gclkperiph CLOCK_MCHP_GCLKPERIPH_ID_SERCOM6_CORE>;
			clock-names = "mclk", "gclk";
		};

		sercom7: sercom@43000400 {
			compatible = "microchip,sercom-g1";
			status = "disabled";
			reg = <0x43000400 0x31>;
			interrupts = <10 0>;
			clocks = <&mclkperiph CLOCK_MCHP_MCLKPERIPH_ID_APBD_SERCOM7>,
				 <&gclkperiph CLOCK_MCHP_GCLKPERIPH_ID_SERCOM7_CORE>;
			clock-names = "mclk", "gclk";
		};
	};
};

&pinctrl {
	portb: gpio@41000080 {
		compatible = "microchip,port-g1-gpio";
		reg = <0x41000080 0x80>;
		gpio-controller;
		#gpio-cells = <2>;
		#microchip,pin-cells = <2>;
	};

	portc: gpio@41000100 {
		compatible = "microchip,port-g1-gpio";
		reg = <0x41000100 0x80>;
		gpio-controller;
		#gpio-cells = <2>;
		#microchip,pin-cells = <2>;
	};
};
