Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jun 18 23:12:39 2018
| Host         : Dell-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_dataflow_control_sets_placed.rpt
| Design       : sccomp_dataflow
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   593 |
| Unused register locations in slices containing registers |  2314 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              48 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             225 |           72 |
| Yes          | No                    | Yes                    |            2196 |         1411 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|       Clock Signal      |                                       Enable Signal                                       |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/cp0_inst/AR[0]                              |                1 |              1 |
|  clk_inst/inst/clk_out1 |                                                                                           |                                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 |                                                                                           | sccpu/cp0_inst/AR[0]                              |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/divu_inst/E[0]                                                                      | sccpu/cp0_inst/AR[0]                              |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/AR[0]                              |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][1]_i_2_n_0       |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              1 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/cp0_inst/AR[0]                              |                1 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/cp0_inst/AR[0]                              |                1 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                1 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/AR[0]                                   |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[13][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              2 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                1 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                1 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out2 |                                                                                           | sccpu/cp0_inst/AS[0]                              |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                1 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              3 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out2 | vga_inst/vga_6_4_inst/pict_count0                                                         | vga_inst/vga_6_4_inst/play_time_count_reg[4]_0[0] |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[15][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[12][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/divu_inst/E[1]                                                                      | sccpu/cp0_inst/AS[0]                              |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg                                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                        | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][2]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][21]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][18]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][25]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][29]_i_2_n_0               |                3 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][6]_i_2_n_0                |                2 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][10]_i_2_n_0               |                4 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                       | sccpu/rfl/array_reg[31][14]_i_2_n_0               |                1 |              4 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                4 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out2 | vga_inst/vga_6_4_inst/play_time_count0                                                    | vga_inst/vga_6_4_inst/play_time_count_reg[4]_0[0] |                1 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                4 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                4 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                4 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/divu_inst/reg_r                                                                     | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                1 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                4 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                5 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[13][6]_i_1_n_0                                               | sccpu/cp0_inst/AR[0]                              |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                2 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              5 |
|  clk_inst/inst/clk_out2 |                                                                                           | vga_inst/vga_6_4_inst/play_time_count_reg[4]_0[0] |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][30]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 |                                                                                           | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                2 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/div_inst/count[5]_i_1_n_0                                                           | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |                2 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                5 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                6 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                5 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                5 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[12][31]_i_3_n_0      |                6 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                2 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                2 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                2 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][7]_i_2_n_0       |                4 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][25]_i_2_n_0      |                3 |              6 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                3 |              7 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][13]_i_2_n_0      |                4 |              7 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                               | sccpu/cp0_inst/AS[0]                              |                5 |              8 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                               | sccpu/cp0_inst/AS[0]                              |                7 |              8 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                               | sccpu/cp0_inst/AS[0]                              |                8 |              9 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                               | sccpu/cp0_inst/AS[0]                              |                5 |              9 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                               | sccpu/cp0_inst/AS[0]                              |                5 |             10 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                               | sccpu/cp0_inst/AS[0]                              |                8 |             10 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                               | sccpu/cp0_inst/AS[0]                              |                6 |             10 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                               | sccpu/cp0_inst/AS[0]                              |                7 |             10 |
|  clk_inst/inst/clk_out2 | vga_inst/vga_6_4_inst/v_count                                                             | sccpu/cp0_inst/AS[0]                              |                7 |             14 |
|  clk_inst/inst/clk_out2 | vga_inst/vga_6_4_inst/v_count                                                             | sccpu/rfl/AR[0]                                   |                7 |             18 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[13][31]_i_1_n_0                                              | sccpu/cp0_inst/AR[0]                              |               11 |             25 |
|  clk_inst/inst/clk_out1 | sccpu/divu_inst/E[0]                                                                      | sccpu/cp0_inst/AS[0]                              |               15 |             27 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[15][31]_i_1_n_0                                              | sccpu/cp0_inst/AR[0]                              |               15 |             28 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[12][31]_i_1_n_0                                              | sccpu/cp0_inst/AR[0]                              |               10 |             28 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0                                              | sccpu/cp0_inst/AR[0]                              |               10 |             28 |
|  clk_inst/inst/clk_out2 | vga_inst/vga_6_4_inst/data1[31]_i_1_n_0                                                   | vga_inst/vga_6_4_inst/play_time_count_reg[4]_0[0] |               12 |             32 |
|  clk_inst/inst/clk_out1 | vga_inst/we0                                                                              | vga_inst/vga_6_4_inst/play_time_count_reg[4]_0[0] |               19 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/div_inst/r[31]_i_1_n_0                                                              |                                                   |                6 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/div_inst/reg_q[31]_i_1_n_0                                                          |                                                   |               16 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[9][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |               24 |             32 |
|  clk_inst/inst/clk_out2 |                                                                                           | sccpu/rfl/AR[0]                                   |               13 |             32 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0_i_1_n_0        |                                                   |                8 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/divu_inst/HI_reg[0][0]                                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |               13 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/divu_inst/LO_reg[0][0]                                                              | sccpu/cp0_inst/CP0_array_reg_reg[21][18]_0[0]     |               11 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[8][31]_i_1_n_0                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |               15 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/divu_inst/reg_b[31]_i_1_n_0                                                         |                                                   |               13 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[10][31]_i_1_n_0                                              | sccpu/cp0_inst/CP0_array_reg[31][31]_i_3_n_0      |               16 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/cp0_inst/CP0_array_reg[11][31]_i_1_n_0                                              |                                                   |               13 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/div_inst/reg_r[31]_i_2_n_0                                                          | sccpu/div_inst/reg_r[31]_i_1_n_0                  |                8 |             32 |
|  clk_inst/inst/clk_out1 | sccpu/div_inst/reg_b[31]_i_1__0_n_0                                                       |                                                   |                6 |             32 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0_i_1_n_0       |                                                   |               16 |             64 |
|  clk_inst/inst/clk_out1 | sccpu/divu_inst/reg_q[31]_i_1__0_n_0                                                      |                                                   |               18 |             65 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0       |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_0_0_i_1_n_0 |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0     |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0     |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0    |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_0_0_i_1_n_0   |                                                   |               32 |            128 |
|  clk_inst/inst/clk_out1 | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1_n_0  |                                                   |               32 |            128 |
+-------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    86 |
| 2      |                    32 |
| 3      |                    64 |
| 4      |                   222 |
| 5      |                    49 |
| 6      |                    43 |
| 7      |                     2 |
| 8      |                     2 |
| 9      |                     2 |
| 10     |                     4 |
| 14     |                     1 |
| 16+    |                    86 |
+--------+-----------------------+


