<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/count.v<br>
/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/ctrl_lp4k.v<br>
/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v<br>
/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/memory.v<br>
/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/comp.v<br>
/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/lsr_led.v<br>
/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/mux_led.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 18 09:44:54 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>led_panel_8</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.112s, Peak memory usage = 162.309MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 163.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 163.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 163.250MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 163.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 163.988MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 163.988MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 164.172MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 164.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 164.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 164.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.148s, Elapsed time = 0h 0m 0.162s, Peak memory usage = 191.215MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 191.215MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 191.215MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.255s, Elapsed time = 0h 0m 0.309s, Peak memory usage = 191.215MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>47</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>29</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>3</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>91(62 LUT, 29 ALU) / 23040</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>50 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>50 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>3 / 56</td>
<td>6%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk1_s1/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>280.899(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1</td>
<td>100.000(MHz)</td>
<td>112.549(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>count_row/outc_1_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>count_row/outc_1_s0/Q</td>
</tr>
<tr>
<td>6.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n17_s31/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n17_s31/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n17_s29/I1</td>
</tr>
<tr>
<td>7.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n17_s29/F</td>
</tr>
<tr>
<td>7.951</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n17_s27/I0</td>
</tr>
<tr>
<td>8.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n17_s27/F</td>
</tr>
<tr>
<td>8.852</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n17_s26/I0</td>
</tr>
<tr>
<td>9.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n17_s26/F</td>
</tr>
<tr>
<td>9.754</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_0_s0/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ctrl0/state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.095, 47.573%; route: 1.875, 42.577%; tC2Q: 0.434, 9.850%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lsr_led0/s_A_7_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>lsr_led0/s_A_7_s0/Q</td>
</tr>
<tr>
<td>6.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s32/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s32/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s28/I2</td>
</tr>
<tr>
<td>7.521</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>ctrl0/n15_s28/F</td>
</tr>
<tr>
<td>7.896</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n14_s25/I0</td>
</tr>
<tr>
<td>8.422</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n14_s25/F</td>
</tr>
<tr>
<td>8.797</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n14_s24/I0</td>
</tr>
<tr>
<td>9.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n14_s24/F</td>
</tr>
<tr>
<td>9.699</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ctrl0/state_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.040, 46.910%; route: 1.875, 43.116%; tC2Q: 0.434, 9.974%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lsr_led0/s_A_9_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>lsr_led0/s_A_9_s0/Q</td>
</tr>
<tr>
<td>6.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s30/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s30/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s26/I2</td>
</tr>
<tr>
<td>7.521</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>ctrl0/n15_s26/F</td>
</tr>
<tr>
<td>7.896</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s24/I0</td>
</tr>
<tr>
<td>8.422</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>ctrl0/n15_s24/F</td>
</tr>
<tr>
<td>8.797</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s23/I0</td>
</tr>
<tr>
<td>9.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n15_s23/F</td>
</tr>
<tr>
<td>9.699</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ctrl0/state_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.040, 46.910%; route: 1.875, 43.116%; tC2Q: 0.434, 9.974%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>15</td>
<td>count_index/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n16_s28/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>ctrl0/n16_s28/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n16_s27/I0</td>
</tr>
<tr>
<td>7.586</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/n16_s27/F</td>
</tr>
<tr>
<td>7.961</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ctrl0/state_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.053, 40.306%; route: 1.125, 43.083%; tC2Q: 0.434, 16.611%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/state_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>ctrl0/state_0_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrl0/LD_s16/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>ctrl0/LD_s16/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lsr_led0/s_A_10_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lsr_led0/s_A_10_s0/CLK</td>
</tr>
<tr>
<td>5.032</td>
<td>-0.317</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>lsr_led0/s_A_10_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.526, 31.726%; route: 0.750, 45.214%; tC2Q: 0.382, 23.060%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
