# Set the source file to run
set-src             integration-test/bicg/bicg.c

# Compile (from source to Handshake IR/DOT)
# Provide the --simple-buffers flag to `compile` to use a simple buffering
# strategy which does not require an MILP solver.
# Provide the --out-of-order-execution flag to `compile` to use out-of-order
# execution 
compile --out-of-order-execution

# Generate the VHDL design corresponding to the source code
write-hdl --hdl vhdl-beta

# Simulate and verify using Modelsim
simulate

# Exit the frontend
exit
