[View]
Entity=BistableElement_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\task 1\bistable_element.vhd]
Enabled=1
[file:.\src\basic\inv.vhd]
Enabled=1
[file:.\src\task 1\test-bench\bistable_element_TB.vhd]
Enabled=1
VerilogLanguage=7
[file:.\src\task 1\test-bench\bistable_element_TB_runtest.do]
Enabled=1
[file:.\src\task 2\RS_Latch.vhd]
Enabled=1
[file:.\src\basic\nor2.vhd]
Enabled=1
[file:.\src\task 2\test-bench\rs_latch_param_TB.vhd]
Enabled=1
VerilogLanguage=7
[file:.\src\task 2\test-bench\rs_latch_param_TB_runtest.do]
Enabled=1
