Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Mon Aug 25 04:37:20 2025
| Host              : ip-10-0-59-191 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -sort_by group -setup -hold -file AppletonTop.twr
| Design            : AppletonTop
| Device            : xcku15p-ffve1517
| Speed File        : -2  PRODUCTION 1.28 02-27-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.538ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@1050.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@1049.600ns)
  Data Path Delay:        3.156ns  (logic 0.079ns (2.503%)  route 3.077ns (97.497%))
  Logic Levels:           0  
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 1052.184 - 1050.000 ) 
    Source Clock Delay      (SCD):    0.773ns = ( 1050.373 - 1049.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      0.558ns (routing 0.001ns, distribution 0.557ns)
  Clock Net Delay (Destination): 2.482ns (routing 0.988ns, distribution 1.494ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   1049.600  1049.600 r  
    GTYE4_CHANNEL_X0Y10  GTYE4_CHANNEL                0.000  1049.600 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085  1049.685    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y126       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130  1049.815 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.558  1050.373    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X9Y337         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y337         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079  1050.452 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           3.077  1053.529    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X8Y337         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   1050.000  1050.000 r  
    AL15                                              0.000  1050.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  1050.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.578  1050.578 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1050.618    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1050.618 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.301  1050.919    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1050.943 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.858  1051.801    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.338  1049.463 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.215  1049.678    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1049.702 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.482  1052.184    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X8Y337         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/C
                         clock pessimism              0.000  1052.184    
                         clock uncertainty           -0.217  1051.967    
    SLICE_X8Y337         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025  1051.992    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]
  -------------------------------------------------------------------
                         required time                       1051.991    
                         arrival time                       -1053.529    
  -------------------------------------------------------------------
                         slack                                 -1.538    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/C
                            (rising edge-triggered cell FDPE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2150.400ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@2150.000ns)
  Data Path Delay:        0.248ns  (logic 0.079ns (31.855%)  route 0.169ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 2151.408 - 2150.400 ) 
    Source Clock Delay      (SCD):    2.222ns = ( 2152.222 - 2150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.706ns (routing 1.088ns, distribution 1.618ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.001ns, distribution 0.815ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   2150.000  2150.000 r  
    AL15                                              0.000  2150.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  2150.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688  2150.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2150.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2150.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332  2151.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2151.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973  2152.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828  2149.243 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245  2149.489    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2149.517 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.706  2152.223    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y382         FDPE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y382         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.079  2152.302 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/Q
                         net (fo=1, routed)           0.169  2152.471    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst_repN
    SLICE_X4Y383         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   2150.400  2150.400 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000  2150.400 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.078  2150.478    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclk_out[0]
    BUFG_GT_X0Y167       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114  2150.592 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.816  2151.408    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X4Y383         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                         clock pessimism              0.000  2151.408    
                         clock uncertainty           -0.217  2151.190    
    SLICE_X4Y383         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025  2151.215    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg
  -------------------------------------------------------------------
                         required time                       2151.216    
                         arrival time                       -2152.470    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2150.400ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@2150.000ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Clock Path Skew:        -1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 2151.414 - 2150.400 ) 
    Source Clock Delay      (SCD):    2.191ns = ( 2152.191 - 2150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.675ns (routing 1.088ns, distribution 1.587ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   2150.000  2150.000 r  
    AL15                                              0.000  2150.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  2150.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688  2150.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2150.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2150.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332  2151.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2151.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973  2152.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828  2149.243 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245  2149.489    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2149.517 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.675  2152.192    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X3Y348         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y348         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079  2152.271 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/Q
                         net (fo=1, routed)           0.201  2152.472    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_repN
    SLICE_X3Y347         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   2150.400  2150.400 r  
    GTYE4_CHANNEL_X0Y11  GTYE4_CHANNEL                0.000  2150.400 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078  2150.478    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y137       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114  2150.592 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.822  2151.414    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X3Y347         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                         clock pessimism              0.000  2151.414    
                         clock uncertainty           -0.217  2151.196    
    SLICE_X3Y347         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  2151.221    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg
  -------------------------------------------------------------------
                         required time                       2151.221    
                         arrival time                       -2152.471    
  -------------------------------------------------------------------
                         slack                                 -1.250    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2150.400ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@2150.000ns)
  Data Path Delay:        0.271ns  (logic 0.076ns (28.044%)  route 0.195ns (71.956%))
  Logic Levels:           0  
  Clock Path Skew:        -1.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.029ns = ( 2151.429 - 2150.400 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 2152.200 - 2150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.684ns (routing 1.088ns, distribution 1.596ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.001ns, distribution 0.836ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   2150.000  2150.000 r  
    AL15                                              0.000  2150.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  2150.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688  2150.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2150.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2150.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332  2151.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2151.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973  2152.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828  2149.243 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245  2149.489    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2149.517 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.684  2152.201    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X8Y368         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y368         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2152.277 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/Q
                         net (fo=19, routed)          0.195  2152.472    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en
    SLICE_X8Y368         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   2150.400  2150.400 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000  2150.400 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078  2150.478    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114  2150.592 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.837  2151.429    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X8Y368         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                         clock pessimism              0.000  2151.429    
                         clock uncertainty           -0.217  2151.211    
    SLICE_X8Y368         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  2151.236    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg
  -------------------------------------------------------------------
                         required time                       2151.237    
                         arrival time                       -2152.471    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2150.400ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@2150.000ns)
  Data Path Delay:        0.226ns  (logic 0.079ns (34.956%)  route 0.147ns (65.044%))
  Logic Levels:           0  
  Clock Path Skew:        -1.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 2151.418 - 2150.400 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 2152.231 - 2150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.715ns (routing 1.088ns, distribution 1.627ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.001ns, distribution 0.825ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   2150.000  2150.000 r  
    AL15                                              0.000  2150.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  2150.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688  2150.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2150.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2150.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332  2151.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2151.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973  2152.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828  2149.243 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245  2149.489    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2149.517 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.715  2152.232    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y416         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y416         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079  2152.311 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/Q
                         net (fo=1, routed)           0.147  2152.458    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_repN
    SLICE_X4Y415         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   2150.400  2150.400 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000  2150.400 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078  2150.478    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y150       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114  2150.592 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.826  2151.418    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X4Y415         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                         clock pessimism              0.000  2151.418    
                         clock uncertainty           -0.217  2151.200    
    SLICE_X4Y415         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  2151.225    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg
  -------------------------------------------------------------------
                         required time                       2151.226    
                         arrival time                       -2152.457    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/C
                            (rising edge-triggered cell FDPE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2150.400ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@2150.000ns)
  Data Path Delay:        0.235ns  (logic 0.081ns (34.468%)  route 0.154ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        -1.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 2151.410 - 2150.400 ) 
    Source Clock Delay      (SCD):    2.214ns = ( 2152.214 - 2150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.698ns (routing 1.088ns, distribution 1.610ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   2150.000  2150.000 r  
    AL15                                              0.000  2150.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  2150.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688  2150.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2150.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2150.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332  2151.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2151.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973  2152.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828  2149.243 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245  2149.489    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2149.517 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.698  2152.215    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X7Y397         FDPE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y397         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081  2152.296 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/Q
                         net (fo=1, routed)           0.154  2152.450    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst_repN
    SLICE_X7Y396         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   2150.400  2150.400 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000  2150.400 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078  2150.478    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y161       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114  2150.592 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.818  2151.410    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X7Y396         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                         clock pessimism              0.000  2151.410    
                         clock uncertainty           -0.217  2151.192    
    SLICE_X7Y396         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  2151.217    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg
  -------------------------------------------------------------------
                         required time                       2151.218    
                         arrival time                       -2152.449    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2150.400ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@2150.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           0  
  Clock Path Skew:        -1.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 2151.419 - 2150.400 ) 
    Source Clock Delay      (SCD):    2.180ns = ( 2152.180 - 2150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.664ns (routing 1.088ns, distribution 1.576ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.001ns, distribution 0.826ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   2150.000  2150.000 r  
    AL15                                              0.000  2150.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  2150.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688  2150.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2150.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2150.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332  2151.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2151.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973  2152.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828  2149.243 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245  2149.489    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2149.517 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.664  2152.181    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X8Y327         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y327         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080  2152.261 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/Q
                         net (fo=1, routed)           0.181  2152.442    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_repN
    SLICE_X8Y328         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   2150.400  2150.400 r  
    GTYE4_CHANNEL_X0Y9   GTYE4_CHANNEL                0.000  2150.400 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.078  2150.478    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclk_out[0]
    BUFG_GT_X0Y143       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114  2150.592 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.827  2151.419    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X8Y328         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                         clock pessimism              0.000  2151.419    
                         clock uncertainty           -0.217  2151.201    
    SLICE_X8Y328         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  2151.226    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg
  -------------------------------------------------------------------
                         required time                       2151.227    
                         arrival time                       -2152.441    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.212ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2150.400ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@2150.000ns)
  Data Path Delay:        0.244ns  (logic 0.080ns (32.787%)  route 0.164ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        -1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 2151.412 - 2150.400 ) 
    Source Clock Delay      (SCD):    2.187ns = ( 2152.187 - 2150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.671ns (routing 1.088ns, distribution 1.583ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.001ns, distribution 0.819ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   2150.000  2150.000 r  
    AL15                                              0.000  2150.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  2150.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688  2150.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2150.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2150.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332  2151.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2151.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973  2152.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828  2149.243 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245  2149.489    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2149.517 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.671  2152.188    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X7Y336         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y336         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080  2152.268 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/Q
                         net (fo=19, routed)          0.164  2152.432    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en
    SLICE_X7Y337         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   2150.400  2150.400 r  
    GTYE4_CHANNEL_X0Y10  GTYE4_CHANNEL                0.000  2150.400 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078  2150.478    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y126       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114  2150.592 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.820  2151.412    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X7Y337         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                         clock pessimism              0.000  2151.412    
                         clock uncertainty           -0.217  2151.194    
    SLICE_X7Y337         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  2151.219    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg
  -------------------------------------------------------------------
                         required time                       2151.219    
                         arrival time                       -2152.431    
  -------------------------------------------------------------------
                         slack                                 -1.212    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/C
                            (rising edge-triggered cell FDPE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2150.400ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@2150.000ns)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.304%)  route 0.260ns (76.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 2152.069 - 2150.400 ) 
    Source Clock Delay      (SCD):    2.171ns = ( 2152.171 - 2150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.655ns (routing 1.088ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.637ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                   2150.000  2150.000 r  
    AL15                                              0.000  2150.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000  2150.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688  2150.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2150.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2150.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332  2151.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2151.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973  2152.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828  2149.243 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245  2149.489    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2149.517 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.655  2152.172    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y292         FDPE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y292         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.079  2152.251 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]_replica/Q
                         net (fo=1, routed)           0.260  2152.511    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst_repN
    SLICE_X3Y292         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                   2150.400  2150.400 r  
    GTYE4_CHANNEL_X0Y8   GTYE4_CHANNEL                0.000  2150.400 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078  2150.478    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y135       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114  2150.592 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.477  2152.069    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X3Y292         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                         clock pessimism              0.000  2152.069    
                         clock uncertainty           -0.217  2151.851    
    SLICE_X3Y292         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  2151.876    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg
  -------------------------------------------------------------------
                         required time                       2151.876    
                         arrival time                       -2152.510    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MbClk_ReliableClkPll  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by PllClk80_ReliableClkPll  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PllClk80_ReliableClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (PllClk80_ReliableClkPll rise@12.500ns - MbClk_ReliableClkPll rise@8.333ns)
  Data Path Delay:        5.503ns  (logic 0.316ns (5.742%)  route 5.187ns (94.258%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    2.551ns = ( 10.884 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.536ns, distribution 1.159ns)
  Clock Net Delay (Destination): 3.178ns (routing 1.269ns, distribution 1.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MbClk_ReliableClkPll rise edge)
                                                      8.333     8.333 r  
    AP15                                              0.000     8.333 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     8.333    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     8.897 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.897    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.897 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     9.233    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.261 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.554    10.815    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.899     8.916 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245     9.161    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/MbClk_ReliableClkPll
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.189 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1234, routed)        1.695    10.884    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y213        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y213        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.963 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=99, routed)          1.099    12.062    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q[0]
    SLICE_X85Y220        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    12.195 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S1_AXIS_TREADY_INST_0/O
                         net (fo=40, routed)          2.327    14.522    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X90Y147        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    14.626 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[31]_i_1/O
                         net (fo=33, routed)          1.761    16.387    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X87Y146        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PllClk80_ReliableClkPll rise edge)
                                                     12.500    12.500 r  
    AP15                                              0.000    12.500 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000    12.500    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313    12.813 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    12.813    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.813 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    13.114    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.138 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.394    14.532    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.319    13.213 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    13.433    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk80_ReliableClkPll
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.457 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=11778, routed)       3.178    16.635    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X87Y146        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[7]/C
                         clock pessimism             -0.131    16.505    
                         clock uncertainty           -0.189    16.316    
    SLICE_X87Y146        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    16.256    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[7]
  -------------------------------------------------------------------
                         required time                         16.256    
                         arrival time                         -16.387    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.455ns (routing 0.599ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.430ns, distribution 0.607ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                      0.000     0.000 r  
    AL15                                              0.000     0.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.394    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.394 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.194     0.588    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.605 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.541     1.146    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.489    -0.343 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.146    -0.197    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.180 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        1.455     1.275    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y292         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y292         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.314 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]_replica/Q
                         net (fo=1, routed)           0.107     1.421    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_repN
    SLICE_X3Y292         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y8   GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y135       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.037     1.176    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X3Y292         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                         clock pessimism              0.000     1.176    
                         clock uncertainty            0.217     1.393    
    SLICE_X3Y292         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.440    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.058ns (3.016%)  route 1.865ns (96.984%))
  Logic Levels:           0  
  Clock Path Skew:        1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      0.470ns (routing 0.001ns, distribution 0.469ns)
  Clock Net Delay (Destination): 2.787ns (routing 1.088ns, distribution 1.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y161       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.470     0.662    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X7Y392         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y392         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     0.720 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           1.865     2.585    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X7Y391         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0 rise edge)
                                                      0.000     0.000 r  
    AL15                                              0.000     0.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688     0.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332     1.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
                         net (fo=1004, routed)        0.973     2.071    PxieClk100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.828    -0.757 r  AppletonWindow/MmcmInst0/Mmcmx/CLKOUT0
                         net (fo=1, routed)           0.245    -0.512    AppletonWindow/PxieClk100Derived1x5FromMmcm0ClkOut0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.484 r  AppletonWindow/Bufg0/O
    X1Y3 (CLOCK_ROOT)    net (fo=4084, routed)        2.787     2.303    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X7Y391         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/C
                         clock pessimism              0.000     2.303    
                         clock uncertainty            0.217     2.521    
    SLICE_X7Y391         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.583    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/raw_data_r_r_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by port0_rxusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/fifo_din_i_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by port0_rxusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             port0_rxusrclk2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (port0_rxusrclk2 rise@0.000ns - port0_rxusrclk2 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.060ns (34.091%)  route 0.116ns (65.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      1.274ns (routing 0.515ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.569ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock port0_rxusrclk2 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y125       BUFG_GT                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2687, routed)        1.274     1.274    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X7Y301         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/raw_data_r_r_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y301         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.334 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/raw_data_r_r_reg[49]/Q
                         net (fo=2, routed)           0.116     1.450    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/raw_data_r_r_reg_n_0_[49]
    SLICE_X8Y300         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/fifo_din_i_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock port0_rxusrclk2 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y125       BUFG_GT                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2687, routed)        1.475     1.475    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X8Y300         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/fifo_din_i_reg_reg[49]/C
                         clock pessimism             -0.093     1.382    
    SLICE_X8Y300         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.444    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_lane2_i/fifo_din_i_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bBitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PllClk80_ReliableClkPll  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PllClk80_ReliableClkPll  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PllClk80_ReliableClkPll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PllClk80_ReliableClkPll rise@0.000ns - PllClk80_ReliableClkPll rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.081ns (38.208%)  route 0.131ns (61.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      3.177ns (routing 1.269ns, distribution 1.908ns)
  Clock Net Delay (Destination): 3.654ns (routing 1.397ns, distribution 2.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PllClk80_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     0.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301     0.614    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.638 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.394     2.032    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.319     0.713 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.933    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk80_ReliableClkPll
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=11778, routed)       3.177     4.134    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/BusClk
    SLICE_X88Y148        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bBitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.193 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bBitCount_reg[3]/Q
                         net (fo=5, routed)           0.061     4.254    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bBitCount_reg_n_0_[3]
    SLICE_X88Y147        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     4.276 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bBitCount[3]_i_2/O
                         net (fo=20, routed)          0.070     4.346    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bData
    SLICE_X88Y147        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PllClk80_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.900    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.928 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.554     2.482    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.899     0.583 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251     0.834    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk80_ReliableClkPll
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.862 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=11778, routed)       3.654     4.516    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/BusClk
    SLICE_X88Y147        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bData_reg[0]/C
                         clock pessimism             -0.162     4.354    
    SLICE_X88Y147        FDRE (Hold_AFF_SLICEL_C_CE)
                                                     -0.014     4.340    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandRxx/bData_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by MbClk_ReliableClkPll  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Extract_reg/D
                            (rising edge-triggered cell FDRE clocked by MbClk_ReliableClkPll  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             MbClk_ReliableClkPll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MbClk_ReliableClkPll rise@0.000ns - MbClk_ReliableClkPll rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.120ns (38.339%)  route 0.193ns (61.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      1.491ns (routing 0.486ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.536ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MbClk_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     0.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301     0.614    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.638 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.394     2.032    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.319     0.713 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215     0.928    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/MbClk_ReliableClkPll
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.952 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1234, routed)        1.491     2.443    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X89Y219        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y219        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.501 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=42, routed)          0.184     2.685    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X87Y223        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.062     2.747 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/EX_Bit_Extract_i_1/O
                         net (fo=1, routed)           0.009     2.756    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Extract0
    SLICE_X87Y223        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Extract_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MbClk_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.900    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.928 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.554     2.482    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.899     0.583 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245     0.828    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/MbClk_ReliableClkPll
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1234, routed)        1.846     2.702    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X87Y223        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Extract_reg/C
                         clock pessimism             -0.015     2.687    
    SLICE_X87Y223        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.749    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Extract_reg
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[1].bAlignPipeArray_reg[1][NextShift][2]_rep/C
                            (rising edge-triggered cell FDCE clocked by DmaClk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[2].bAlignPipeArray_reg[2][Data][165]/D
                            (rising edge-triggered cell FDCE clocked by DmaClk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DmaClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (DmaClk rise@0.000ns - DmaClk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.081ns (43.316%)  route 0.106ns (56.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.631ns (routing 0.196ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.215ns, distribution 1.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DmaClk rise edge)     0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.099     0.099    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=41543, routed)       1.631     1.844    HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/DmaClock
    SLICE_X46Y186        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[1].bAlignPipeArray_reg[1][NextShift][2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y186        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.902 r  HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[1].bAlignPipeArray_reg[1][NextShift][2]_rep/Q
                         net (fo=86, routed)          0.082     1.984    HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[1].bAlignPipeArray_reg[1][NextShift][2]_rep_n_0
    SLICE_X48Y185        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.007 r  HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[2].bAlignPipeArray[2][Data][165]_i_1/O
                         net (fo=1, routed)           0.024     2.031    HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/AlignData7_out[165]
    SLICE_X48Y185        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[2].bAlignPipeArray_reg[2][Data][165]/D
  -------------------------------------------------------------------    -------------------

                         (clock DmaClk rise edge)     0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.113     0.113    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=41543, routed)       1.866     2.109    HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/DmaClock
    SLICE_X48Y185        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[2].bAlignPipeArray_reg[2][Data][165]/C
                         clock pessimism             -0.147     1.962    
    SLICE_X48Y185        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.022    HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/NiDmaIpx/NiDmaOutputx/NiDmaDataAlignerx/WideBusAlign.AlignPipeArrayGen[2].bAlignPipeArray_reg[2][Data][165]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/arb_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PcieRefClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/DRDY_USR_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PcieRefClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PcieRefClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PcieRefClk rise@0.000ns - PcieRefClk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.081ns (47.368%)  route 0.090ns (52.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Net Delay (Source):      1.193ns (routing 0.504ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.559ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieRefClk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  PcieRefClk_p (IN)
                         net (fo=0)                   0.000     0.000    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieRefClk_p
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.113     0.113 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieRefClkIBufds/ODIV2
                         net (fo=2, routed)           0.099     0.212    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/PcieSysClk
    BUFG_GT_X1Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.326 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=6486, routed)        1.193     1.519    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/CLK
    SLICE_X99Y30         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/arb_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.577 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/arb_state_reg[2]/Q
                         net (fo=11, routed)          0.066     1.643    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/arb_state_reg_n_0_[2]
    SLICE_X99Y29         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.666 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/DRDY_USR_O[0]_i_1__7/O
                         net (fo=1, routed)           0.024     1.690    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/DRDY_USR_O[0]_i_1__7_n_0
    SLICE_X99Y29         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/DRDY_USR_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieRefClk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  PcieRefClk_p (IN)
                         net (fo=0)                   0.000     0.000    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieRefClk_p
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieRefClkIBufds/ODIV2
                         net (fo=2, routed)           0.114     0.435    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/PcieSysClk
    BUFG_GT_X1Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.565 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=6486, routed)        1.385     1.950    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/CLK
    SLICE_X99Y29         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/DRDY_USR_O_reg[0]/C
                         clock pessimism             -0.329     1.621    
    SLICE_X99Y29         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.681    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].gt_drp_arbiter_i/DRDY_USR_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.060ns (33.898%)  route 0.117ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.424ns (routing 0.196ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.215ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.099     0.099    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1966, routed)        1.424     1.637    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X90Y13         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y13         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.697 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[193]/Q
                         net (fo=1, routed)           0.117     1.814    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[193]
    RAMB36_X6Y2          RAMB36E2                                     r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.113     0.113    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1966, routed)        1.718     1.961    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X6Y2          RAMB36E2                                     r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.129     1.832    
    RAMB36_X6Y2          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[1])
                                                     -0.028     1.804    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/CryptoRegportClockCrossing/RequestHandshake/HBx/BlkOut.oDataFlopx/GenFlops[49].DFlopx/Gen0.FDCEx/C
                            (rising edge-triggered cell FDCE clocked by PllClk40_ReliableClkPll  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/cryptoRegportTranslate/cLvRegPortIn_reg[Data][1]/D
                            (rising edge-triggered cell FDCE clocked by PllClk40_ReliableClkPll  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PllClk40_ReliableClkPll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PllClk40_ReliableClkPll rise@0.000ns - PllClk40_ReliableClkPll rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.082ns (48.810%)  route 0.086ns (51.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Net Delay (Source):      0.986ns (routing 0.155ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.171ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PllClk40_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     0.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301     0.614    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.638 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.394     2.032    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.319     0.713 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224     0.937    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk40_ReliableClkPll
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.961 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout4_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3683, routed)        0.986     1.947    HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/CryptoRegportClockCrossing/RequestHandshake/HBx/BlkOut.oDataFlopx/GenFlops[49].DFlopx/Clk40Mhz
    SLICE_X60Y128        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/CryptoRegportClockCrossing/RequestHandshake/HBx/BlkOut.oDataFlopx/GenFlops[49].DFlopx/Gen0.FDCEx/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.007 r  HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/CryptoRegportClockCrossing/RequestHandshake/HBx/BlkOut.oDataFlopx/GenFlops[49].DFlopx/Gen0.FDCEx/Q
                         net (fo=1, routed)           0.064     2.071    HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/CryptoRegportClockCrossing/RequestHandshake/HBx/BlkOut.oDataFlopx/GenFlops[17].DFlopx/cLvRegPortIn_reg[Data][1][0]
    SLICE_X61Y128        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.093 r  HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/CryptoRegportClockCrossing/RequestHandshake/HBx/BlkOut.oDataFlopx/GenFlops[17].DFlopx/cLvRegPortIn[Data][1]_i_1/O
                         net (fo=1, routed)           0.022     2.115    HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/cryptoRegportTranslate/cLvRegPortIn_reg[Data][31]_7[1]
    SLICE_X61Y128        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/cryptoRegportTranslate/cLvRegPortIn_reg[Data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PllClk40_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.900    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.928 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.554     2.482    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.899     0.583 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256     0.839    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk40_ReliableClkPll
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.867 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout4_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3683, routed)        1.145     2.012    HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/cryptoRegportTranslate/Clk40Mhz
    SLICE_X61Y128        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/cryptoRegportTranslate/cLvRegPortIn_reg[Data][1]/C
                         clock pessimism              0.034     2.046    
    SLICE_X61Y128        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.106    HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/cryptoRegportTranslate/cLvRegPortIn_reg[Data][1]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/C
                            (rising edge-triggered cell FDCE clocked by port1_txusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.oPushToggle2_reg/D
                            (rising edge-triggered cell FDCE clocked by port1_txusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             port1_txusrclk2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (port1_txusrclk2 rise@0.000ns - port1_txusrclk2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.083ns (48.256%)  route 0.089ns (51.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      2.033ns (routing 0.930ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.303ns (routing 1.024ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock port1_txusrclk2 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y155       BUFG_GT                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=5372, routed)        2.033     2.033    AppletonWindow/IO_SocketA_APort1_UserClk
    SLICE_X81Y182        FDCE                                         r  AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y182        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.093 f  AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/Q
                         net (fo=4, routed)           0.065     2.158    AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/oIReset
    SLICE_X80Y182        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.181 r  BlkOut.oPushToggle2_i_1__29/O
                         net (fo=1, routed)           0.024     2.205    AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/oNxPushToggle2
    SLICE_X80Y182        FDCE                                         r  AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.oPushToggle2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock port1_txusrclk2 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y155       BUFG_GT                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=5372, routed)        2.303     2.303    AppletonWindow/IO_SocketA_APort1_UserClk
    SLICE_X80Y182        FDCE                                         r  AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.oPushToggle2_reg/C
                         clock pessimism             -0.168     2.135    
    SLICE_X80Y182        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.195    AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.oPushToggle2_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_lane_3_i/sym_gen_i/TX_DATA_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by port0_txusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/TXDATA_IN_REG_LANE3_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by port0_txusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             port0_txusrclk2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (port0_txusrclk2 rise@0.000ns - port0_txusrclk2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.805ns (routing 0.806ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.889ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock port0_txusrclk2 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y132       BUFG_GT                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=4297, routed)        1.805     1.805    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_lane_3_i/sym_gen_i/stg5_reg_0
    SLICE_X8Y286         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_lane_3_i/sym_gen_i/TX_DATA_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y286         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.863 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_lane_3_i/sym_gen_i/TX_DATA_reg[50]/Q
                         net (fo=1, routed)           0.125     1.988    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/TXDATA_IN_REG_LANE3_reg[63]_0[50]
    SLICE_X6Y288         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/TXDATA_IN_REG_LANE3_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock port0_txusrclk2 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y132       BUFG_GT                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=4297, routed)        2.055     2.055    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/stg4_reg
    SLICE_X6Y288         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/TXDATA_IN_REG_LANE3_reg[50]/C
                         clock pessimism             -0.139     1.916    
    SLICE_X6Y288         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.977    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/TXDATA_IN_REG_LANE3_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.CDCSyncPulseLength.sTdcDeassertPulseLength_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PxieClk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.sPulseCounter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by PxieClk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PxieClk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PxieClk100 rise@0.000ns - PxieClk100 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (50.000%)  route 0.094ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.049ns (routing 0.155ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.171ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PxieClk100 rise edge)
                                                      0.000     0.000 r  
    AL15                                              0.000     0.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.578     0.578 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.618    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.618 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.301     0.919    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.943 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
    X2Y1 (CLOCK_ROOT)    net (fo=1004, routed)        1.049     1.992    AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/SyncPulseClk
    SLICE_X41Y130        FDPE                                         r  AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.CDCSyncPulseLength.sTdcDeassertPulseLength_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.051 r  AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.CDCSyncPulseLength.sTdcDeassertPulseLength_reg[0]/Q
                         net (fo=1, routed)           0.058     2.109    AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.CDCSyncCalStart.LHS/HandshakeBasex/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.CDCSyncPulseLength.sTdcDeassertPulseLength_reg[15][0]
    SLICE_X42Y130        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.144 r  AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.CDCSyncCalStart.LHS/HandshakeBasex/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.sPulseCounter[0]_i_1/O
                         net (fo=1, routed)           0.036     2.180    AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/p_0_in[0]
    SLICE_X42Y130        FDPE                                         r  AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.sPulseCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PxieClk100 rise edge)
                                                      0.000     0.000 r  
    AL15                                              0.000     0.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.688     0.688 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.738    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.738 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332     1.070    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.098 r  TimingEnginex/TimingStage1x/PxieClk100BufG/O
    X2Y1 (CLOCK_ROOT)    net (fo=1004, routed)        1.239     2.337    AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/SyncPulseClk
    SLICE_X42Y130        FDPE                                         r  AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.sPulseCounter_reg[0]/C
                         clock pessimism             -0.229     2.109    
    SLICE_X42Y130        FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.169    AppletonWindow/theCLIPs/Routing_CLIP1/RegisteredRouting_1/TClkBlock.Measurement.DeassertSender.TdcDeassertCalPulse.sPulseCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by port1_rxusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by port1_rxusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             port1_rxusrclk2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (port1_rxusrclk2 rise@0.000ns - port1_rxusrclk2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      1.260ns (routing 0.506ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.559ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock port1_rxusrclk2 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y144       BUFG_GT                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=2687, routed)        1.260     1.260    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X7Y360         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y360         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.318 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[17]/Q
                         net (fo=1, routed)           0.130     1.448    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg_n_0_[17]
    SLICE_X8Y360         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock port1_rxusrclk2 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y144       BUFG_GT                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=2687, routed)        1.469     1.469    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X8Y360         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[17]/C
                         clock pessimism             -0.092     1.377    
    SLICE_X8Y360         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.437    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns - diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.058ns (47.154%)  route 0.065ns (52.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.436ns (routing 0.176ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.196ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.099     0.099    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2962, routed)        1.436     1.649    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2
    SLICE_X90Y7          FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y7          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.707 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[0]/Q
                         net (fo=2, routed)           0.065     1.772    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg_n_0_[0]
    SLICE_X90Y6          FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.113     0.113    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2962, routed)        1.636     1.879    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2
    SLICE_X90Y6          FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[0]/C
                         clock pessimism             -0.181     1.698    
    SLICE_X90Y6          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.760    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PllClk80_ReliableClkPll  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MbClk_ReliableClkPll  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             MbClk_ReliableClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (MbClk_ReliableClkPll rise@4.167ns - PllClk80_ReliableClkPll rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.375ns (21.008%)  route 1.410ns (78.992%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 6.612 - 4.167 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.655ns (routing 1.397ns, distribution 2.258ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.486ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PllClk80_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.900    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.928 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.554     2.482    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.899     0.583 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251     0.834    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk80_ReliableClkPll
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.862 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=11778, routed)       3.655     4.517    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X89Y148        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y148        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.595 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/cdc2/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[9]/Q
                         net (fo=1, routed)           0.702     5.297    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[22].MUXF7_I1/S1_AXIS_TDATA[0]
    SLICE_X84Y212        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.444 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[22].MUXF7_I1/Using_FPGA.Native_i_1__217/O
                         net (fo=2, routed)           0.212     5.656    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/FSL_Get_Data[0]
    SLICE_X82Y211        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     5.707 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__21/O
                         net (fo=4, routed)           0.212     5.919    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_4
    SLICE_X84Y215        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     6.018 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__20/O
                         net (fo=2, routed)           0.284     6.302    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[1]
    SLICE_X85Y221        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MbClk_ReliableClkPll rise edge)
                                                      4.167     4.167 r  
    AP15                                              0.000     4.167 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     4.167    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     4.480 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.480    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.480 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301     4.781    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.805 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.394     6.199    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.319     4.880 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215     5.095    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/MbClk_ReliableClkPll
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.119 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1234, routed)        1.493     6.612    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X85Y221        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
                         clock pessimism             -0.131     6.482    
                         clock uncertainty           -0.189     6.292    
    SLICE_X85Y221        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.317    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/BoardControlMicroblaze_i/BoardControlMicroblazeBdx/BCuBlaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.317    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.080ns (49.383%)  route 0.082ns (50.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.964ns
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    1.981ns
  Clock Net Delay (Source):      2.550ns (routing 1.681ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.866ns (routing 1.861ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.322     3.322    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.346 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=234, routed)         2.550     5.896    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X71Y292        FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y292        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     5.954 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=1, routed)           0.060     6.014    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X70Y292        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     6.036 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.022     6.058    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X70Y292        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           5.070     5.070    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.098 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=234, routed)         2.866     7.964    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X70Y292        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -1.981     5.983    
    SLICE_X70Y292        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     6.043    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.043    
                         arrival time                           6.058    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 AppletonWindow/theVI/DiagramResetx/FSM_onehot_DiagramResetFSM.rDiagramResetState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ReliableClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AppletonWindow/theVI/DiagramResetx/DiagramResetFSM.rTimerCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ReliableClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ReliableClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ReliableClk rise@0.000ns - ReliableClk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.674%)  route 0.090ns (52.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      1.693ns (routing 0.597ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.655ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ReliableClk rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     0.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301     0.614    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.638 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=155, routed)         1.693     2.331    ReliableClk
    SLICE_X34Y180        FDRE                                         r  AppletonWindow/theVI/DiagramResetx/FSM_onehot_DiagramResetFSM.rDiagramResetState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.391 f  AppletonWindow/theVI/DiagramResetx/FSM_onehot_DiagramResetFSM.rDiagramResetState_reg[4]/Q
                         net (fo=8, routed)           0.068     2.459    AppletonWindow/theVI/DiagramResetx/FSM_onehot_DiagramResetFSM.rDiagramResetState_reg_n_0_[4]
    SLICE_X34Y178        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     2.481 r  DiagramResetFSM.rTimerCount[1]_i_1/O
                         net (fo=1, routed)           0.022     2.503    AppletonWindow/theVI/DiagramResetx/p_0_in__0[1]
    SLICE_X34Y178        FDRE                                         r  AppletonWindow/theVI/DiagramResetx/DiagramResetFSM.rTimerCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ReliableClk rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.900    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.928 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=155, routed)         1.845     2.773    ReliableClk
    SLICE_X34Y178        FDRE                                         r  AppletonWindow/theVI/DiagramResetx/DiagramResetFSM.rTimerCount_reg[1]/C
                         clock pessimism             -0.347     2.425    
    SLICE_X34Y178        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.485    AppletonWindow/theVI/DiagramResetx/DiagramResetFSM.rTimerCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.713ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      0.507ns (routing 0.001ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.001ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.052     0.052    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclk_out[0]
    BUFG_GT_X0Y167       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.507     0.632    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X4Y383         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y383         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.671 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.057     0.728    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X4Y383         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.057     0.057    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclk_out[0]
    BUFG_GT_X0Y167       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.713    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X4Y383         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.075     0.638    
    SLICE_X4Y383         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.685    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.316ns (routing 0.001ns, distribution 0.315ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.316     0.316    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X101Y103       FDSE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.355 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.058     0.413    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X101Y103       FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.363     0.363    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X101Y103       FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.041     0.322    
    SLICE_X101Y103       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.369    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.374ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.326ns (routing 0.001ns, distribution 0.325ns)
  Clock Net Delay (Destination): 0.374ns (routing 0.001ns, distribution 0.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y6         BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.326     0.326    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X95Y53         FDSE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.365 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.058     0.423    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X95Y53         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y6         BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.374     0.374    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X95Y53         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.332    
    SLICE_X95Y53         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.379    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.322ns (routing 0.001ns, distribution 0.321ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y27        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.322     0.322    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X95Y82         FDSE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.361 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.058     0.419    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X95Y82         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y27        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X95Y82         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.328    
    SLICE_X95Y82         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.375    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 0.359ns (routing 0.001ns, distribution 0.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y161       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.311     0.436    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X9Y393         FDSE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y393         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.475 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.059     0.534    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X9Y393         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y161       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.359     0.498    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X9Y393         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.056     0.442    
    SLICE_X9Y393         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.489    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y11  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y137       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.314     0.439    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X3Y347         FDSE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y347         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.478 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.538    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X3Y347         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y11  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y137       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.360     0.499    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X3Y347         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.054     0.445    
    SLICE_X3Y347         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.492    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.384ns
    Source Clock Delay      (SCD):    0.336ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.336ns (routing 0.001ns, distribution 0.335ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.001ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y39        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.336     0.336    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X91Y92         FDSE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y92         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.375 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.435    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X91Y92         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y39        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.384     0.384    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X91Y92         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.342    
    SLICE_X91Y92         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.389    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.401ns
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.350ns (routing 0.001ns, distribution 0.349ns)
  Clock Net Delay (Destination): 0.401ns (routing 0.001ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.350     0.350    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y37         FDSE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.389 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.449    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X84Y37         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.401     0.401    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y37         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.045     0.356    
    SLICE_X84Y37         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.403    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.505ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y150       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.444    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X4Y415         FDSE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y415         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.483 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.543    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X4Y415         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y150       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.505    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X4Y415         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.055     0.450    
    SLICE_X4Y415         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.497    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y10  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y126       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.445    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X10Y339        FDSE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y339        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.484 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.062     0.546    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X10Y339        FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y10  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y126       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.507    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X10Y339        FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.056     0.451    
    SLICE_X10Y339        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.498    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseLowCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DlyRefClkLcl_ReliableClkPll  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseLowCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DlyRefClkLcl_ReliableClkPll  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             DlyRefClkLcl_ReliableClkPll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DlyRefClkLcl_ReliableClkPll rise@0.000ns - DlyRefClkLcl_ReliableClkPll rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (50.980%)  route 0.050ns (49.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.708ns (routing 0.096ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.108ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DlyRefClkLcl_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.392    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.409 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         0.857     1.266    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.859     0.407 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.146     0.553    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/DlyRefClkLcl_ReliableClkPll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.570 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.708     1.278    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/FastTdcClk
    SLICE_X39Y57         FDCE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseLowCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.316 r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseLowCount_reg[7]/Q
                         net (fo=5, routed)           0.029     1.345    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.ClockCrossing.TdcInvertedDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/Q[7]
    SLICE_X39Y57         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.359 r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.ClockCrossing.TdcInvertedDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/ExpandedPulseCapture.fExpandedPulseLowCount[7]_i_1/O
                         net (fo=1, routed)           0.021     1.380    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/p_0_in__0[7]
    SLICE_X39Y57         FDCE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseLowCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DlyRefClkLcl_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.384     0.384 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.384    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.384 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.619    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.638 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         0.959     1.597    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.252     0.345 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.166     0.511    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/DlyRefClkLcl_ReliableClkPll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.530 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.808     1.338    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/FastTdcClk
    SLICE_X39Y57         FDCE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseLowCount_reg[7]/C
                         clock pessimism             -0.053     1.284    
    SLICE_X39Y57         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.330    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseLowCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.501ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y9   GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.052     0.052    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclk_out[0]
    BUFG_GT_X0Y143       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.314     0.439    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X8Y328         FDSE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y328         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.477 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.544    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X8Y328         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y9   GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.057     0.057    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclk_out[0]
    BUFG_GT_X0Y143       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.362     0.501    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X8Y328         FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.056     0.445    
    SLICE_X8Y328         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.492    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Net Delay (Source):      0.306ns (routing 0.001ns, distribution 0.305ns)
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y30        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.306     0.306    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X100Y105       FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.345 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.047     0.392    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X100Y105       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.409 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.416    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X100Y105       FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y30        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.351     0.351    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X100Y105       FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.039     0.312    
    SLICE_X100Y105       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.358    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.311     0.311    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X101Y11        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y11        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.350 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.399    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X101Y11        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.416 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__6/O[1]
                         net (fo=1, routed)           0.007     0.423    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__6_n_14
    SLICE_X101Y11        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.358     0.358    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X101Y11        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.041     0.317    
    SLICE_X101Y11        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.363    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.612ns (routing 0.124ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.696ns (routing 0.138ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.612     0.612    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X103Y62        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y62        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.651 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.078     0.729    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[0]
    SLICE_X103Y62        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.696     0.696    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X103Y62        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.076     0.620    
    SLICE_X103Y62        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.667    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by DmaClk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR
                            (removal check against rising-edge clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - DmaClk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.058ns (21.014%)  route 0.218ns (78.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.408ns (routing 0.196ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.215ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DmaClk rise edge)     0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.099     0.099    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=41543, routed)       1.408     1.621    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK
    SLICE_X87Y29         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y29         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.679 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/Q
                         net (fo=3, routed)           0.218     1.897    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n
    SLICE_X88Y30         FDCE                                         f  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.113     0.113    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1966, routed)        1.585     1.828    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X88Y30         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/C
                         clock pessimism             -0.008     1.820    
                         clock uncertainty            0.046     1.866    
    SLICE_X88Y30         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     1.834    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDPE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDPE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.040ns (31.250%)  route 0.088ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.313     0.313    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X99Y15         FDPE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.353 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.088     0.441    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3
    SLICE_X99Y14         FDPE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.360     0.360    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X99Y14         FDPE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                         clock pessimism             -0.029     0.331    
    SLICE_X99Y14         FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.378    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.330ns (routing 0.001ns, distribution 0.329ns)
  Clock Net Delay (Destination): 0.381ns (routing 0.001ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.330     0.455    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X11Y372        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y372        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.493 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.055     0.548    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X11Y372        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.566 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.007     0.573    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__2_n_14
    SLICE_X11Y372        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/GTYE4_CHANNEL_TXOUTCLK[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.381     0.520    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X11Y372        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.059     0.461    
    SLICE_X11Y372        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.507    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].Aurora_PortN/inst/aurora_64b66b_DS_core_i/aurora_64b66b_DS_wrapper_i/aurora_64b66b_DS_multi_gt_i/aurora_64b66b_DS_gt_i/inst/gen_gtwizard_gtye4_top.aurora_64b66b_DS_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.077ns (46.667%)  route 0.088ns (53.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.330ns (routing 0.851ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.951ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.628     2.628    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCE_X0Y242        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.645 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=39, routed)          1.330     3.975    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y300        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     4.014 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.082     4.096    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X66Y300        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.038     4.134 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     4.140    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X66Y300        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.447     3.447    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCE_X0Y242        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.466 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=39, routed)          1.501     4.967    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y300        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.986     3.981    
    SLICE_X66Y300        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     4.028    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.028    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 pPxieSync100_p
                            (input port clocked by PxieClk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TimingEnginex/TimingStage1x/LatchSync100x/LatchSync100Blk.pSync100LatchLcl_reg/D
                            (rising edge-triggered cell FDCE clocked by PxieClk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PxieClk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PxieClk100 rise@10.000ns - PxieClk100 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 2.895ns (82.457%)  route 0.616ns (17.543%))
  Logic Levels:           5  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=2 ODELAYE3=1)
  Input Delay:            7.630ns
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.578ns (routing 0.001ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PxieClk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.630     7.630    
    AV16                                              0.000     7.630 r  pPxieSync100_p (IN)
                         net (fo=0)                   0.000     7.630    TimingEnginex/TimingStage1x/LatchSync100x/Sync100Ibuf/I
    HPIOBDIFFINBUF_X0Y30 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.671     8.301 r  TimingEnginex/TimingStage1x/LatchSync100x/Sync100Ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.351    TimingEnginex/TimingStage1x/LatchSync100x/Sync100Ibuf/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.351 r  TimingEnginex/TimingStage1x/LatchSync100x/Sync100Ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.055     8.406    TimingEnginex/TimingStage1x/LatchSync100x/pSync100
    BITSLICE_RX_TX_X0Y65 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_CASC_OUT)
                                                      0.045     8.451 r  TimingEnginex/TimingStage1x/LatchSync100x/Sync100IDelay/CASC_OUT
                         net (fo=1, routed)           0.000     8.451    TimingEnginex/TimingStage1x/LatchSync100x/pIDelayToODelayCascade
    BITSLICE_RX_TX_X0Y65 ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      1.072     9.523 r  TimingEnginex/TimingStage1x/LatchSync100x/Sync100ODelay/DATAOUT
                         net (fo=1, routed)           0.223     9.746    TimingEnginex/TimingStage1x/LatchSync100x/CASC_RETURN
    BITSLICE_RX_TX_X0Y65 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.107    10.853 r  TimingEnginex/TimingStage1x/LatchSync100x/Sync100IDelay/DATAOUT
                         net (fo=1, routed)           0.288    11.141    TimingEnginex/TimingStage1x/LatchSync100x/pSync100Dly
    BITSLICE_RX_TX_X0Y65 FDCE                                         r  TimingEnginex/TimingStage1x/LatchSync100x/LatchSync100Blk.pSync100LatchLcl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PxieClk100 rise edge)
                                                     10.000    10.000 r  
    AL15                                              0.000    10.000 r  PxieClk100_p (IN)
                         net (fo=0)                   0.000    10.000    TimingEnginex/TimingStage1x/PxieClk100IBuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.578    10.578 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.618    TimingEnginex/TimingStage1x/PxieClk100IBuf/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.618 r  TimingEnginex/TimingStage1x/PxieClk100IBuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.300    10.918    TimingEnginex/TimingStage1x/PxieClk100Pin
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.942 r  TimingEnginex/TimingStage1x/Sync100SamplerBufG/O
    X2Y1 (CLOCK_ROOT)    net (fo=3, routed)           0.578    11.520    TimingEnginex/TimingStage1x/LatchSync100x/Sync100SampleClk
    BITSLICE_RX_TX_X0Y65 FDCE                                         r  TimingEnginex/TimingStage1x/LatchSync100x/LatchSync100Blk.pSync100LatchLcl_reg/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.035    11.484    
    BITSLICE_RX_TX_X0Y65 FDCE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.081    11.403    TimingEnginex/TimingStage1x/LatchSync100x/LatchSync100Blk.pSync100LatchLcl_reg
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[26]
                            (rising edge-triggered cell PCIE40E4 clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.079ns (4.771%)  route 1.577ns (95.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 3.586 - 2.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.585ns (routing 0.215ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.196ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.113     0.113    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1966, routed)        1.585     1.828    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X91Y25         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.907 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[26]/Q
                         net (fo=1, routed)           1.577     3.484    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/mi_rx_completion_ram_read_data0[26]
    PCIE40E4_X1Y0        PCIE40E4                                     r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[26]
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.099     2.099    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1966, routed)        1.373     3.586    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.126     3.712    
                         clock uncertainty           -0.046     3.666    
    PCIE40E4_X1Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_MIRXCOMPLETIONRAMREADDATA0[26])
                                                      0.100     3.766    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          3.766    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DmaClk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DmaClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DmaClk rise@4.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.987ns (29.392%)  route 2.371ns (70.608%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 5.622 - 4.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 3.798 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.215ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.196ns, distribution 1.213ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.113     0.113    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1966, routed)        1.555     1.798    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CONFMCAPDESIGNSWITCH)
                                                      0.749     2.547 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CONFMCAPDESIGNSWITCH
                         net (fo=97, routed)          1.151     3.698    HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/PcieVirtex7Bimx/conf_mcap_design_switch
    SLICE_X93Y120        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.748 f  HostInterfacex/Inchwormx/InchwormNetlist/InchWormForV7Pciex/PcieVirtex7Bimx/pcie_4_0_e4_inst_i_4/O
                         net (fo=2, routed)           1.035     4.783    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_done
    SLICE_X92Y39         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.872 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o[112]_i_3/O
                         net (fo=1, routed)           0.136     5.008    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o[112]_i_3_n_0
    SLICE_X91Y40         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     5.107 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o[0]_i_1/O
                         net (fo=1, routed)           0.049     5.156    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o[0]_i_1_n_0
    SLICE_X91Y40         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DmaClk rise edge)     4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.099     4.099    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=41543, routed)       1.409     5.622    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/CLK
    SLICE_X91Y40         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o_reg[0]/C
                         clock pessimism              0.008     5.630    
                         clock uncertainty           -0.046     5.584    
    SLICE_X91Y40         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.609    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o_reg[0]
  -------------------------------------------------------------------
                         required time                          5.609    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/bDataShiftReg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PllClk80_ReliableClkPll  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sSidebandDataOut[0]
                            (output port clocked by SidebandClk  {rise@6.250ns fall@12.500ns period=12.500ns})
  Path Group:             SidebandClk
  Path Type:              Max at Slow Process Corner
  Requirement:            6.250ns  (SidebandClk rise@6.250ns - PllClk80_ReliableClkPll rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.009ns (29.749%)  route 2.382ns (70.251%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 11.322 - 6.250 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.343ns (routing 1.397ns, distribution 1.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PllClk80_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.900    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.928 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.554     2.482    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.899     0.583 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251     0.834    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk80_ReliableClkPll
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.862 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=11778, routed)       3.343     4.205    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/BusClk
    SLICE_X70Y216        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/bDataShiftReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y216        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.284 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/bDataShiftReg_reg[16]/Q
                         net (fo=1, routed)           2.382     6.666    AppletonIoBuffersStage1x/sSidebandDataOutBuf[0]
    AT15                 OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.930     7.596 r  AppletonIoBuffersStage1x/GenSidebandDataOut[0].SidebandDataOutObuf/O
                         net (fo=0)                   0.000     7.596    sSidebandDataOut[0]
    AT15                                                              r  sSidebandDataOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SidebandClk rise edge)
                                                      6.250     6.250 f  
    AP15                                              0.000     6.250 f  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     6.250    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     6.563 f  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.563    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.563 f  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301     6.864    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.888 f  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.394     8.282    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.319     6.963 f  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     7.183    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk80_ReliableClkPll
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.207 f  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout2_buf/O
                         net (fo=11778, routed)       2.932    10.139    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/BusClk
    BITSLICE_RX_TX_X0Y68 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.312    10.451 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/ODDRE1x/OQ
                         net (fo=1, routed)           0.167    10.618    AppletonIoBuffersStage1x/SidebandClkBuf
    AU15                 OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.704    11.322 r  AppletonIoBuffersStage1x/SidebandClkObuf/O
                         net (fo=0)                   0.000    11.322    SidebandClk
    AU15                                                              r  SidebandClk (OUT)
                         clock pessimism              0.070    11.392    
                         clock uncertainty           -0.069    11.323    
                         output delay                -3.000     8.323    
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@4.000ns - diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.076ns (2.536%)  route 2.921ns (97.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.673 - 4.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.196ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.176ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.113     0.113    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2962, routed)        1.600     1.843    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2_GT
    SLICE_X89Y26         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.919 f  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep/Q
                         net (fo=374, routed)         2.921     4.840    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_txeq_ctrl_chain/phy_phystatus_rst_int
    SLICE_X92Y75         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.099     4.099    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=2962, routed)        1.460     5.673    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_txeq_ctrl_chain/CLK_PCLK2_GT
    SLICE_X92Y75         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.050     5.723    
                         clock uncertainty           -0.046     5.677    
    SLICE_X92Y75         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     5.603    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.603    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.ExpandedPulseIddr/CB
                            (rising edge-triggered cell IDDRE1 clocked by DlyRefClkLcl_ReliableClkPll  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by DlyRefClkLcl_ReliableClkPll  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             DlyRefClkLcl_ReliableClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (DlyRefClkLcl_ReliableClkPll rise@3.333ns - DlyRefClkLcl_ReliableClkPll rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.770ns (30.495%)  route 1.755ns (69.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 5.397 - 3.333 ) 
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.036ns (routing 0.171ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.155ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DlyRefClkLcl_ReliableClkPll rise edge)
                                                      0.000     0.000 r  
    AP15                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.900    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.928 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.554     2.482    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.899     0.583 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     0.830    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/DlyRefClkLcl_ReliableClkPll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.858 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.036     1.894    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/FastTdcClk
    BITSLICE_RX_TX_X0Y23 IDDRE1                                       f  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.ExpandedPulseIddr/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y23 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q2)
                                                      0.669     2.563 r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.ExpandedPulseIddr/Q2
                         net (fo=32, routed)          1.435     3.998    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.ClockCrossing.TdcInvertedDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/fTdcExpandedPulsePreInv2
    SLICE_X39Y70         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.099 r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.ClockCrossing.TdcInvertedDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/ExpandedPulseCapture.fExpandedPulseCount[23]_i_1/O
                         net (fo=25, routed)          0.320     4.419    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.ClockCrossing.TdcInvertedDS_n_36
    SLICE_X40Y65         FDCE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DlyRefClkLcl_ReliableClkPll rise edge)
                                                      3.333     3.333 r  
    AP15                                              0.000     3.333 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     3.333    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     3.647 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.647    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.647 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301     3.948    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.972 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         1.394     5.366    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.319     4.047 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     4.263    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/DlyRefClkLcl_ReliableClkPll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.287 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.110     5.397    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/FastTdcClk
    SLICE_X40Y65         FDCE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseCount_reg[3]/C
                         clock pessimism             -0.080     5.317    
                         clock uncertainty           -0.058     5.259    
    SLICE_X40Y65         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.199    FixedLogicWrapperx/MacallanFixedLogicx/TdcRegistersx/ExpandedPulseCapture.fExpandedPulseCount_reg[3]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by DmaClk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][0]/CLR
                            (recovery check against rising-edge clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@2.000ns - DmaClk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.079ns (9.272%)  route 0.773ns (90.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 3.644 - 2.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.590ns (routing 0.215ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.196ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DmaClk rise edge)     0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.113     0.113    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=41543, routed)       1.590     1.833    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK
    SLICE_X87Y29         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y29         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.912 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=114, routed)         0.773     2.685    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]_0
    SLICE_X86Y10         FDCE                                         f  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.099     2.099    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1966, routed)        1.431     3.644    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X86Y10         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][0]/C
                         clock pessimism              0.008     3.652    
                         clock uncertainty           -0.046     3.606    
    SLICE_X86Y10         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     3.540    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][0]
  -------------------------------------------------------------------
                         required time                          3.540    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 AppletonWindow/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg/C
                            (rising edge-triggered cell FDCE clocked by port0_txusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFromClk2_reg/D
                            (rising edge-triggered cell FDCE clocked by port0_txusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             port0_txusrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.425ns  (MaxDelay Path 2.425ns)
  Data Path Delay:        0.777ns  (logic 0.081ns (10.425%)  route 0.696ns (89.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y190                                     0.000     0.000 r  AppletonWindow/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg/C
    SLICE_X40Y190        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  AppletonWindow/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg/Q
                         net (fo=1, routed)           0.696     0.777    AppletonWindow/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFromClk2_ms
    SLICE_X40Y190        FDCE                                         r  AppletonWindow/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFromClk2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.425     2.425    
    SLICE_X40Y190        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     2.450    AppletonWindow/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFromClk2_reg
  -------------------------------------------------------------------
                         required time                          2.450    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg/C
                            (rising edge-triggered cell FDCE clocked by port1_txusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncOReset/c1ResetFromClk2_reg/D
                            (rising edge-triggered cell FDCE clocked by port1_txusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             port1_txusrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.425ns  (MaxDelay Path 2.425ns)
  Data Path Delay:        0.440ns  (logic 0.081ns (18.409%)  route 0.359ns (81.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y183                                     0.000     0.000 r  AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg/C
    SLICE_X80Y183        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg/Q
                         net (fo=1, routed)           0.359     0.440    AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncOReset/c1ResetFromClk2_ms
    SLICE_X80Y183        FDCE                                         r  AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncOReset/c1ResetFromClk2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.425     2.425    
    SLICE_X80Y183        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     2.450    AppletonWindow/theVI/n_bushold/IO_SocketA_APort1_UserClkCrossing.IO_SocketA_APort1_UserClkFromInterface/BlkOut.SyncOReset/c1ResetFromClk2_reg
  -------------------------------------------------------------------
                         required time                          2.450    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             3.510ns  (arrival time - required time)
  Source:                 FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/bDataShiftReg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by PllClk80_ReliableClkPll  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sSidebandDataOut[1]
                            (output port clocked by SidebandClk  {rise@6.250ns fall@12.500ns period=12.500ns})
  Path Group:             SidebandClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -6.250ns  (SidebandClk rise@6.250ns - PllClk80_ReliableClkPll rise@12.500ns)
  Data Path Delay:        1.574ns  (logic 0.465ns (29.526%)  route 1.109ns (70.474%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 9.979 - 6.250 ) 
    Source Clock Delay      (SCD):    2.407ns = ( 14.907 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.766ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PllClk80_ReliableClkPll rise edge)
                                                     12.500    12.500 r  
    AP15                                              0.000    12.500 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000    12.500    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198    12.698 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    12.698    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.698 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194    12.892    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    12.909 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         0.857    13.766    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.859    12.907 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    13.056    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk80_ReliableClkPll
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.073 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=11778, routed)       1.834    14.907    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/BusClk
    SLICE_X70Y216        FDRE                                         r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/bDataShiftReg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y216        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040    14.947 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/bDataShiftReg_reg[17]/Q
                         net (fo=1, routed)           1.109    16.056    AppletonIoBuffersStage1x/sSidebandDataOutBuf[1]
    AW15                 OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.425    16.481 r  AppletonIoBuffersStage1x/GenSidebandDataOut[1].SidebandDataOutObuf/O
                         net (fo=0)                   0.000    16.481    sSidebandDataOut[1]
    AW15                                                              r  sSidebandDataOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SidebandClk rise edge)
                                                      6.250     6.250 r  
    AP15                                              0.000     6.250 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     6.250    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.384     6.634 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.634    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.634 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     6.869    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.888 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
                         net (fo=155, routed)         0.959     7.847    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PxieClk100Lcl
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.252     6.595 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170     6.765    TimingEnginex/TimingStage1x/ReliableClkPllx/inst/PllClk80_ReliableClkPll
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.784 r  TimingEnginex/TimingStage1x/ReliableClkPllx/inst/clkout2_buf/O
                         net (fo=11778, routed)       2.098     8.882    FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/BusClk
    BITSLICE_RX_TX_X0Y68 OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.301     9.183 r  FixedLogicWrapperx/MacallanFixedLogicx/BoardControlx/AxiStreamCpldSidebandx/SidebandTxx/ODDRE1x/OQ
                         net (fo=1, routed)           0.175     9.358    AppletonIoBuffersStage1x/SidebandClkBuf
    AU15                 OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.621     9.979 r  AppletonIoBuffersStage1x/SidebandClkObuf/O
                         net (fo=0)                   0.000     9.979    SidebandClk
    AU15                                                              r  SidebandClk (OUT)
                         clock pessimism             -0.077     9.901    
                         clock uncertainty            0.069     9.971    
                         output delay                 3.000    12.971    
  -------------------------------------------------------------------
                         required time                        -12.971    
                         arrival time                          16.481    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 AppletonWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx/C
                            (falling edge-triggered cell FDCE clocked by ReliableClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AppletonWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/D
                            (rising edge-triggered cell FDCE clocked by ReliableClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ReliableClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ReliableClk rise@10.000ns - ReliableClk fall@5.000ns)
  Data Path Delay:        0.684ns  (logic 0.081ns (11.842%)  route 0.603ns (88.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 12.212 - 10.000 ) 
    Source Clock Delay      (SCD):    2.696ns = ( 7.696 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.768ns (routing 0.655ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.597ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ReliableClk fall edge)
                                                      5.000     5.000 f  
    AP15                                              0.000     5.000 f  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     5.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     5.564 f  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.564    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.564 f  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.900    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.928 f  TimingEnginex/TimingStage1x/ReliableClkBufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=155, routed)         1.768     7.696    ReliableClk
    SLICE_X86Y181        FDCE                                         r  AppletonWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y181        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     7.777 r  AppletonWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx/Q
                         net (fo=1, routed)           0.603     8.380    AppletonWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_ms
    SLICE_X86Y182        FDCE                                         r  AppletonWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/D
  -------------------------------------------------------------------    -------------------

                         (clock ReliableClk rise edge)
                                                     10.000    10.000 r  
    AP15                                              0.000    10.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000    10.000    TimingEnginex/TimingStage1x/ReliableClkIbuf/I
    AP15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313    10.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.313    TimingEnginex/TimingStage1x/ReliableClkIbuf/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.313 r  TimingEnginex/TimingStage1x/ReliableClkIbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.614    TimingEnginex/TimingStage1x/Osc100ClkIbuf
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.638 r  TimingEnginex/TimingStage1x/ReliableClkBufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=155, routed)         1.574    12.212    ReliableClk
    SLICE_X86Y182        FDCE                                         r  AppletonWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/C
                         clock pessimism              0.458    12.671    
                         clock uncertainty           -0.235    12.435    
    SLICE_X86Y182        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    12.460    AppletonWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.171ns (16.442%)  route 0.869ns (83.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 8.515 - 8.000 ) 
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.002ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y39        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.591     0.591    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X91Y92         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y92         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.672 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.385     1.057    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i_n_13
    SLICE_X91Y92         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     1.147 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_inferred__1/i_/O
                         net (fo=18, routed)          0.484     1.631    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X90Y89         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y39        BUFG_GT                      0.000     8.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.515     8.515    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X90Y89         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.001     8.516    
                         clock uncertainty           -0.046     8.470    
    SLICE_X90Y89         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     8.410    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.229ns (22.363%)  route 0.795ns (77.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.480ns = ( 8.480 - 8.000 ) 
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.567ns (routing 0.002ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.567     0.567    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X99Y11         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y11         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.648 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.350     0.998    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X99Y11         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.146 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_inferred__6/i_/O
                         net (fo=18, routed)          0.445     1.591    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X101Y9         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y15        BUFG_GT                      0.000     8.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.480     8.480    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X101Y9         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.002     8.482    
                         clock uncertainty           -0.046     8.435    
    SLICE_X101Y9         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.375    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieRefClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].gt_drp_arbiter_i/timeout_cntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PcieRefClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PcieRefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PcieRefClk rise@10.000ns - PcieRefClk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.239ns (8.091%)  route 2.715ns (91.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.559ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.504ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieRefClk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  PcieRefClk_p (IN)
                         net (fo=0)                   0.000     0.000    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieRefClk_p
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieRefClkIBufds/ODIV2
                         net (fo=2, routed)           0.114     0.435    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/PcieSysClk
    BUFG_GT_X1Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.565 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=6486, routed)        1.414     1.979    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X104Y81        FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.058 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/Q
                         net (fo=11, routed)          1.826     3.884    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].gt_drp_arbiter_i/rrst_n_r_rep
    SLICE_X94Y2          LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     4.044 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].gt_drp_arbiter_i/timeout_cntr[7]_i_1__11/O
                         net (fo=8, routed)           0.889     4.933    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].gt_drp_arbiter_i/timeout_cntr[7]_i_1__11_n_0
    SLICE_X93Y4          FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].gt_drp_arbiter_i/timeout_cntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieRefClk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y1                                 0.000    10.000 r  PcieRefClk_p (IN)
                         net (fo=0)                   0.000    10.000    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieRefClk_p
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.113    10.113 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieRefClkIBufds/ODIV2
                         net (fo=2, routed)           0.099    10.212    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/PcieSysClk
    BUFG_GT_X1Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.326 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=6486, routed)        1.215    11.541    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].gt_drp_arbiter_i/CLK
    SLICE_X93Y4          FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].gt_drp_arbiter_i/timeout_cntr_reg[0]/C
                         clock pessimism              0.294    11.835    
                         clock uncertainty           -0.035    11.800    
    SLICE_X93Y4          FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.741    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].gt_drp_arbiter_i/timeout_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.231ns (23.814%)  route 0.739ns (76.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.470ns = ( 8.470 - 8.000 ) 
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.579ns (routing 0.002ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y6         BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.579     0.579    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X95Y53         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.660 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     0.865    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X95Y53         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.015 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_inferred__3/i_/O
                         net (fo=18, routed)          0.534     1.549    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X99Y55         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y6         BUFG_GT                      0.000     8.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.470     8.470    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X99Y55         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.007     8.477    
                         clock uncertainty           -0.046     8.431    
    SLICE_X99Y55         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.371    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.333%)  route 0.759ns (76.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 8.493 - 8.000 ) 
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.575ns (routing 0.002ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.575     0.575    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X97Y13         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.654 f  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.214     0.868    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X97Y13         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.020 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_inferred__5/i_/O
                         net (fo=18, routed)          0.545     1.565    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X98Y12         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y23        BUFG_GT                      0.000     8.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     8.493    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y12         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.001     8.494    
                         clock uncertainty           -0.046     8.448    
    SLICE_X98Y12         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     8.387    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.231ns (23.913%)  route 0.735ns (76.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 8.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.571ns (routing 0.002ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.463ns (routing 0.001ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y27        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.571     0.571    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X95Y82         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.652 f  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.249     0.901    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X95Y82         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.051 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_inferred__2/i_/O
                         net (fo=18, routed)          0.486     1.537    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X98Y84         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y27        BUFG_GT                      0.000     8.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.463     8.463    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X98Y84         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.006     8.469    
                         clock uncertainty           -0.046     8.423    
    SLICE_X98Y84         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.362    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -1.537    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             7.036ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.230ns (28.360%)  route 0.581ns (71.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.530ns = ( 8.530 - 8.000 ) 
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.627ns (routing 0.002ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.530ns (routing 0.001ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.627     0.627    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y37         FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.708 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.182     0.890    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y37         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     1.039 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_inferred__4/i_/O
                         net (fo=18, routed)          0.399     1.438    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X83Y36         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y17        BUFG_GT                      0.000     8.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.530     8.530    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X83Y36         FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.052     8.582    
                         clock uncertainty           -0.046     8.535    
    SLICE_X83Y36         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     8.474    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                  7.036    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.317ns (35.183%)  route 0.584ns (64.817%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X97Y104        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y104        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.650 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.533     1.183    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X97Y104        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     1.346 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     1.372    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__0_n_0
    SLICE_X97Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     1.448 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.025     1.473    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__0_n_14
    SLICE_X97Y105        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     8.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X97Y105        FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.049     8.532    
                         clock uncertainty           -0.046     8.485    
    SLICE_X97Y105        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.510    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.285ns (40.426%)  route 0.420ns (59.574%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.464ns = ( 8.464 - 8.000 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.464ns (routing 0.001ns, distribution 0.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y30        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.552     0.552    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X100Y103       FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y103       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.631 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.343     0.974    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X100Y103       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.089 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.115    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_0
    SLICE_X100Y104       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.130 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.156    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_0
    SLICE_X100Y105       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     1.232 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.025     1.257    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X100Y105       FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y30        BUFG_GT                      0.000     8.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.464     8.464    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X100Y105       FDCE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.047     8.511    
                         clock uncertainty           -0.046     8.464    
    SLICE_X100Y105       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.489    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieUspG3x8TandemHardIp_gt_i/inst/gen_gtwizard_gthe4_top.PcieUspG3x8TandemHardIp_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             9.155ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[1].HS_RxPrbsSel_i/HBx/BlkIn.iStoredDatax/GenFlops[2].DFlopx/Gen0.FDCEx/C
                            (rising edge-triggered cell FDCE clocked by PllClk80_ReliableClkPll  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[1].HS_RxPrbsSel_i/HBx/BlkOut.oDataFlopx/GenFlops[2].DFlopx/Gen0.FDCEx/D
                            (rising edge-triggered cell FDCE clocked by port0_rxusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             port0_rxusrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.870ns  (logic 0.080ns (9.195%)  route 0.790ns (90.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y341                                     0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[1].HS_RxPrbsSel_i/HBx/BlkIn.iStoredDatax/GenFlops[2].DFlopx/Gen0.FDCEx/C
    SLICE_X19Y341        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[1].HS_RxPrbsSel_i/HBx/BlkIn.iStoredDatax/GenFlops[2].DFlopx/Gen0.FDCEx/Q
                         net (fo=1, routed)           0.790     0.870    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[1].HS_RxPrbsSel_i/HBx/BlkOut.oDataFlopx/GenFlops[2].DFlopx/cD[0]
    SLICE_X1Y342         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[1].HS_RxPrbsSel_i/HBx/BlkOut.oDataFlopx/GenFlops[2].DFlopx/Gen0.FDCEx/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y342         FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[0].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[1].HS_RxPrbsSel_i/HBx/BlkOut.oDataFlopx/GenFlops[2].DFlopx/Gen0.FDCEx
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  9.155    

Slack (MET) :             9.181ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[2].HS_RxPrbsSel_i/HBx/BlkIn.iStoredDatax/GenFlops[0].DFlopx/Gen0.FDCEx/C
                            (rising edge-triggered cell FDCE clocked by PllClk80_ReliableClkPll  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[2].HS_RxPrbsSel_i/HBx/BlkOut.oDataFlopx/GenFlops[0].DFlopx/Gen0.FDCEx/D
                            (rising edge-triggered cell FDCE clocked by port1_rxusrclk2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             port1_rxusrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.844ns  (logic 0.079ns (9.360%)  route 0.765ns (90.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y377                                     0.000     0.000 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[2].HS_RxPrbsSel_i/HBx/BlkIn.iStoredDatax/GenFlops[0].DFlopx/Gen0.FDCEx/C
    SLICE_X12Y377        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[2].HS_RxPrbsSel_i/HBx/BlkIn.iStoredDatax/GenFlops[0].DFlopx/Gen0.FDCEx/Q
                         net (fo=1, routed)           0.765     0.844    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[2].HS_RxPrbsSel_i/HBx/BlkOut.oDataFlopx/GenFlops[0].DFlopx/cD[0]
    SLICE_X1Y377         FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[2].HS_RxPrbsSel_i/HBx/BlkOut.oDataFlopx/GenFlops[0].DFlopx/Gen0.FDCEx/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y377         FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025    10.025    AppletonWindow/theCLIPs/IO_Socket_CLIP0/AuroraBlock.GenAurora[1].AXI4Lite_GTYE4_Control_Regs4_inst/AXI4Lite_GTYE4_Control_Regs4_inst/GenCrossings[2].HS_RxPrbsSel_i/HBx/BlkOut.oDataFlopx/GenFlops[0].DFlopx/Gen0.FDCEx
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  9.181    

Slack (MET) :             12.101ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/ResetSyncDeassertClk40/DoubleSyncBoolAsyncInx/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSig_msx/Gen1.FDPEx/C
                            (rising edge-triggered cell FDPE clocked by PllClk40_ReliableClkPll  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/ResetSyncDeassertClk40/DoubleSyncBoolAsyncInx/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSigx/Gen1.FDPEx/D
                            (rising edge-triggered cell FDPE clocked by PllClk40_ReliableClkPll  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PllClk40_ReliableClkPll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        0.424ns  (logic 0.081ns (19.104%)  route 0.343ns (80.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122                                     0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/ResetSyncDeassertClk40/DoubleSyncBoolAsyncInx/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSig_msx/Gen1.FDPEx/C
    SLICE_X44Y122        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/ResetSyncDeassertClk40/DoubleSyncBoolAsyncInx/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSig_msx/Gen1.FDPEx/Q
                         net (fo=1, routed)           0.343     0.424    HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/ResetSyncDeassertClk40/DoubleSyncBoolAsyncInx/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSigx/oSig_ms
    SLICE_X44Y122        FDPE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/ResetSyncDeassertClk40/DoubleSyncBoolAsyncInx/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSigx/Gen1.FDPEx/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X44Y122        FDPE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    12.525    HostInterfacex/Inchwormx/InchwormNetlist/AtmelAuthenticationTopx/CryptoTopGluex/ResetSyncDeassertClk40/DoubleSyncBoolAsyncInx/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSigx/Gen1.FDPEx
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                 12.101    

Slack (MET) :             14.072ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.194ns  (logic 0.497ns (22.653%)  route 1.697ns (77.347%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 38.793 - 33.333 ) 
    Source Clock Delay      (SCD):    7.492ns = ( 24.159 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.926ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.408ns (routing 1.544ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.399ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           5.056    21.722    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCE_X0Y242        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.750 f  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=39, routed)          2.408    24.159    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y300        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y300        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076    24.235 f  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.279    24.514    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X64Y298        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148    24.662 f  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.554    25.216    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X64Y252        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157    25.373 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.206    25.579    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X64Y252        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116    25.694 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.658    26.353    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y300        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.314    36.647    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCE_X0Y242        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    36.671 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=39, routed)          2.122    38.793    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y300        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              1.926    40.719    
                         clock uncertainty           -0.235    40.484    
    SLICE_X58Y300        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    40.425    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         40.425    
                         arrival time                         -26.352    
  -------------------------------------------------------------------
                         slack                                 14.072    

Slack (MET) :             14.982ns  (required time - arrival time)
  Source:                 AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.309ns  (logic 0.327ns (24.981%)  route 0.982ns (75.019%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 39.239 - 33.333 ) 
    Source Clock Delay      (SCD):    8.003ns = ( 24.670 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.932ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.905ns (routing 1.861ns, distribution 1.044ns)
  Clock Net Delay (Destination): 2.560ns (routing 1.681ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           5.070    21.736    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    21.764 f  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=234, routed)         2.905    24.670    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X64Y301        FDRE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y301        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    24.749 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.170    24.919    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y299        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    25.068 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.763    25.831    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y229        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    25.930 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.049    25.979    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X64Y229        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.322    36.655    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    36.679 r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=234, routed)         2.560    39.239    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y229        FDCE                                         r  AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              1.932    41.171    
                         clock uncertainty           -0.235    40.936    
    SLICE_X64Y229        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    40.961    AppletonWindow/theCLIPs/IO_Socket_CLIP0/Ni6593FixedLogicx/FamConfigMicroblazex/FamConfigMicroblazeBdx/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.961    
                         arrival time                         -25.979    
  -------------------------------------------------------------------
                         slack                                 14.982    

Slack (MET) :             999.017ns  (required time - arrival time)
  Source:                 HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.132ns (19.048%)  route 0.561ns (80.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 1000.909 - 1000.000 ) 
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.225ns, distribution 0.876ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.203ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          1.101     1.101    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X104Y62        FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y62        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.182 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.142     1.324    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X104Y62        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.375 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.419     1.794    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X104Y53        FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.909  1000.909    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X104Y53        FDRE                                         r  HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism              0.022  1000.931    
                         clock uncertainty           -0.046  1000.885    
    SLICE_X104Y53        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074  1000.811    HostInterfacex/Inchwormx/InchwormNetlist/PcieIpWrapper/PcieIp/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       1000.811    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                999.017    




