Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 19 20:25:19 2025
| Host         : Shri running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_timing_summary_routed.rpt -pb seven_segment_timing_summary_routed.pb -rpx seven_segment_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               42          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2475)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6329)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2475)
---------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2083 register/latch pins with no clock driven by root clock pin: h/clk_20Hz_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: k/clk_1k_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6329)
---------------------------------------------------
 There are 6329 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.160        0.000                      0                   90        0.110        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.160        0.000                      0                   90        0.110        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/clk_1k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.014ns (20.980%)  route 3.819ns (79.020%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          1.772     9.796    k/clk_1k
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.920 r  k/clk_1k_i_1/O
                         net (fo=1, routed)           0.000     9.920    k/clk_1k_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  k/clk_1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    k/clk_1k_reg_0
    SLICE_X46Y20         FDRE                                         r  k/clk_1k_reg/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.077    15.080    k/clk_1k_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.890ns (23.328%)  route 2.925ns (76.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.879     8.902    k/clk_1k
    SLICE_X53Y16         FDRE                                         r  k/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    k/clk_1k_reg_0
    SLICE_X53Y16         FDRE                                         r  k/counter_reg[17]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X53Y16         FDRE (Setup_fdre_C_R)       -0.429    14.596    k/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.890ns (23.328%)  route 2.925ns (76.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.879     8.902    k/clk_1k
    SLICE_X53Y16         FDRE                                         r  k/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    k/clk_1k_reg_0
    SLICE_X53Y16         FDRE                                         r  k/counter_reg[18]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X53Y16         FDRE (Setup_fdre_C_R)       -0.429    14.596    k/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.890ns (23.328%)  route 2.925ns (76.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.879     8.902    k/clk_1k
    SLICE_X53Y16         FDRE                                         r  k/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    k/clk_1k_reg_0
    SLICE_X53Y16         FDRE                                         r  k/counter_reg[19]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X53Y16         FDRE (Setup_fdre_C_R)       -0.429    14.596    k/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.890ns (23.479%)  route 2.901ns (76.521%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.854     8.878    k/clk_1k
    SLICE_X53Y13         FDRE                                         r  k/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.447    14.788    k/clk_1k_reg_0
    SLICE_X53Y13         FDRE                                         r  k/counter_reg[5]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y13         FDRE (Setup_fdre_C_R)       -0.429    14.598    k/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.890ns (23.479%)  route 2.901ns (76.521%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.854     8.878    k/clk_1k
    SLICE_X53Y13         FDRE                                         r  k/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.447    14.788    k/clk_1k_reg_0
    SLICE_X53Y13         FDRE                                         r  k/counter_reg[6]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y13         FDRE (Setup_fdre_C_R)       -0.429    14.598    k/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.890ns (23.479%)  route 2.901ns (76.521%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.854     8.878    k/clk_1k
    SLICE_X53Y13         FDRE                                         r  k/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.447    14.788    k/clk_1k_reg_0
    SLICE_X53Y13         FDRE                                         r  k/counter_reg[7]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y13         FDRE (Setup_fdre_C_R)       -0.429    14.598    k/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.890ns (23.479%)  route 2.901ns (76.521%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.854     8.878    k/clk_1k
    SLICE_X53Y13         FDRE                                         r  k/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.447    14.788    k/clk_1k_reg_0
    SLICE_X53Y13         FDRE                                         r  k/counter_reg[8]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y13         FDRE (Setup_fdre_C_R)       -0.429    14.598    k/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.206%)  route 2.787ns (75.794%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.740     8.764    k/clk_1k
    SLICE_X53Y15         FDRE                                         r  k/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.446    14.787    k/clk_1k_reg_0
    SLICE_X53Y15         FDRE                                         r  k/counter_reg[13]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X53Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    k/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.206%)  route 2.787ns (75.794%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    k/clk_1k_reg_0
    SLICE_X52Y14         FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.958     6.563    k/counter[0]
    SLICE_X52Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.286     6.974    k/counter[19]_i_4_n_0
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.098 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.802     7.900    k/counter[19]_i_3_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.740     8.764    k/clk_1k
    SLICE_X53Y15         FDRE                                         r  k/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.446    14.787    k/clk_1k_reg_0
    SLICE_X53Y15         FDRE                                         r  k/counter_reg[14]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X53Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    k/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 h/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/clk_20Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.254ns (53.882%)  route 0.217ns (46.118%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    h/CLK
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  h/counter_reg[19]/Q
                         net (fo=2, routed)           0.063     1.673    h/counter_reg_n_0_[19]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.718 r  h/counter[23]_i_5/O
                         net (fo=2, routed)           0.154     1.872    h/counter[23]_i_5_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.917 r  h/clk_20Hz_i_1/O
                         net (fo=1, routed)           0.000     1.917    h/clk_20Hz_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  h/clk_20Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.960    h/CLK
    SLICE_X39Y48         FDRE                                         r  h/clk_20Hz_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     1.807    h/clk_20Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X38Y48         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[11]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.893    h/counter0_carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    h/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  h/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.986    h/counter0_carry__3_n_7
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X38Y48         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[11]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.893    h/counter0_carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    h/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  h/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.999    h/counter0_carry__3_n_5
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X38Y48         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[11]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.893    h/counter0_carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    h/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  h/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.022    h/counter0_carry__3_n_6
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X38Y48         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[11]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.893    h/counter0_carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    h/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.024 r  h/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.024    h/counter0_carry__3_n_4
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X38Y50         FDRE                                         r  h/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X38Y48         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[11]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.893    h/counter0_carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    h/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  h/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.973    h/counter0_carry__3_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.026 r  h/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.026    h/counter0_carry__4_n_7
    SLICE_X38Y51         FDRE                                         r  h/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X38Y51         FDRE                                         r  h/counter_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X38Y48         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[11]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.893    h/counter0_carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    h/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  h/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.973    h/counter0_carry__3_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.039 r  h/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.039    h/counter0_carry__4_n_5
    SLICE_X38Y51         FDRE                                         r  h/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X38Y51         FDRE                                         r  h/counter_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.489ns (79.489%)  route 0.126ns (20.511%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X38Y48         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[11]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.893    h/counter0_carry__1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    h/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  h/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.973    h/counter0_carry__3_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.062 r  h/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.062    h/counter0_carry__4_n_6
    SLICE_X38Y51         FDRE                                         r  h/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X38Y51         FDRE                                         r  h/counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 k/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    k/clk_1k_reg_0
    SLICE_X53Y14         FDRE                                         r  k/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  k/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    k/counter[12]
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  k/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    k/counter0_carry__1_n_4
    SLICE_X53Y14         FDRE                                         r  k/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    k/clk_1k_reg_0
    SLICE_X53Y14         FDRE                                         r  k/counter_reg[12]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    k/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    k/clk_1k_reg_0
    SLICE_X53Y15         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  k/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.704    k/counter[16]
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  k/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.812    k/counter0_carry__2_n_4
    SLICE_X53Y15         FDRE                                         r  k/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    k/clk_1k_reg_0
    SLICE_X53Y15         FDRE                                         r  k/counter_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    k/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   h/clk_20Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   h/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   h/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   h/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   h/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   h/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   h/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   h/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   h/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   h/clk_20Hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   h/clk_20Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   h/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   h/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   h/clk_20Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   h/clk_20Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   h/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   h/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   h/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6356 Endpoints
Min Delay          6356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/ctrl_unit/PC_mux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            l/mem/rd_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.699ns  (logic 1.531ns (12.056%)  route 11.168ns (87.944%))
  Logic Levels:           7  (LDPE=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_mux_reg[0]/G
    SLICE_X33Y26         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  l/ctrl_unit/PC_mux_reg[0]/Q
                         net (fo=22, routed)          1.687     2.246    l/ctrl_unit/ins_store_reg[0]_0[0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.150     2.396 r  l/ctrl_unit/rd_data[4]_i_15/O
                         net (fo=114, routed)         6.332     8.728    l/mem/rd_data[5]_i_28_1
    SLICE_X49Y10         LUT6 (Prop_lut6_I4_O)        0.326     9.054 r  l/mem/rd_data[0]_i_41/O
                         net (fo=1, routed)           0.877     9.931    l/mem/rd_data[0]_i_41_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.055 r  l/mem/rd_data[0]_i_21/O
                         net (fo=1, routed)           0.921    10.975    l/mem/rd_data[0]_i_21_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.099 r  l/mem/rd_data[0]_i_13/O
                         net (fo=1, routed)           0.858    11.957    l/mem/rd_data[0]_i_13_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.081 r  l/mem/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.493    12.575    l/ctrl_unit/rd_data_reg[0]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.699 r  l/ctrl_unit/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.699    l/mem/rd_data_reg[7]_17[0]
    SLICE_X47Y23         FDCE                                         r  l/mem/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/mem/data_mem_reg[47][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.696ns  (logic 1.451ns (11.431%)  route 11.245ns (88.569%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2127, routed)       11.245    12.696    l/mem/reset_IBUF
    SLICE_X52Y13         FDCE                                         f  l/mem/data_mem_reg[47][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/PC_mux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            l/mem/rd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.646ns  (logic 1.531ns (12.107%)  route 11.115ns (87.893%))
  Logic Levels:           7  (LDPE=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_mux_reg[0]/G
    SLICE_X33Y26         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  l/ctrl_unit/PC_mux_reg[0]/Q
                         net (fo=22, routed)          1.687     2.246    l/ctrl_unit/ins_store_reg[0]_0[0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.150     2.396 r  l/ctrl_unit/rd_data[4]_i_15/O
                         net (fo=114, routed)         6.125     8.522    l/mem/rd_data[5]_i_28_1
    SLICE_X50Y12         LUT6 (Prop_lut6_I4_O)        0.326     8.848 r  l/mem/rd_data[4]_i_42/O
                         net (fo=1, routed)           0.951     9.798    l/mem/rd_data[4]_i_42_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.922 r  l/mem/rd_data[4]_i_24/O
                         net (fo=1, routed)           0.861    10.783    l/mem/rd_data[4]_i_24_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.907 r  l/mem/rd_data[4]_i_14/O
                         net (fo=1, routed)           0.512    11.420    l/mem/rd_data[4]_i_14_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  l/mem/rd_data[4]_i_4/O
                         net (fo=1, routed)           0.640    12.184    l/ctrl_unit/rd_data_reg[4]_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.308 r  l/ctrl_unit/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.338    12.646    l/mem/rd_data_reg[7]_17[4]
    SLICE_X43Y24         FDCE                                         r  l/mem/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/mem/data_mem_reg[33][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 1.451ns (11.549%)  route 11.114ns (88.451%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2127, routed)       11.114    12.566    l/mem/reset_IBUF
    SLICE_X48Y8          FDCE                                         f  l/mem/data_mem_reg[33][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/mem/data_mem_reg[33][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 1.451ns (11.549%)  route 11.114ns (88.451%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2127, routed)       11.114    12.566    l/mem/reset_IBUF
    SLICE_X48Y8          FDCE                                         f  l/mem/data_mem_reg[33][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/mem/data_mem_reg[33][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 1.451ns (11.549%)  route 11.114ns (88.451%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2127, routed)       11.114    12.566    l/mem/reset_IBUF
    SLICE_X48Y8          FDCE                                         f  l/mem/data_mem_reg[33][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/mem/data_mem_reg[33][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 1.451ns (11.549%)  route 11.114ns (88.451%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2127, routed)       11.114    12.566    l/mem/reset_IBUF
    SLICE_X48Y8          FDCE                                         f  l/mem/data_mem_reg[33][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/mem/data_mem_reg[33][7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 1.451ns (11.549%)  route 11.114ns (88.451%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2127, routed)       11.114    12.566    l/mem/reset_IBUF
    SLICE_X48Y8          FDCE                                         f  l/mem/data_mem_reg[33][7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/mem/data_mem_reg[34][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 1.451ns (11.553%)  route 11.110ns (88.447%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2127, routed)       11.110    12.561    l/mem/reset_IBUF
    SLICE_X49Y8          FDCE                                         f  l/mem/data_mem_reg[34][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/mem/data_mem_reg[34][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 1.451ns (11.553%)  route 11.110ns (88.447%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2127, routed)       11.110    12.561    l/mem/reset_IBUF
    SLICE_X49Y8          FDCE                                         f  l/mem/data_mem_reg[34][3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/mem/data_mem_reg[2][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.593%)  route 0.106ns (36.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE                         0.000     0.000 r  l/mem/data_mem_reg[2][7]/C
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l/mem/data_mem_reg[2][7]/Q
                         net (fo=2, routed)           0.106     0.247    l/mem/w[7]
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.292 r  l/mem/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.292    l_n_0
    SLICE_X42Y24         FDRE                                         r  digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         LDPE                         0.000     0.000 r  l/ctrl_unit/ns_reg[0]/G
    SLICE_X31Y27         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ns_reg[0]/Q
                         net (fo=1, routed)           0.153     0.311    l/ctrl_unit/ns[0]
    SLICE_X33Y27         FDRE                                         r  l/ctrl_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/mem/data_mem_reg[2][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.940%)  route 0.130ns (41.060%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDCE                         0.000     0.000 r  l/mem/data_mem_reg[2][4]/C
    SLICE_X44Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l/mem/data_mem_reg[2][4]/Q
                         net (fo=2, routed)           0.130     0.271    l/mem/w[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.316 r  l/mem/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    l_n_3
    SLICE_X42Y24         FDRE                                         r  digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.158ns (47.229%)  route 0.177ns (52.771%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         LDPE                         0.000     0.000 r  l/ctrl_unit/ns_reg[1]/G
    SLICE_X31Y27         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ns_reg[1]/Q
                         net (fo=1, routed)           0.177     0.335    l/ctrl_unit/ns[1]
    SLICE_X33Y27         FDRE                                         r  l/ctrl_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/mem/rd_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l/ctrl_unit/ins_store_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.128ns (37.786%)  route 0.211ns (62.214%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  l/mem/rd_data_reg[6]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  l/mem/rd_data_reg[6]/Q
                         net (fo=135, routed)         0.211     0.339    l/ctrl_unit/ins_store_reg[7]_0[6]
    SLICE_X34Y25         FDRE                                         r  l/ctrl_unit/ins_store_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/alu/alu_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            l/accu/accu_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.224ns (65.236%)  route 0.119ns (34.764%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         LDCE                         0.000     0.000 r  l/alu/alu_out_reg[1]/G
    SLICE_X40Y26         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  l/alu/alu_out_reg[1]/Q
                         net (fo=1, routed)           0.119     0.343    l/accu/accu_out_reg[7]_7[1]
    SLICE_X39Y26         FDCE                                         r  l/accu/accu_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/alu/alu_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            l/accu/accu_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.244ns (70.724%)  route 0.101ns (29.276%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         LDCE                         0.000     0.000 r  l/alu/alu_out_reg[2]/G
    SLICE_X38Y27         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  l/alu/alu_out_reg[2]/Q
                         net (fo=1, routed)           0.101     0.345    l/accu/accu_out_reg[7]_7[2]
    SLICE_X37Y27         FDCE                                         r  l/accu/accu_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/alu/alu_out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            l/accu/accu_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.244ns (70.724%)  route 0.101ns (29.276%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         LDCE                         0.000     0.000 r  l/alu/alu_out_reg[7]/G
    SLICE_X38Y27         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  l/alu/alu_out_reg[7]/Q
                         net (fo=1, routed)           0.101     0.345    l/accu/accu_out_reg[7]_7[7]
    SLICE_X37Y27         FDCE                                         r  l/accu/accu_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.158ns (45.072%)  route 0.193ns (54.928%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X32Y27         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=8, routed)           0.193     0.351    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X34Y25         FDRE                                         r  l/ctrl_unit/ins_store_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.158ns (44.603%)  route 0.196ns (55.397%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X32Y27         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=8, routed)           0.196     0.354    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X34Y26         FDRE                                         r  l/ctrl_unit/ins_store_reg[0]/CE
  -------------------------------------------------------------------    -------------------





