###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         7599   # Number of WRITE/WRITEP commands
num_reads_done                 =       288318   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       239627   # Number of read row buffer hits
num_read_cmds                  =       288323   # Number of READ/READP commands
num_writes_done                =         7607   # Number of read requests issued
num_write_row_hits             =         5760   # Number of write row buffer hits
num_act_cmds                   =        50614   # Number of ACT commands
num_pre_cmds                   =        50584   # Number of PRE commands
num_ondemand_pres              =        31853   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8944619   # Cyles of rank active rank.0
rank_active_cycles.1           =      8438367   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1055381   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1561633   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       267598   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1329   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          460   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          670   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1410   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2569   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6406   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          777   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           35   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           31   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14656   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           35   # Write cmd latency (cycles)
write_latency[60-79]           =           84   # Write cmd latency (cycles)
write_latency[80-99]           =          125   # Write cmd latency (cycles)
write_latency[100-119]         =          170   # Write cmd latency (cycles)
write_latency[120-139]         =          210   # Write cmd latency (cycles)
write_latency[140-159]         =          236   # Write cmd latency (cycles)
write_latency[160-179]         =          318   # Write cmd latency (cycles)
write_latency[180-199]         =          261   # Write cmd latency (cycles)
write_latency[200-]            =         6150   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       156346   # Read request latency (cycles)
read_latency[40-59]            =        47430   # Read request latency (cycles)
read_latency[60-79]            =        33652   # Read request latency (cycles)
read_latency[80-99]            =         8479   # Read request latency (cycles)
read_latency[100-119]          =         7244   # Read request latency (cycles)
read_latency[120-139]          =         5922   # Read request latency (cycles)
read_latency[140-159]          =         2738   # Read request latency (cycles)
read_latency[160-179]          =         2249   # Read request latency (cycles)
read_latency[180-199]          =         1933   # Read request latency (cycles)
read_latency[200-]             =        22324   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.79342e+07   # Write energy
read_energy                    =  1.16252e+09   # Read energy
act_energy                     =   1.3848e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.06583e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.49584e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.58144e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.26554e+09   # Active standby energy rank.1
average_read_latency           =      76.6051   # Average read request latency (cycles)
average_interarrival           =      33.7902   # Average request interarrival latency (cycles)
total_energy                   =  1.41467e+10   # Total energy (pJ)
average_power                  =      1414.67   # Average power (mW)
average_bandwidth              =      2.52523   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        12176   # Number of WRITE/WRITEP commands
num_reads_done                 =       294852   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       244690   # Number of read row buffer hits
num_read_cmds                  =       294858   # Number of READ/READP commands
num_writes_done                =        12186   # Number of read requests issued
num_write_row_hits             =         6981   # Number of write row buffer hits
num_act_cmds                   =        55477   # Number of ACT commands
num_pre_cmds                   =        55448   # Number of PRE commands
num_ondemand_pres              =        36830   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8673093   # Cyles of rank active rank.0
rank_active_cycles.1           =      8607845   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1326907   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1392155   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       278978   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1234   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          439   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          646   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1403   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2533   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6411   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          794   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           30   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           23   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14572   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           43   # Write cmd latency (cycles)
write_latency[80-99]           =          140   # Write cmd latency (cycles)
write_latency[100-119]         =          203   # Write cmd latency (cycles)
write_latency[120-139]         =          280   # Write cmd latency (cycles)
write_latency[140-159]         =          355   # Write cmd latency (cycles)
write_latency[160-179]         =          445   # Write cmd latency (cycles)
write_latency[180-199]         =          526   # Write cmd latency (cycles)
write_latency[200-]            =        10158   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       155516   # Read request latency (cycles)
read_latency[40-59]            =        48585   # Read request latency (cycles)
read_latency[60-79]            =        35471   # Read request latency (cycles)
read_latency[80-99]            =         8807   # Read request latency (cycles)
read_latency[100-119]          =         7335   # Read request latency (cycles)
read_latency[120-139]          =         5510   # Read request latency (cycles)
read_latency[140-159]          =         2958   # Read request latency (cycles)
read_latency[160-179]          =         2260   # Read request latency (cycles)
read_latency[180-199]          =         2005   # Read request latency (cycles)
read_latency[200-]             =        26405   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.07826e+07   # Write energy
read_energy                    =  1.18887e+09   # Read energy
act_energy                     =  1.51785e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.36915e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.68234e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.41201e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.3713e+09   # Active standby energy rank.1
average_read_latency           =      83.3213   # Average read request latency (cycles)
average_interarrival           =      32.5663   # Average request interarrival latency (cycles)
total_energy                   =  1.41945e+10   # Total energy (pJ)
average_power                  =      1419.45   # Average power (mW)
average_bandwidth              =      2.62006   # Average bandwidth
