# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../steel_core.v" \
"../../../../../tests/branch_unit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
