#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0037B558 .scope module, "teste" "teste" 2 10;
 .timescale 0 0;
L_005B8920 .functor AND 1, v005F1920_0, L_005F1AD8, C4<1>, C4<1>;
L_005B8A70 .functor AND 1, v005F1920_0, L_005F1B88, C4<1>, C4<1>;
L_005B8B88 .functor AND 1, v005F1920_0, L_005F1C68, C4<1>, C4<1>;
L_005B8A38 .functor AND 1, v005F1920_0, L_005F1D18, C4<1>, C4<1>;
L_005B8B50 .functor AND 1, v005F1920_0, L_005F1DC8, C4<1>, C4<1>;
v005F14A8_0 .net *"_s1", 0 0, L_005B8920; 1 drivers
v005F1500_0 .net *"_s11", 0 0, L_005B8B88; 1 drivers
v005F1558_0 .net *"_s14", 0 0, L_005F1C68; 1 drivers
v005F15B0_0 .net *"_s16", 0 0, L_005B8A38; 1 drivers
v005F1608_0 .net *"_s19", 0 0, L_005F1D18; 1 drivers
v005F1660_0 .net *"_s21", 0 0, L_005B8B50; 1 drivers
v005F16B8_0 .net *"_s24", 0 0, L_005F1DC8; 1 drivers
v005F1710_0 .net *"_s4", 0 0, L_005F1AD8; 1 drivers
v005F1768_0 .net *"_s6", 0 0, L_005B8A70; 1 drivers
v005F17C0_0 .net *"_s9", 0 0, L_005F1B88; 1 drivers
v005F1818_0 .net "clock", 0 0, v005F1450_0; 1 drivers
v005F1870_0 .var "clr", 0 0;
v005F18C8_0 .var "data", 4 0;
v005F1920_0 .var "ld", 0 0;
RS_005CC31C/0/0 .resolv tri, L_005F1A80, L_005F1B30, L_005F1C10, L_005F1CC0;
RS_005CC31C/0/4 .resolv tri, L_005F1D70, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CC31C .resolv tri, RS_005CC31C/0/0, RS_005CC31C/0/4, C4<zzzzz>, C4<zzzzz>;
v005F1978_0 .net8 "preset", 4 0, RS_005CC31C; 5 drivers
RS_005CC334/0/0 .resolv tri, L_005F1E20, L_005F1F80, L_005F20E0, L_005F2240;
RS_005CC334/0/4 .resolv tri, L_005F23A0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CC334 .resolv tri, RS_005CC334/0/0, RS_005CC334/0/4, C4<zzzzz>, C4<zzzzz>;
v005F19D0_0 .net8 "s", 4 0, RS_005CC334; 5 drivers
RS_005CC34C/0/0 .resolv tri, L_005F1E78, L_005F1FD8, L_005F2138, L_005F2298;
RS_005CC34C/0/4 .resolv tri, L_005F23F8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CC34C .resolv tri, RS_005CC34C/0/0, RS_005CC34C/0/4, C4<zzzzz>, C4<zzzzz>;
v005F1A28_0 .net8 "snot", 4 0, RS_005CC34C; 5 drivers
L_005F1A80 .part/pv L_005B8920, 0, 1, 5;
L_005F1AD8 .part v005F18C8_0, 0, 1;
L_005F1B30 .part/pv L_005B8A70, 1, 1, 5;
L_005F1B88 .part v005F18C8_0, 1, 1;
L_005F1C10 .part/pv L_005B8B88, 2, 1, 5;
L_005F1C68 .part v005F18C8_0, 2, 1;
L_005F1CC0 .part/pv L_005B8A38, 3, 1, 5;
L_005F1D18 .part v005F18C8_0, 3, 1;
L_005F1D70 .part/pv L_005B8B50, 4, 1, 5;
L_005F1DC8 .part v005F18C8_0, 4, 1;
L_005F1E20 .part/pv v005F13A0_0, 0, 1, 5;
L_005F1E78 .part/pv v005F13F8_0, 0, 1, 5;
L_005F1ED0 .part RS_005CC334, 1, 1;
L_005F1F28 .part RS_005CC31C, 0, 1;
L_005F1F80 .part/pv v005F1190_0, 1, 1, 5;
L_005F1FD8 .part/pv v005F11E8_0, 1, 1, 5;
L_005F2030 .part RS_005CC334, 2, 1;
L_005F2088 .part RS_005CC31C, 1, 1;
L_005F20E0 .part/pv v005F0F80_0, 2, 1, 5;
L_005F2138 .part/pv v005F0FD8_0, 2, 1, 5;
L_005F2190 .part RS_005CC334, 3, 1;
L_005F21E8 .part RS_005CC31C, 2, 1;
L_005F2240 .part/pv v005F0D70_0, 3, 1, 5;
L_005F2298 .part/pv v005F0DC8_0, 3, 1, 5;
L_005F22F0 .part RS_005CC334, 4, 1;
L_005F2348 .part RS_005CC31C, 3, 1;
L_005F23A0 .part/pv v0037D658_0, 4, 1, 5;
L_005F23F8 .part/pv v0037D7F8_0, 4, 1, 5;
L_005F2450 .part RS_005CC31C, 4, 1;
S_0037B228 .scope module, "clk" "clock" 2 12, 3 1, S_0037B558;
 .timescale 0 0;
v005F1450_0 .var "clk", 0 0;
S_0037B2B0 .scope module, "d1" "dff" 2 24, 4 1, S_0037B558;
 .timescale 0 0;
v005F1240_0 .alias "clk", 0 0, v005F1818_0;
v005F1298_0 .net "clr", 0 0, v005F1870_0; 1 drivers
v005F12F0_0 .net "d", 0 0, L_005F1ED0; 1 drivers
v005F1348_0 .net "preset", 0 0, L_005F1F28; 1 drivers
v005F13A0_0 .var "q", 0 0;
v005F13F8_0 .var "qnot", 0 0;
S_0037B338 .scope module, "d2" "dff" 2 25, 4 1, S_0037B558;
 .timescale 0 0;
v005F1030_0 .alias "clk", 0 0, v005F1818_0;
v005F1088_0 .alias "clr", 0 0, v005F1298_0;
v005F10E0_0 .net "d", 0 0, L_005F2030; 1 drivers
v005F1138_0 .net "preset", 0 0, L_005F2088; 1 drivers
v005F1190_0 .var "q", 0 0;
v005F11E8_0 .var "qnot", 0 0;
S_0037B3C0 .scope module, "d3" "dff" 2 26, 4 1, S_0037B558;
 .timescale 0 0;
v005F0E20_0 .alias "clk", 0 0, v005F1818_0;
v005F0E78_0 .alias "clr", 0 0, v005F1298_0;
v005F0ED0_0 .net "d", 0 0, L_005F2190; 1 drivers
v005F0F28_0 .net "preset", 0 0, L_005F21E8; 1 drivers
v005F0F80_0 .var "q", 0 0;
v005F0FD8_0 .var "qnot", 0 0;
S_0037B448 .scope module, "d4" "dff" 2 27, 4 1, S_0037B558;
 .timescale 0 0;
v005F0C10_0 .alias "clk", 0 0, v005F1818_0;
v005F0C68_0 .alias "clr", 0 0, v005F1298_0;
v005F0CC0_0 .net "d", 0 0, L_005F22F0; 1 drivers
v005F0D18_0 .net "preset", 0 0, L_005F2348; 1 drivers
v005F0D70_0 .var "q", 0 0;
v005F0DC8_0 .var "qnot", 0 0;
S_0037B4D0 .scope module, "d5" "dff" 2 28, 4 1, S_0037B558;
 .timescale 0 0;
v005CBCD8_0 .alias "clk", 0 0, v005F1818_0;
v005CBEF0_0 .alias "clr", 0 0, v005F1298_0;
v0037D5A8_0 .net "d", 0 0, C4<0>; 1 drivers
v0037D600_0 .net "preset", 0 0, L_005F2450; 1 drivers
v0037D658_0 .var "q", 0 0;
v0037D7F8_0 .var "qnot", 0 0;
E_005CAC80 .event posedge, v005CBCD8_0;
    .scope S_0037B228;
T_0 ;
    %set/v v005F1450_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0037B228;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005F1450_0, 1;
    %inv 8, 1;
    %set/v v005F1450_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0037B2B0;
T_2 ;
    %wait E_005CAC80;
    %load/v 8, v005F1298_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v005F13A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F13F8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005F1348_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v005F13A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F13F8_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005F12F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F13A0_0, 0, 8;
    %load/v 8, v005F12F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F13F8_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0037B338;
T_3 ;
    %wait E_005CAC80;
    %load/v 8, v005F1088_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F11E8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005F1138_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1190_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F11E8_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005F10E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1190_0, 0, 8;
    %load/v 8, v005F10E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F11E8_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0037B3C0;
T_4 ;
    %wait E_005CAC80;
    %load/v 8, v005F0E78_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0F80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0FD8_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005F0F28_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0F80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0FD8_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005F0ED0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0F80_0, 0, 8;
    %load/v 8, v005F0ED0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0FD8_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0037B448;
T_5 ;
    %wait E_005CAC80;
    %load/v 8, v005F0C68_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_5.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0D70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0DC8_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005F0D18_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_5.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0D70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0DC8_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005F0CC0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0D70_0, 0, 8;
    %load/v 8, v005F0CC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0DC8_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0037B4D0;
T_6 ;
    %wait E_005CAC80;
    %load/v 8, v005CBEF0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0037D658_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0037D7F8_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0037D600_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0037D658_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0037D7F8_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0037D5A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0037D658_0, 0, 8;
    %load/v 8, v0037D5A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0037D7F8_0, 0, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0037B558;
T_7 ;
    %vpi_call 2 32 "$dumpfile", "Exercicio05.vcd";
    %vpi_call 2 33 "$dumpvars";
    %set/v v005F1870_0, 1, 1;
    %set/v v005F1920_0, 0, 1;
    %movi 8, 25, 5;
    %set/v v005F18C8_0, 8, 5;
    %delay 13, 0;
    %set/v v005F1870_0, 0, 1;
    %delay 10, 0;
    %set/v v005F1920_0, 1, 1;
    %delay 14, 0;
    %vpi_call 2 38 "$monitor", "%b,--> %b", v005F18C8_0, &PV<v005F19D0_0, 0, 1>;
    %delay 1, 0;
    %set/v v005F1920_0, 0, 1;
    %delay 896, 0;
    %vpi_call 2 41 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio05.v";
    "./Clock.v";
    "./FlipFlopD.v";
