module top_level_unit(input logic [7:0] S, input logic 
							Clk,Reset,Run,ClearA_LoadB, 
							output logic [6:0] AhexU, AhexL, BhexU, BhexL
							output logic [7:0] Aval, Bval
							output logic X);