// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_0_V_address0,
        conv_out_0_V_ce0,
        conv_out_0_V_q0,
        conv_out_0_V_address1,
        conv_out_0_V_ce1,
        conv_out_0_V_q1,
        conv_out_1_V_address0,
        conv_out_1_V_ce0,
        conv_out_1_V_q0,
        conv_out_1_V_address1,
        conv_out_1_V_ce1,
        conv_out_1_V_q1,
        conv_out_2_V_address0,
        conv_out_2_V_ce0,
        conv_out_2_V_q0,
        conv_out_2_V_address1,
        conv_out_2_V_ce1,
        conv_out_2_V_q1,
        conv_out_3_V_address0,
        conv_out_3_V_ce0,
        conv_out_3_V_q0,
        conv_out_3_V_address1,
        conv_out_3_V_ce1,
        conv_out_3_V_q1,
        conv_out_4_V_address0,
        conv_out_4_V_ce0,
        conv_out_4_V_q0,
        conv_out_4_V_address1,
        conv_out_4_V_ce1,
        conv_out_4_V_q1,
        conv_out_5_V_address0,
        conv_out_5_V_ce0,
        conv_out_5_V_q0,
        conv_out_5_V_address1,
        conv_out_5_V_ce1,
        conv_out_5_V_q1,
        conv_out_6_V_address0,
        conv_out_6_V_ce0,
        conv_out_6_V_q0,
        conv_out_6_V_address1,
        conv_out_6_V_ce1,
        conv_out_6_V_q1,
        conv_out_7_V_address0,
        conv_out_7_V_ce0,
        conv_out_7_V_q0,
        conv_out_7_V_address1,
        conv_out_7_V_ce1,
        conv_out_7_V_q1,
        conv_out_8_V_address0,
        conv_out_8_V_ce0,
        conv_out_8_V_q0,
        conv_out_8_V_address1,
        conv_out_8_V_ce1,
        conv_out_8_V_q1,
        conv_out_9_V_address0,
        conv_out_9_V_ce0,
        conv_out_9_V_q0,
        conv_out_9_V_address1,
        conv_out_9_V_ce1,
        conv_out_9_V_q1,
        conv_out_10_V_address0,
        conv_out_10_V_ce0,
        conv_out_10_V_q0,
        conv_out_10_V_address1,
        conv_out_10_V_ce1,
        conv_out_10_V_q1,
        conv_out_11_V_address0,
        conv_out_11_V_ce0,
        conv_out_11_V_q0,
        conv_out_11_V_address1,
        conv_out_11_V_ce1,
        conv_out_11_V_q1,
        conv_out_12_V_address0,
        conv_out_12_V_ce0,
        conv_out_12_V_q0,
        conv_out_12_V_address1,
        conv_out_12_V_ce1,
        conv_out_12_V_q1,
        conv_out_13_V_address0,
        conv_out_13_V_ce0,
        conv_out_13_V_q0,
        conv_out_13_V_address1,
        conv_out_13_V_ce1,
        conv_out_13_V_q1,
        conv_out_14_V_address0,
        conv_out_14_V_ce0,
        conv_out_14_V_q0,
        conv_out_14_V_address1,
        conv_out_14_V_ce1,
        conv_out_14_V_q1,
        conv_out_15_V_address0,
        conv_out_15_V_ce0,
        conv_out_15_V_q0,
        conv_out_15_V_address1,
        conv_out_15_V_ce1,
        conv_out_15_V_q1,
        conv_out_16_V_address0,
        conv_out_16_V_ce0,
        conv_out_16_V_q0,
        conv_out_16_V_address1,
        conv_out_16_V_ce1,
        conv_out_16_V_q1,
        conv_out_17_V_address0,
        conv_out_17_V_ce0,
        conv_out_17_V_q0,
        conv_out_17_V_address1,
        conv_out_17_V_ce1,
        conv_out_17_V_q1,
        conv_out_18_V_address0,
        conv_out_18_V_ce0,
        conv_out_18_V_q0,
        conv_out_18_V_address1,
        conv_out_18_V_ce1,
        conv_out_18_V_q1,
        conv_out_19_V_address0,
        conv_out_19_V_ce0,
        conv_out_19_V_q0,
        conv_out_19_V_address1,
        conv_out_19_V_ce1,
        conv_out_19_V_q1,
        conv_out_20_V_address0,
        conv_out_20_V_ce0,
        conv_out_20_V_q0,
        conv_out_20_V_address1,
        conv_out_20_V_ce1,
        conv_out_20_V_q1,
        conv_out_21_V_address0,
        conv_out_21_V_ce0,
        conv_out_21_V_q0,
        conv_out_21_V_address1,
        conv_out_21_V_ce1,
        conv_out_21_V_q1,
        conv_out_22_V_address0,
        conv_out_22_V_ce0,
        conv_out_22_V_q0,
        conv_out_22_V_address1,
        conv_out_22_V_ce1,
        conv_out_22_V_q1,
        conv_out_23_V_address0,
        conv_out_23_V_ce0,
        conv_out_23_V_q0,
        conv_out_23_V_address1,
        conv_out_23_V_ce1,
        conv_out_23_V_q1,
        conv_out_24_V_address0,
        conv_out_24_V_ce0,
        conv_out_24_V_q0,
        conv_out_24_V_address1,
        conv_out_24_V_ce1,
        conv_out_24_V_q1,
        conv_out_25_V_address0,
        conv_out_25_V_ce0,
        conv_out_25_V_q0,
        conv_out_25_V_address1,
        conv_out_25_V_ce1,
        conv_out_25_V_q1,
        max_pool_out_0_V_address0,
        max_pool_out_0_V_ce0,
        max_pool_out_0_V_we0,
        max_pool_out_0_V_d0,
        max_pool_out_1_V_address0,
        max_pool_out_1_V_ce0,
        max_pool_out_1_V_we0,
        max_pool_out_1_V_d0,
        max_pool_out_2_V_address0,
        max_pool_out_2_V_ce0,
        max_pool_out_2_V_we0,
        max_pool_out_2_V_d0,
        max_pool_out_3_V_address0,
        max_pool_out_3_V_ce0,
        max_pool_out_3_V_we0,
        max_pool_out_3_V_d0,
        max_pool_out_4_V_address0,
        max_pool_out_4_V_ce0,
        max_pool_out_4_V_we0,
        max_pool_out_4_V_d0,
        max_pool_out_5_V_address0,
        max_pool_out_5_V_ce0,
        max_pool_out_5_V_we0,
        max_pool_out_5_V_d0,
        max_pool_out_6_V_address0,
        max_pool_out_6_V_ce0,
        max_pool_out_6_V_we0,
        max_pool_out_6_V_d0,
        max_pool_out_7_V_address0,
        max_pool_out_7_V_ce0,
        max_pool_out_7_V_we0,
        max_pool_out_7_V_d0,
        max_pool_out_8_V_address0,
        max_pool_out_8_V_ce0,
        max_pool_out_8_V_we0,
        max_pool_out_8_V_d0,
        max_pool_out_9_V_address0,
        max_pool_out_9_V_ce0,
        max_pool_out_9_V_we0,
        max_pool_out_9_V_d0,
        max_pool_out_10_V_address0,
        max_pool_out_10_V_ce0,
        max_pool_out_10_V_we0,
        max_pool_out_10_V_d0,
        max_pool_out_11_V_address0,
        max_pool_out_11_V_ce0,
        max_pool_out_11_V_we0,
        max_pool_out_11_V_d0,
        max_pool_out_12_V_address0,
        max_pool_out_12_V_ce0,
        max_pool_out_12_V_we0,
        max_pool_out_12_V_d0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] conv_out_0_V_address0;
output   conv_out_0_V_ce0;
input  [13:0] conv_out_0_V_q0;
output  [7:0] conv_out_0_V_address1;
output   conv_out_0_V_ce1;
input  [13:0] conv_out_0_V_q1;
output  [7:0] conv_out_1_V_address0;
output   conv_out_1_V_ce0;
input  [13:0] conv_out_1_V_q0;
output  [7:0] conv_out_1_V_address1;
output   conv_out_1_V_ce1;
input  [13:0] conv_out_1_V_q1;
output  [7:0] conv_out_2_V_address0;
output   conv_out_2_V_ce0;
input  [13:0] conv_out_2_V_q0;
output  [7:0] conv_out_2_V_address1;
output   conv_out_2_V_ce1;
input  [13:0] conv_out_2_V_q1;
output  [7:0] conv_out_3_V_address0;
output   conv_out_3_V_ce0;
input  [13:0] conv_out_3_V_q0;
output  [7:0] conv_out_3_V_address1;
output   conv_out_3_V_ce1;
input  [13:0] conv_out_3_V_q1;
output  [7:0] conv_out_4_V_address0;
output   conv_out_4_V_ce0;
input  [13:0] conv_out_4_V_q0;
output  [7:0] conv_out_4_V_address1;
output   conv_out_4_V_ce1;
input  [13:0] conv_out_4_V_q1;
output  [7:0] conv_out_5_V_address0;
output   conv_out_5_V_ce0;
input  [13:0] conv_out_5_V_q0;
output  [7:0] conv_out_5_V_address1;
output   conv_out_5_V_ce1;
input  [13:0] conv_out_5_V_q1;
output  [7:0] conv_out_6_V_address0;
output   conv_out_6_V_ce0;
input  [13:0] conv_out_6_V_q0;
output  [7:0] conv_out_6_V_address1;
output   conv_out_6_V_ce1;
input  [13:0] conv_out_6_V_q1;
output  [7:0] conv_out_7_V_address0;
output   conv_out_7_V_ce0;
input  [13:0] conv_out_7_V_q0;
output  [7:0] conv_out_7_V_address1;
output   conv_out_7_V_ce1;
input  [13:0] conv_out_7_V_q1;
output  [7:0] conv_out_8_V_address0;
output   conv_out_8_V_ce0;
input  [13:0] conv_out_8_V_q0;
output  [7:0] conv_out_8_V_address1;
output   conv_out_8_V_ce1;
input  [13:0] conv_out_8_V_q1;
output  [7:0] conv_out_9_V_address0;
output   conv_out_9_V_ce0;
input  [13:0] conv_out_9_V_q0;
output  [7:0] conv_out_9_V_address1;
output   conv_out_9_V_ce1;
input  [13:0] conv_out_9_V_q1;
output  [7:0] conv_out_10_V_address0;
output   conv_out_10_V_ce0;
input  [13:0] conv_out_10_V_q0;
output  [7:0] conv_out_10_V_address1;
output   conv_out_10_V_ce1;
input  [13:0] conv_out_10_V_q1;
output  [7:0] conv_out_11_V_address0;
output   conv_out_11_V_ce0;
input  [13:0] conv_out_11_V_q0;
output  [7:0] conv_out_11_V_address1;
output   conv_out_11_V_ce1;
input  [13:0] conv_out_11_V_q1;
output  [7:0] conv_out_12_V_address0;
output   conv_out_12_V_ce0;
input  [13:0] conv_out_12_V_q0;
output  [7:0] conv_out_12_V_address1;
output   conv_out_12_V_ce1;
input  [13:0] conv_out_12_V_q1;
output  [7:0] conv_out_13_V_address0;
output   conv_out_13_V_ce0;
input  [13:0] conv_out_13_V_q0;
output  [7:0] conv_out_13_V_address1;
output   conv_out_13_V_ce1;
input  [13:0] conv_out_13_V_q1;
output  [7:0] conv_out_14_V_address0;
output   conv_out_14_V_ce0;
input  [13:0] conv_out_14_V_q0;
output  [7:0] conv_out_14_V_address1;
output   conv_out_14_V_ce1;
input  [13:0] conv_out_14_V_q1;
output  [7:0] conv_out_15_V_address0;
output   conv_out_15_V_ce0;
input  [13:0] conv_out_15_V_q0;
output  [7:0] conv_out_15_V_address1;
output   conv_out_15_V_ce1;
input  [13:0] conv_out_15_V_q1;
output  [7:0] conv_out_16_V_address0;
output   conv_out_16_V_ce0;
input  [13:0] conv_out_16_V_q0;
output  [7:0] conv_out_16_V_address1;
output   conv_out_16_V_ce1;
input  [13:0] conv_out_16_V_q1;
output  [7:0] conv_out_17_V_address0;
output   conv_out_17_V_ce0;
input  [13:0] conv_out_17_V_q0;
output  [7:0] conv_out_17_V_address1;
output   conv_out_17_V_ce1;
input  [13:0] conv_out_17_V_q1;
output  [7:0] conv_out_18_V_address0;
output   conv_out_18_V_ce0;
input  [13:0] conv_out_18_V_q0;
output  [7:0] conv_out_18_V_address1;
output   conv_out_18_V_ce1;
input  [13:0] conv_out_18_V_q1;
output  [7:0] conv_out_19_V_address0;
output   conv_out_19_V_ce0;
input  [13:0] conv_out_19_V_q0;
output  [7:0] conv_out_19_V_address1;
output   conv_out_19_V_ce1;
input  [13:0] conv_out_19_V_q1;
output  [7:0] conv_out_20_V_address0;
output   conv_out_20_V_ce0;
input  [13:0] conv_out_20_V_q0;
output  [7:0] conv_out_20_V_address1;
output   conv_out_20_V_ce1;
input  [13:0] conv_out_20_V_q1;
output  [7:0] conv_out_21_V_address0;
output   conv_out_21_V_ce0;
input  [13:0] conv_out_21_V_q0;
output  [7:0] conv_out_21_V_address1;
output   conv_out_21_V_ce1;
input  [13:0] conv_out_21_V_q1;
output  [7:0] conv_out_22_V_address0;
output   conv_out_22_V_ce0;
input  [13:0] conv_out_22_V_q0;
output  [7:0] conv_out_22_V_address1;
output   conv_out_22_V_ce1;
input  [13:0] conv_out_22_V_q1;
output  [7:0] conv_out_23_V_address0;
output   conv_out_23_V_ce0;
input  [13:0] conv_out_23_V_q0;
output  [7:0] conv_out_23_V_address1;
output   conv_out_23_V_ce1;
input  [13:0] conv_out_23_V_q1;
output  [7:0] conv_out_24_V_address0;
output   conv_out_24_V_ce0;
input  [13:0] conv_out_24_V_q0;
output  [7:0] conv_out_24_V_address1;
output   conv_out_24_V_ce1;
input  [13:0] conv_out_24_V_q1;
output  [7:0] conv_out_25_V_address0;
output   conv_out_25_V_ce0;
input  [13:0] conv_out_25_V_q0;
output  [7:0] conv_out_25_V_address1;
output   conv_out_25_V_ce1;
input  [13:0] conv_out_25_V_q1;
output  [6:0] max_pool_out_0_V_address0;
output   max_pool_out_0_V_ce0;
output   max_pool_out_0_V_we0;
output  [13:0] max_pool_out_0_V_d0;
output  [6:0] max_pool_out_1_V_address0;
output   max_pool_out_1_V_ce0;
output   max_pool_out_1_V_we0;
output  [13:0] max_pool_out_1_V_d0;
output  [6:0] max_pool_out_2_V_address0;
output   max_pool_out_2_V_ce0;
output   max_pool_out_2_V_we0;
output  [13:0] max_pool_out_2_V_d0;
output  [6:0] max_pool_out_3_V_address0;
output   max_pool_out_3_V_ce0;
output   max_pool_out_3_V_we0;
output  [13:0] max_pool_out_3_V_d0;
output  [6:0] max_pool_out_4_V_address0;
output   max_pool_out_4_V_ce0;
output   max_pool_out_4_V_we0;
output  [13:0] max_pool_out_4_V_d0;
output  [6:0] max_pool_out_5_V_address0;
output   max_pool_out_5_V_ce0;
output   max_pool_out_5_V_we0;
output  [13:0] max_pool_out_5_V_d0;
output  [6:0] max_pool_out_6_V_address0;
output   max_pool_out_6_V_ce0;
output   max_pool_out_6_V_we0;
output  [13:0] max_pool_out_6_V_d0;
output  [6:0] max_pool_out_7_V_address0;
output   max_pool_out_7_V_ce0;
output   max_pool_out_7_V_we0;
output  [13:0] max_pool_out_7_V_d0;
output  [6:0] max_pool_out_8_V_address0;
output   max_pool_out_8_V_ce0;
output   max_pool_out_8_V_we0;
output  [13:0] max_pool_out_8_V_d0;
output  [6:0] max_pool_out_9_V_address0;
output   max_pool_out_9_V_ce0;
output   max_pool_out_9_V_we0;
output  [13:0] max_pool_out_9_V_d0;
output  [6:0] max_pool_out_10_V_address0;
output   max_pool_out_10_V_ce0;
output   max_pool_out_10_V_we0;
output  [13:0] max_pool_out_10_V_d0;
output  [6:0] max_pool_out_11_V_address0;
output   max_pool_out_11_V_ce0;
output   max_pool_out_11_V_we0;
output  [13:0] max_pool_out_11_V_d0;
output  [6:0] max_pool_out_12_V_address0;
output   max_pool_out_12_V_ce0;
output   max_pool_out_12_V_we0;
output  [13:0] max_pool_out_12_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv_out_0_V_ce0;
reg conv_out_0_V_ce1;
reg conv_out_1_V_ce0;
reg conv_out_1_V_ce1;
reg conv_out_2_V_ce0;
reg conv_out_2_V_ce1;
reg conv_out_3_V_ce0;
reg conv_out_3_V_ce1;
reg conv_out_4_V_ce0;
reg conv_out_4_V_ce1;
reg conv_out_5_V_ce0;
reg conv_out_5_V_ce1;
reg conv_out_6_V_ce0;
reg conv_out_6_V_ce1;
reg conv_out_7_V_ce0;
reg conv_out_7_V_ce1;
reg conv_out_8_V_ce0;
reg conv_out_8_V_ce1;
reg conv_out_9_V_ce0;
reg conv_out_9_V_ce1;
reg conv_out_10_V_ce0;
reg conv_out_10_V_ce1;
reg conv_out_11_V_ce0;
reg conv_out_11_V_ce1;
reg conv_out_12_V_ce0;
reg conv_out_12_V_ce1;
reg conv_out_13_V_ce0;
reg conv_out_13_V_ce1;
reg conv_out_14_V_ce0;
reg conv_out_14_V_ce1;
reg conv_out_15_V_ce0;
reg conv_out_15_V_ce1;
reg conv_out_16_V_ce0;
reg conv_out_16_V_ce1;
reg conv_out_17_V_ce0;
reg conv_out_17_V_ce1;
reg conv_out_18_V_ce0;
reg conv_out_18_V_ce1;
reg conv_out_19_V_ce0;
reg conv_out_19_V_ce1;
reg conv_out_20_V_ce0;
reg conv_out_20_V_ce1;
reg conv_out_21_V_ce0;
reg conv_out_21_V_ce1;
reg conv_out_22_V_ce0;
reg conv_out_22_V_ce1;
reg conv_out_23_V_ce0;
reg conv_out_23_V_ce1;
reg conv_out_24_V_ce0;
reg conv_out_24_V_ce1;
reg conv_out_25_V_ce0;
reg conv_out_25_V_ce1;
reg max_pool_out_0_V_ce0;
reg max_pool_out_0_V_we0;
reg max_pool_out_1_V_ce0;
reg max_pool_out_1_V_we0;
reg max_pool_out_2_V_ce0;
reg max_pool_out_2_V_we0;
reg max_pool_out_3_V_ce0;
reg max_pool_out_3_V_we0;
reg max_pool_out_4_V_ce0;
reg max_pool_out_4_V_we0;
reg max_pool_out_5_V_ce0;
reg max_pool_out_5_V_we0;
reg max_pool_out_6_V_ce0;
reg max_pool_out_6_V_we0;
reg max_pool_out_7_V_ce0;
reg max_pool_out_7_V_we0;
reg max_pool_out_8_V_ce0;
reg max_pool_out_8_V_we0;
reg max_pool_out_9_V_ce0;
reg max_pool_out_9_V_we0;
reg max_pool_out_10_V_ce0;
reg max_pool_out_10_V_we0;
reg max_pool_out_11_V_ce0;
reg max_pool_out_11_V_we0;
reg max_pool_out_12_V_ce0;
reg max_pool_out_12_V_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_961;
reg   [2:0] f_0_reg_972;
reg   [3:0] r_0_reg_983;
wire   [0:0] icmp_ln10_fu_994_p2;
reg   [0:0] icmp_ln10_reg_2053;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln10_reg_2053_pp0_iter1_reg;
wire   [6:0] add_ln10_fu_1000_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] select_ln29_151_fu_1018_p3;
reg   [3:0] select_ln29_151_reg_2062;
wire   [2:0] select_ln29_152_fu_1026_p3;
reg   [2:0] select_ln29_152_reg_2068;
wire   [8:0] zext_ln14_fu_1034_p1;
reg   [8:0] zext_ln14_reg_2074;
wire  signed [63:0] sext_ln1494_fu_1074_p1;
reg  signed [63:0] sext_ln1494_reg_2079;
wire   [3:0] r_fu_1091_p2;
wire   [7:0] add_ln203_fu_1128_p2;
reg   [7:0] add_ln203_reg_2166;
wire   [12:0] select_ln29_fu_1144_p3;
reg   [12:0] select_ln29_reg_2236;
wire   [12:0] select_ln29_103_fu_1233_p3;
reg   [12:0] select_ln29_103_reg_2371;
wire   [12:0] select_ln29_107_fu_1251_p3;
reg   [12:0] select_ln29_107_reg_2376;
wire   [12:0] select_ln29_111_fu_1269_p3;
reg   [12:0] select_ln29_111_reg_2381;
wire   [12:0] select_ln29_115_fu_1287_p3;
reg   [12:0] select_ln29_115_reg_2386;
wire   [12:0] select_ln29_119_fu_1305_p3;
reg   [12:0] select_ln29_119_reg_2391;
wire   [12:0] select_ln29_123_fu_1323_p3;
reg   [12:0] select_ln29_123_reg_2396;
wire   [12:0] select_ln29_127_fu_1341_p3;
reg   [12:0] select_ln29_127_reg_2401;
wire   [12:0] select_ln29_131_fu_1359_p3;
reg   [12:0] select_ln29_131_reg_2406;
wire   [12:0] select_ln29_135_fu_1377_p3;
reg   [12:0] select_ln29_135_reg_2411;
wire   [12:0] select_ln29_139_fu_1395_p3;
reg   [12:0] select_ln29_139_reg_2416;
wire   [12:0] select_ln29_143_fu_1413_p3;
reg   [12:0] select_ln29_143_reg_2421;
wire   [12:0] select_ln29_147_fu_1431_p3;
reg   [12:0] select_ln29_147_reg_2426;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg   [2:0] ap_phi_mux_f_0_phi_fu_976_p4;
wire    ap_block_pp0_stage0;
wire  signed [63:0] sext_ln1494_1_fu_1193_p1;
wire  signed [63:0] sext_ln203_fu_1439_p1;
wire   [0:0] icmp_ln13_fu_1012_p2;
wire   [2:0] f_fu_1006_p2;
wire   [7:0] tmp_s_fu_1038_p3;
wire   [5:0] tmp_12_fu_1050_p3;
wire   [8:0] zext_ln1494_fu_1046_p1;
wire   [8:0] zext_ln1494_1_fu_1058_p1;
wire   [8:0] sub_ln1494_fu_1062_p2;
wire   [8:0] add_ln1494_fu_1068_p2;
wire   [6:0] tmp_fu_1107_p3;
wire   [4:0] shl_ln_fu_1100_p3;
wire   [7:0] zext_ln203_fu_1114_p1;
wire   [7:0] zext_ln203_15_fu_1118_p1;
wire   [7:0] zext_ln14_1_fu_1097_p1;
wire   [7:0] sub_ln203_fu_1122_p2;
wire   [0:0] icmp_ln1494_fu_1138_p2;
wire   [12:0] trunc_ln1494_fu_1134_p1;
wire   [4:0] or_ln26_fu_1152_p2;
wire   [7:0] tmp_13_fu_1158_p3;
wire   [5:0] tmp_14_fu_1170_p3;
wire   [8:0] zext_ln1494_2_fu_1166_p1;
wire   [8:0] zext_ln1494_3_fu_1178_p1;
wire   [8:0] sub_ln1494_1_fu_1182_p2;
wire   [8:0] add_ln1494_1_fu_1188_p2;
wire   [0:0] icmp_ln1494_103_fu_1227_p2;
wire   [12:0] trunc_ln1494_25_fu_1223_p1;
wire   [0:0] icmp_ln1494_107_fu_1245_p2;
wire   [12:0] trunc_ln1494_26_fu_1241_p1;
wire   [0:0] icmp_ln1494_111_fu_1263_p2;
wire   [12:0] trunc_ln1494_27_fu_1259_p1;
wire   [0:0] icmp_ln1494_115_fu_1281_p2;
wire   [12:0] trunc_ln1494_28_fu_1277_p1;
wire   [0:0] icmp_ln1494_119_fu_1299_p2;
wire   [12:0] trunc_ln1494_29_fu_1295_p1;
wire   [0:0] icmp_ln1494_123_fu_1317_p2;
wire   [12:0] trunc_ln1494_30_fu_1313_p1;
wire   [0:0] icmp_ln1494_127_fu_1335_p2;
wire   [12:0] trunc_ln1494_31_fu_1331_p1;
wire   [0:0] icmp_ln1494_131_fu_1353_p2;
wire   [12:0] trunc_ln1494_32_fu_1349_p1;
wire   [0:0] icmp_ln1494_135_fu_1371_p2;
wire   [12:0] trunc_ln1494_33_fu_1367_p1;
wire   [0:0] icmp_ln1494_139_fu_1389_p2;
wire   [12:0] trunc_ln1494_34_fu_1385_p1;
wire   [0:0] icmp_ln1494_143_fu_1407_p2;
wire   [12:0] trunc_ln1494_35_fu_1403_p1;
wire   [0:0] icmp_ln1494_147_fu_1425_p2;
wire   [12:0] trunc_ln1494_36_fu_1421_p1;
wire   [13:0] zext_ln29_fu_1455_p1;
wire   [0:0] icmp_ln1494_100_fu_1458_p2;
wire   [13:0] select_ln29_100_fu_1464_p3;
wire   [0:0] icmp_ln1494_101_fu_1472_p2;
wire   [13:0] select_ln29_101_fu_1478_p3;
wire   [0:0] icmp_ln1494_102_fu_1486_p2;
wire   [13:0] zext_ln29_26_fu_1501_p1;
wire   [0:0] icmp_ln1494_104_fu_1504_p2;
wire   [13:0] select_ln29_104_fu_1510_p3;
wire   [0:0] icmp_ln1494_105_fu_1518_p2;
wire   [13:0] select_ln29_105_fu_1524_p3;
wire   [0:0] icmp_ln1494_106_fu_1532_p2;
wire   [13:0] zext_ln29_27_fu_1547_p1;
wire   [0:0] icmp_ln1494_108_fu_1550_p2;
wire   [13:0] select_ln29_108_fu_1556_p3;
wire   [0:0] icmp_ln1494_109_fu_1564_p2;
wire   [13:0] select_ln29_109_fu_1570_p3;
wire   [0:0] icmp_ln1494_110_fu_1578_p2;
wire   [13:0] zext_ln29_28_fu_1593_p1;
wire   [0:0] icmp_ln1494_112_fu_1596_p2;
wire   [13:0] select_ln29_112_fu_1602_p3;
wire   [0:0] icmp_ln1494_113_fu_1610_p2;
wire   [13:0] select_ln29_113_fu_1616_p3;
wire   [0:0] icmp_ln1494_114_fu_1624_p2;
wire   [13:0] zext_ln29_29_fu_1639_p1;
wire   [0:0] icmp_ln1494_116_fu_1642_p2;
wire   [13:0] select_ln29_116_fu_1648_p3;
wire   [0:0] icmp_ln1494_117_fu_1656_p2;
wire   [13:0] select_ln29_117_fu_1662_p3;
wire   [0:0] icmp_ln1494_118_fu_1670_p2;
wire   [13:0] zext_ln29_30_fu_1685_p1;
wire   [0:0] icmp_ln1494_120_fu_1688_p2;
wire   [13:0] select_ln29_120_fu_1694_p3;
wire   [0:0] icmp_ln1494_121_fu_1702_p2;
wire   [13:0] select_ln29_121_fu_1708_p3;
wire   [0:0] icmp_ln1494_122_fu_1716_p2;
wire   [13:0] zext_ln29_31_fu_1731_p1;
wire   [0:0] icmp_ln1494_124_fu_1734_p2;
wire   [13:0] select_ln29_124_fu_1740_p3;
wire   [0:0] icmp_ln1494_125_fu_1748_p2;
wire   [13:0] select_ln29_125_fu_1754_p3;
wire   [0:0] icmp_ln1494_126_fu_1762_p2;
wire   [13:0] zext_ln29_32_fu_1777_p1;
wire   [0:0] icmp_ln1494_128_fu_1780_p2;
wire   [13:0] select_ln29_128_fu_1786_p3;
wire   [0:0] icmp_ln1494_129_fu_1794_p2;
wire   [13:0] select_ln29_129_fu_1800_p3;
wire   [0:0] icmp_ln1494_130_fu_1808_p2;
wire   [13:0] zext_ln29_33_fu_1823_p1;
wire   [0:0] icmp_ln1494_132_fu_1826_p2;
wire   [13:0] select_ln29_132_fu_1832_p3;
wire   [0:0] icmp_ln1494_133_fu_1840_p2;
wire   [13:0] select_ln29_133_fu_1846_p3;
wire   [0:0] icmp_ln1494_134_fu_1854_p2;
wire   [13:0] zext_ln29_34_fu_1869_p1;
wire   [0:0] icmp_ln1494_136_fu_1872_p2;
wire   [13:0] select_ln29_136_fu_1878_p3;
wire   [0:0] icmp_ln1494_137_fu_1886_p2;
wire   [13:0] select_ln29_137_fu_1892_p3;
wire   [0:0] icmp_ln1494_138_fu_1900_p2;
wire   [13:0] zext_ln29_35_fu_1915_p1;
wire   [0:0] icmp_ln1494_140_fu_1918_p2;
wire   [13:0] select_ln29_140_fu_1924_p3;
wire   [0:0] icmp_ln1494_141_fu_1932_p2;
wire   [13:0] select_ln29_141_fu_1938_p3;
wire   [0:0] icmp_ln1494_142_fu_1946_p2;
wire   [13:0] zext_ln29_36_fu_1961_p1;
wire   [0:0] icmp_ln1494_144_fu_1964_p2;
wire   [13:0] select_ln29_144_fu_1970_p3;
wire   [0:0] icmp_ln1494_145_fu_1978_p2;
wire   [13:0] select_ln29_145_fu_1984_p3;
wire   [0:0] icmp_ln1494_146_fu_1992_p2;
wire   [13:0] zext_ln29_37_fu_2007_p1;
wire   [0:0] icmp_ln1494_148_fu_2010_p2;
wire   [13:0] select_ln29_148_fu_2016_p3;
wire   [0:0] icmp_ln1494_149_fu_2024_p2;
wire   [13:0] select_ln29_149_fu_2030_p3;
wire   [0:0] icmp_ln1494_150_fu_2038_p2;
wire    ap_CS_fsm_state5;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2053 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_0_reg_972 <= select_ln29_152_reg_2068;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_972 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_994_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_961 <= add_ln10_fu_1000_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_961 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_994_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_reg_983 <= r_fu_1091_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_983 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln203_reg_2166 <= add_ln203_fu_1128_p2;
        select_ln29_103_reg_2371 <= select_ln29_103_fu_1233_p3;
        select_ln29_107_reg_2376 <= select_ln29_107_fu_1251_p3;
        select_ln29_111_reg_2381 <= select_ln29_111_fu_1269_p3;
        select_ln29_115_reg_2386 <= select_ln29_115_fu_1287_p3;
        select_ln29_119_reg_2391 <= select_ln29_119_fu_1305_p3;
        select_ln29_123_reg_2396 <= select_ln29_123_fu_1323_p3;
        select_ln29_127_reg_2401 <= select_ln29_127_fu_1341_p3;
        select_ln29_131_reg_2406 <= select_ln29_131_fu_1359_p3;
        select_ln29_135_reg_2411 <= select_ln29_135_fu_1377_p3;
        select_ln29_139_reg_2416 <= select_ln29_139_fu_1395_p3;
        select_ln29_143_reg_2421 <= select_ln29_143_fu_1413_p3;
        select_ln29_147_reg_2426 <= select_ln29_147_fu_1431_p3;
        select_ln29_reg_2236 <= select_ln29_fu_1144_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_2053 <= icmp_ln10_fu_994_p2;
        icmp_ln10_reg_2053_pp0_iter1_reg <= icmp_ln10_reg_2053;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln29_151_reg_2062 <= select_ln29_151_fu_1018_p3;
        sext_ln1494_reg_2079 <= sext_ln1494_fu_1074_p1;
        zext_ln14_reg_2074[2 : 0] <= zext_ln14_fu_1034_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_994_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln29_152_reg_2068 <= select_ln29_152_fu_1026_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_994_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_2053 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_976_p4 = select_ln29_152_reg_2068;
    end else begin
        ap_phi_mux_f_0_phi_fu_976_p4 = f_0_reg_972;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_0_V_ce0 = 1'b1;
    end else begin
        conv_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_0_V_ce1 = 1'b1;
    end else begin
        conv_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_10_V_ce0 = 1'b1;
    end else begin
        conv_out_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_10_V_ce1 = 1'b1;
    end else begin
        conv_out_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_11_V_ce0 = 1'b1;
    end else begin
        conv_out_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_11_V_ce1 = 1'b1;
    end else begin
        conv_out_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_12_V_ce0 = 1'b1;
    end else begin
        conv_out_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_12_V_ce1 = 1'b1;
    end else begin
        conv_out_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_13_V_ce0 = 1'b1;
    end else begin
        conv_out_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_13_V_ce1 = 1'b1;
    end else begin
        conv_out_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_14_V_ce0 = 1'b1;
    end else begin
        conv_out_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_14_V_ce1 = 1'b1;
    end else begin
        conv_out_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_15_V_ce0 = 1'b1;
    end else begin
        conv_out_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_15_V_ce1 = 1'b1;
    end else begin
        conv_out_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_16_V_ce0 = 1'b1;
    end else begin
        conv_out_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_16_V_ce1 = 1'b1;
    end else begin
        conv_out_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_17_V_ce0 = 1'b1;
    end else begin
        conv_out_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_17_V_ce1 = 1'b1;
    end else begin
        conv_out_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_18_V_ce0 = 1'b1;
    end else begin
        conv_out_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_18_V_ce1 = 1'b1;
    end else begin
        conv_out_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_19_V_ce0 = 1'b1;
    end else begin
        conv_out_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_19_V_ce1 = 1'b1;
    end else begin
        conv_out_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_V_ce0 = 1'b1;
    end else begin
        conv_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_V_ce1 = 1'b1;
    end else begin
        conv_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_20_V_ce0 = 1'b1;
    end else begin
        conv_out_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_20_V_ce1 = 1'b1;
    end else begin
        conv_out_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_21_V_ce0 = 1'b1;
    end else begin
        conv_out_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_21_V_ce1 = 1'b1;
    end else begin
        conv_out_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_22_V_ce0 = 1'b1;
    end else begin
        conv_out_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_22_V_ce1 = 1'b1;
    end else begin
        conv_out_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_23_V_ce0 = 1'b1;
    end else begin
        conv_out_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_23_V_ce1 = 1'b1;
    end else begin
        conv_out_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_24_V_ce0 = 1'b1;
    end else begin
        conv_out_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_24_V_ce1 = 1'b1;
    end else begin
        conv_out_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_25_V_ce0 = 1'b1;
    end else begin
        conv_out_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_25_V_ce1 = 1'b1;
    end else begin
        conv_out_25_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_2_V_ce0 = 1'b1;
    end else begin
        conv_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_2_V_ce1 = 1'b1;
    end else begin
        conv_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_3_V_ce0 = 1'b1;
    end else begin
        conv_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_3_V_ce1 = 1'b1;
    end else begin
        conv_out_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_4_V_ce0 = 1'b1;
    end else begin
        conv_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_4_V_ce1 = 1'b1;
    end else begin
        conv_out_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_5_V_ce0 = 1'b1;
    end else begin
        conv_out_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_5_V_ce1 = 1'b1;
    end else begin
        conv_out_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_6_V_ce0 = 1'b1;
    end else begin
        conv_out_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_6_V_ce1 = 1'b1;
    end else begin
        conv_out_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_7_V_ce0 = 1'b1;
    end else begin
        conv_out_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_7_V_ce1 = 1'b1;
    end else begin
        conv_out_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_8_V_ce0 = 1'b1;
    end else begin
        conv_out_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_8_V_ce1 = 1'b1;
    end else begin
        conv_out_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_9_V_ce0 = 1'b1;
    end else begin
        conv_out_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_9_V_ce1 = 1'b1;
    end else begin
        conv_out_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_10_V_ce0 = 1'b1;
    end else begin
        max_pool_out_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_10_V_we0 = 1'b1;
    end else begin
        max_pool_out_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_11_V_ce0 = 1'b1;
    end else begin
        max_pool_out_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_11_V_we0 = 1'b1;
    end else begin
        max_pool_out_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_12_V_ce0 = 1'b1;
    end else begin
        max_pool_out_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_12_V_we0 = 1'b1;
    end else begin
        max_pool_out_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_6_V_ce0 = 1'b1;
    end else begin
        max_pool_out_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_6_V_we0 = 1'b1;
    end else begin
        max_pool_out_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_7_V_ce0 = 1'b1;
    end else begin
        max_pool_out_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_7_V_we0 = 1'b1;
    end else begin
        max_pool_out_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_8_V_ce0 = 1'b1;
    end else begin
        max_pool_out_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_8_V_we0 = 1'b1;
    end else begin
        max_pool_out_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_9_V_ce0 = 1'b1;
    end else begin
        max_pool_out_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2053_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        max_pool_out_9_V_we0 = 1'b1;
    end else begin
        max_pool_out_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_994_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_994_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_1000_p2 = (indvar_flatten_reg_961 + 7'd1);

assign add_ln1494_1_fu_1188_p2 = (zext_ln14_reg_2074 + sub_ln1494_1_fu_1182_p2);

assign add_ln1494_fu_1068_p2 = (zext_ln14_fu_1034_p1 + sub_ln1494_fu_1062_p2);

assign add_ln203_fu_1128_p2 = (zext_ln14_1_fu_1097_p1 + sub_ln203_fu_1122_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign conv_out_0_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_0_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_10_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_10_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_11_V_address0 = sext_ln1494_reg_2079;

assign conv_out_11_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_12_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_12_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_13_V_address0 = sext_ln1494_reg_2079;

assign conv_out_13_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_14_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_14_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_15_V_address0 = sext_ln1494_reg_2079;

assign conv_out_15_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_16_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_16_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_17_V_address0 = sext_ln1494_reg_2079;

assign conv_out_17_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_18_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_18_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_19_V_address0 = sext_ln1494_reg_2079;

assign conv_out_19_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_1_V_address0 = sext_ln1494_reg_2079;

assign conv_out_1_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_20_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_20_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_21_V_address0 = sext_ln1494_reg_2079;

assign conv_out_21_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_22_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_22_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_23_V_address0 = sext_ln1494_reg_2079;

assign conv_out_23_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_24_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_24_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_25_V_address0 = sext_ln1494_reg_2079;

assign conv_out_25_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_2_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_2_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_3_V_address0 = sext_ln1494_reg_2079;

assign conv_out_3_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_4_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_4_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_5_V_address0 = sext_ln1494_reg_2079;

assign conv_out_5_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_6_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_6_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_7_V_address0 = sext_ln1494_reg_2079;

assign conv_out_7_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_8_V_address0 = sext_ln1494_fu_1074_p1;

assign conv_out_8_V_address1 = sext_ln1494_1_fu_1193_p1;

assign conv_out_9_V_address0 = sext_ln1494_reg_2079;

assign conv_out_9_V_address1 = sext_ln1494_1_fu_1193_p1;

assign f_fu_1006_p2 = (3'd1 + ap_phi_mux_f_0_phi_fu_976_p4);

assign icmp_ln10_fu_994_p2 = ((indvar_flatten_reg_961 == 7'd78) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1012_p2 = ((r_0_reg_983 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1494_100_fu_1458_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_fu_1455_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_101_fu_1472_p2 = (($signed(conv_out_0_V_q1) > $signed(select_ln29_100_fu_1464_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_102_fu_1486_p2 = (($signed(conv_out_1_V_q1) > $signed(select_ln29_101_fu_1478_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_103_fu_1227_p2 = (($signed(conv_out_2_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_104_fu_1504_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_26_fu_1501_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_105_fu_1518_p2 = (($signed(conv_out_2_V_q1) > $signed(select_ln29_104_fu_1510_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_106_fu_1532_p2 = (($signed(conv_out_3_V_q1) > $signed(select_ln29_105_fu_1524_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_107_fu_1245_p2 = (($signed(conv_out_4_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_108_fu_1550_p2 = (($signed(conv_out_5_V_q0) > $signed(zext_ln29_27_fu_1547_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_109_fu_1564_p2 = (($signed(conv_out_4_V_q1) > $signed(select_ln29_108_fu_1556_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_110_fu_1578_p2 = (($signed(conv_out_5_V_q1) > $signed(select_ln29_109_fu_1570_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_111_fu_1263_p2 = (($signed(conv_out_6_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_112_fu_1596_p2 = (($signed(conv_out_7_V_q0) > $signed(zext_ln29_28_fu_1593_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_113_fu_1610_p2 = (($signed(conv_out_6_V_q1) > $signed(select_ln29_112_fu_1602_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_114_fu_1624_p2 = (($signed(conv_out_7_V_q1) > $signed(select_ln29_113_fu_1616_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_115_fu_1281_p2 = (($signed(conv_out_8_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_116_fu_1642_p2 = (($signed(conv_out_9_V_q0) > $signed(zext_ln29_29_fu_1639_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_117_fu_1656_p2 = (($signed(conv_out_8_V_q1) > $signed(select_ln29_116_fu_1648_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_118_fu_1670_p2 = (($signed(conv_out_9_V_q1) > $signed(select_ln29_117_fu_1662_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_119_fu_1299_p2 = (($signed(conv_out_10_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_120_fu_1688_p2 = (($signed(conv_out_11_V_q0) > $signed(zext_ln29_30_fu_1685_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_121_fu_1702_p2 = (($signed(conv_out_10_V_q1) > $signed(select_ln29_120_fu_1694_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_122_fu_1716_p2 = (($signed(conv_out_11_V_q1) > $signed(select_ln29_121_fu_1708_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_123_fu_1317_p2 = (($signed(conv_out_12_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_124_fu_1734_p2 = (($signed(conv_out_13_V_q0) > $signed(zext_ln29_31_fu_1731_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_125_fu_1748_p2 = (($signed(conv_out_12_V_q1) > $signed(select_ln29_124_fu_1740_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_126_fu_1762_p2 = (($signed(conv_out_13_V_q1) > $signed(select_ln29_125_fu_1754_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_127_fu_1335_p2 = (($signed(conv_out_14_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_128_fu_1780_p2 = (($signed(conv_out_15_V_q0) > $signed(zext_ln29_32_fu_1777_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_129_fu_1794_p2 = (($signed(conv_out_14_V_q1) > $signed(select_ln29_128_fu_1786_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_130_fu_1808_p2 = (($signed(conv_out_15_V_q1) > $signed(select_ln29_129_fu_1800_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_131_fu_1353_p2 = (($signed(conv_out_16_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_132_fu_1826_p2 = (($signed(conv_out_17_V_q0) > $signed(zext_ln29_33_fu_1823_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_133_fu_1840_p2 = (($signed(conv_out_16_V_q1) > $signed(select_ln29_132_fu_1832_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_134_fu_1854_p2 = (($signed(conv_out_17_V_q1) > $signed(select_ln29_133_fu_1846_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_135_fu_1371_p2 = (($signed(conv_out_18_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_136_fu_1872_p2 = (($signed(conv_out_19_V_q0) > $signed(zext_ln29_34_fu_1869_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_137_fu_1886_p2 = (($signed(conv_out_18_V_q1) > $signed(select_ln29_136_fu_1878_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_138_fu_1900_p2 = (($signed(conv_out_19_V_q1) > $signed(select_ln29_137_fu_1892_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_139_fu_1389_p2 = (($signed(conv_out_20_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_140_fu_1918_p2 = (($signed(conv_out_21_V_q0) > $signed(zext_ln29_35_fu_1915_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_141_fu_1932_p2 = (($signed(conv_out_20_V_q1) > $signed(select_ln29_140_fu_1924_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_142_fu_1946_p2 = (($signed(conv_out_21_V_q1) > $signed(select_ln29_141_fu_1938_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_143_fu_1407_p2 = (($signed(conv_out_22_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_144_fu_1964_p2 = (($signed(conv_out_23_V_q0) > $signed(zext_ln29_36_fu_1961_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_145_fu_1978_p2 = (($signed(conv_out_22_V_q1) > $signed(select_ln29_144_fu_1970_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_146_fu_1992_p2 = (($signed(conv_out_23_V_q1) > $signed(select_ln29_145_fu_1984_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_147_fu_1425_p2 = (($signed(conv_out_24_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_148_fu_2010_p2 = (($signed(conv_out_25_V_q0) > $signed(zext_ln29_37_fu_2007_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_149_fu_2024_p2 = (($signed(conv_out_24_V_q1) > $signed(select_ln29_148_fu_2016_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_150_fu_2038_p2 = (($signed(conv_out_25_V_q1) > $signed(select_ln29_149_fu_2030_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_1138_p2 = (($signed(conv_out_0_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign max_pool_out_0_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_0_V_d0 = ((icmp_ln1494_102_fu_1486_p2[0:0] === 1'b1) ? conv_out_1_V_q1 : select_ln29_101_fu_1478_p3);

assign max_pool_out_10_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_10_V_d0 = ((icmp_ln1494_142_fu_1946_p2[0:0] === 1'b1) ? conv_out_21_V_q1 : select_ln29_141_fu_1938_p3);

assign max_pool_out_11_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_11_V_d0 = ((icmp_ln1494_146_fu_1992_p2[0:0] === 1'b1) ? conv_out_23_V_q1 : select_ln29_145_fu_1984_p3);

assign max_pool_out_12_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_12_V_d0 = ((icmp_ln1494_150_fu_2038_p2[0:0] === 1'b1) ? conv_out_25_V_q1 : select_ln29_149_fu_2030_p3);

assign max_pool_out_1_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_1_V_d0 = ((icmp_ln1494_106_fu_1532_p2[0:0] === 1'b1) ? conv_out_3_V_q1 : select_ln29_105_fu_1524_p3);

assign max_pool_out_2_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_2_V_d0 = ((icmp_ln1494_110_fu_1578_p2[0:0] === 1'b1) ? conv_out_5_V_q1 : select_ln29_109_fu_1570_p3);

assign max_pool_out_3_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_3_V_d0 = ((icmp_ln1494_114_fu_1624_p2[0:0] === 1'b1) ? conv_out_7_V_q1 : select_ln29_113_fu_1616_p3);

assign max_pool_out_4_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_4_V_d0 = ((icmp_ln1494_118_fu_1670_p2[0:0] === 1'b1) ? conv_out_9_V_q1 : select_ln29_117_fu_1662_p3);

assign max_pool_out_5_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_5_V_d0 = ((icmp_ln1494_122_fu_1716_p2[0:0] === 1'b1) ? conv_out_11_V_q1 : select_ln29_121_fu_1708_p3);

assign max_pool_out_6_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_6_V_d0 = ((icmp_ln1494_126_fu_1762_p2[0:0] === 1'b1) ? conv_out_13_V_q1 : select_ln29_125_fu_1754_p3);

assign max_pool_out_7_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_7_V_d0 = ((icmp_ln1494_130_fu_1808_p2[0:0] === 1'b1) ? conv_out_15_V_q1 : select_ln29_129_fu_1800_p3);

assign max_pool_out_8_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_8_V_d0 = ((icmp_ln1494_134_fu_1854_p2[0:0] === 1'b1) ? conv_out_17_V_q1 : select_ln29_133_fu_1846_p3);

assign max_pool_out_9_V_address0 = sext_ln203_fu_1439_p1;

assign max_pool_out_9_V_d0 = ((icmp_ln1494_138_fu_1900_p2[0:0] === 1'b1) ? conv_out_19_V_q1 : select_ln29_137_fu_1892_p3);

assign or_ln26_fu_1152_p2 = (shl_ln_fu_1100_p3 | 5'd1);

assign r_fu_1091_p2 = (4'd1 + select_ln29_151_fu_1018_p3);

assign select_ln29_100_fu_1464_p3 = ((icmp_ln1494_100_fu_1458_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_fu_1455_p1);

assign select_ln29_101_fu_1478_p3 = ((icmp_ln1494_101_fu_1472_p2[0:0] === 1'b1) ? conv_out_0_V_q1 : select_ln29_100_fu_1464_p3);

assign select_ln29_103_fu_1233_p3 = ((icmp_ln1494_103_fu_1227_p2[0:0] === 1'b1) ? trunc_ln1494_25_fu_1223_p1 : 13'd0);

assign select_ln29_104_fu_1510_p3 = ((icmp_ln1494_104_fu_1504_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_26_fu_1501_p1);

assign select_ln29_105_fu_1524_p3 = ((icmp_ln1494_105_fu_1518_p2[0:0] === 1'b1) ? conv_out_2_V_q1 : select_ln29_104_fu_1510_p3);

assign select_ln29_107_fu_1251_p3 = ((icmp_ln1494_107_fu_1245_p2[0:0] === 1'b1) ? trunc_ln1494_26_fu_1241_p1 : 13'd0);

assign select_ln29_108_fu_1556_p3 = ((icmp_ln1494_108_fu_1550_p2[0:0] === 1'b1) ? conv_out_5_V_q0 : zext_ln29_27_fu_1547_p1);

assign select_ln29_109_fu_1570_p3 = ((icmp_ln1494_109_fu_1564_p2[0:0] === 1'b1) ? conv_out_4_V_q1 : select_ln29_108_fu_1556_p3);

assign select_ln29_111_fu_1269_p3 = ((icmp_ln1494_111_fu_1263_p2[0:0] === 1'b1) ? trunc_ln1494_27_fu_1259_p1 : 13'd0);

assign select_ln29_112_fu_1602_p3 = ((icmp_ln1494_112_fu_1596_p2[0:0] === 1'b1) ? conv_out_7_V_q0 : zext_ln29_28_fu_1593_p1);

assign select_ln29_113_fu_1616_p3 = ((icmp_ln1494_113_fu_1610_p2[0:0] === 1'b1) ? conv_out_6_V_q1 : select_ln29_112_fu_1602_p3);

assign select_ln29_115_fu_1287_p3 = ((icmp_ln1494_115_fu_1281_p2[0:0] === 1'b1) ? trunc_ln1494_28_fu_1277_p1 : 13'd0);

assign select_ln29_116_fu_1648_p3 = ((icmp_ln1494_116_fu_1642_p2[0:0] === 1'b1) ? conv_out_9_V_q0 : zext_ln29_29_fu_1639_p1);

assign select_ln29_117_fu_1662_p3 = ((icmp_ln1494_117_fu_1656_p2[0:0] === 1'b1) ? conv_out_8_V_q1 : select_ln29_116_fu_1648_p3);

assign select_ln29_119_fu_1305_p3 = ((icmp_ln1494_119_fu_1299_p2[0:0] === 1'b1) ? trunc_ln1494_29_fu_1295_p1 : 13'd0);

assign select_ln29_120_fu_1694_p3 = ((icmp_ln1494_120_fu_1688_p2[0:0] === 1'b1) ? conv_out_11_V_q0 : zext_ln29_30_fu_1685_p1);

assign select_ln29_121_fu_1708_p3 = ((icmp_ln1494_121_fu_1702_p2[0:0] === 1'b1) ? conv_out_10_V_q1 : select_ln29_120_fu_1694_p3);

assign select_ln29_123_fu_1323_p3 = ((icmp_ln1494_123_fu_1317_p2[0:0] === 1'b1) ? trunc_ln1494_30_fu_1313_p1 : 13'd0);

assign select_ln29_124_fu_1740_p3 = ((icmp_ln1494_124_fu_1734_p2[0:0] === 1'b1) ? conv_out_13_V_q0 : zext_ln29_31_fu_1731_p1);

assign select_ln29_125_fu_1754_p3 = ((icmp_ln1494_125_fu_1748_p2[0:0] === 1'b1) ? conv_out_12_V_q1 : select_ln29_124_fu_1740_p3);

assign select_ln29_127_fu_1341_p3 = ((icmp_ln1494_127_fu_1335_p2[0:0] === 1'b1) ? trunc_ln1494_31_fu_1331_p1 : 13'd0);

assign select_ln29_128_fu_1786_p3 = ((icmp_ln1494_128_fu_1780_p2[0:0] === 1'b1) ? conv_out_15_V_q0 : zext_ln29_32_fu_1777_p1);

assign select_ln29_129_fu_1800_p3 = ((icmp_ln1494_129_fu_1794_p2[0:0] === 1'b1) ? conv_out_14_V_q1 : select_ln29_128_fu_1786_p3);

assign select_ln29_131_fu_1359_p3 = ((icmp_ln1494_131_fu_1353_p2[0:0] === 1'b1) ? trunc_ln1494_32_fu_1349_p1 : 13'd0);

assign select_ln29_132_fu_1832_p3 = ((icmp_ln1494_132_fu_1826_p2[0:0] === 1'b1) ? conv_out_17_V_q0 : zext_ln29_33_fu_1823_p1);

assign select_ln29_133_fu_1846_p3 = ((icmp_ln1494_133_fu_1840_p2[0:0] === 1'b1) ? conv_out_16_V_q1 : select_ln29_132_fu_1832_p3);

assign select_ln29_135_fu_1377_p3 = ((icmp_ln1494_135_fu_1371_p2[0:0] === 1'b1) ? trunc_ln1494_33_fu_1367_p1 : 13'd0);

assign select_ln29_136_fu_1878_p3 = ((icmp_ln1494_136_fu_1872_p2[0:0] === 1'b1) ? conv_out_19_V_q0 : zext_ln29_34_fu_1869_p1);

assign select_ln29_137_fu_1892_p3 = ((icmp_ln1494_137_fu_1886_p2[0:0] === 1'b1) ? conv_out_18_V_q1 : select_ln29_136_fu_1878_p3);

assign select_ln29_139_fu_1395_p3 = ((icmp_ln1494_139_fu_1389_p2[0:0] === 1'b1) ? trunc_ln1494_34_fu_1385_p1 : 13'd0);

assign select_ln29_140_fu_1924_p3 = ((icmp_ln1494_140_fu_1918_p2[0:0] === 1'b1) ? conv_out_21_V_q0 : zext_ln29_35_fu_1915_p1);

assign select_ln29_141_fu_1938_p3 = ((icmp_ln1494_141_fu_1932_p2[0:0] === 1'b1) ? conv_out_20_V_q1 : select_ln29_140_fu_1924_p3);

assign select_ln29_143_fu_1413_p3 = ((icmp_ln1494_143_fu_1407_p2[0:0] === 1'b1) ? trunc_ln1494_35_fu_1403_p1 : 13'd0);

assign select_ln29_144_fu_1970_p3 = ((icmp_ln1494_144_fu_1964_p2[0:0] === 1'b1) ? conv_out_23_V_q0 : zext_ln29_36_fu_1961_p1);

assign select_ln29_145_fu_1984_p3 = ((icmp_ln1494_145_fu_1978_p2[0:0] === 1'b1) ? conv_out_22_V_q1 : select_ln29_144_fu_1970_p3);

assign select_ln29_147_fu_1431_p3 = ((icmp_ln1494_147_fu_1425_p2[0:0] === 1'b1) ? trunc_ln1494_36_fu_1421_p1 : 13'd0);

assign select_ln29_148_fu_2016_p3 = ((icmp_ln1494_148_fu_2010_p2[0:0] === 1'b1) ? conv_out_25_V_q0 : zext_ln29_37_fu_2007_p1);

assign select_ln29_149_fu_2030_p3 = ((icmp_ln1494_149_fu_2024_p2[0:0] === 1'b1) ? conv_out_24_V_q1 : select_ln29_148_fu_2016_p3);

assign select_ln29_151_fu_1018_p3 = ((icmp_ln13_fu_1012_p2[0:0] === 1'b1) ? 4'd0 : r_0_reg_983);

assign select_ln29_152_fu_1026_p3 = ((icmp_ln13_fu_1012_p2[0:0] === 1'b1) ? f_fu_1006_p2 : ap_phi_mux_f_0_phi_fu_976_p4);

assign select_ln29_fu_1144_p3 = ((icmp_ln1494_fu_1138_p2[0:0] === 1'b1) ? trunc_ln1494_fu_1134_p1 : 13'd0);

assign sext_ln1494_1_fu_1193_p1 = $signed(add_ln1494_1_fu_1188_p2);

assign sext_ln1494_fu_1074_p1 = $signed(add_ln1494_fu_1068_p2);

assign sext_ln203_fu_1439_p1 = $signed(add_ln203_reg_2166);

assign shl_ln_fu_1100_p3 = {{select_ln29_151_reg_2062}, {1'd0}};

assign sub_ln1494_1_fu_1182_p2 = (zext_ln1494_2_fu_1166_p1 - zext_ln1494_3_fu_1178_p1);

assign sub_ln1494_fu_1062_p2 = (zext_ln1494_fu_1046_p1 - zext_ln1494_1_fu_1058_p1);

assign sub_ln203_fu_1122_p2 = (zext_ln203_fu_1114_p1 - zext_ln203_15_fu_1118_p1);

assign tmp_12_fu_1050_p3 = {{select_ln29_151_fu_1018_p3}, {2'd0}};

assign tmp_13_fu_1158_p3 = {{or_ln26_fu_1152_p2}, {3'd0}};

assign tmp_14_fu_1170_p3 = {{or_ln26_fu_1152_p2}, {1'd0}};

assign tmp_fu_1107_p3 = {{select_ln29_151_reg_2062}, {3'd0}};

assign tmp_s_fu_1038_p3 = {{select_ln29_151_fu_1018_p3}, {4'd0}};

assign trunc_ln1494_25_fu_1223_p1 = conv_out_2_V_q0[12:0];

assign trunc_ln1494_26_fu_1241_p1 = conv_out_4_V_q0[12:0];

assign trunc_ln1494_27_fu_1259_p1 = conv_out_6_V_q0[12:0];

assign trunc_ln1494_28_fu_1277_p1 = conv_out_8_V_q0[12:0];

assign trunc_ln1494_29_fu_1295_p1 = conv_out_10_V_q0[12:0];

assign trunc_ln1494_30_fu_1313_p1 = conv_out_12_V_q0[12:0];

assign trunc_ln1494_31_fu_1331_p1 = conv_out_14_V_q0[12:0];

assign trunc_ln1494_32_fu_1349_p1 = conv_out_16_V_q0[12:0];

assign trunc_ln1494_33_fu_1367_p1 = conv_out_18_V_q0[12:0];

assign trunc_ln1494_34_fu_1385_p1 = conv_out_20_V_q0[12:0];

assign trunc_ln1494_35_fu_1403_p1 = conv_out_22_V_q0[12:0];

assign trunc_ln1494_36_fu_1421_p1 = conv_out_24_V_q0[12:0];

assign trunc_ln1494_fu_1134_p1 = conv_out_0_V_q0[12:0];

assign zext_ln1494_1_fu_1058_p1 = tmp_12_fu_1050_p3;

assign zext_ln1494_2_fu_1166_p1 = tmp_13_fu_1158_p3;

assign zext_ln1494_3_fu_1178_p1 = tmp_14_fu_1170_p3;

assign zext_ln1494_fu_1046_p1 = tmp_s_fu_1038_p3;

assign zext_ln14_1_fu_1097_p1 = select_ln29_152_reg_2068;

assign zext_ln14_fu_1034_p1 = select_ln29_152_fu_1026_p3;

assign zext_ln203_15_fu_1118_p1 = shl_ln_fu_1100_p3;

assign zext_ln203_fu_1114_p1 = tmp_fu_1107_p3;

assign zext_ln29_26_fu_1501_p1 = select_ln29_103_reg_2371;

assign zext_ln29_27_fu_1547_p1 = select_ln29_107_reg_2376;

assign zext_ln29_28_fu_1593_p1 = select_ln29_111_reg_2381;

assign zext_ln29_29_fu_1639_p1 = select_ln29_115_reg_2386;

assign zext_ln29_30_fu_1685_p1 = select_ln29_119_reg_2391;

assign zext_ln29_31_fu_1731_p1 = select_ln29_123_reg_2396;

assign zext_ln29_32_fu_1777_p1 = select_ln29_127_reg_2401;

assign zext_ln29_33_fu_1823_p1 = select_ln29_131_reg_2406;

assign zext_ln29_34_fu_1869_p1 = select_ln29_135_reg_2411;

assign zext_ln29_35_fu_1915_p1 = select_ln29_139_reg_2416;

assign zext_ln29_36_fu_1961_p1 = select_ln29_143_reg_2421;

assign zext_ln29_37_fu_2007_p1 = select_ln29_147_reg_2426;

assign zext_ln29_fu_1455_p1 = select_ln29_reg_2236;

always @ (posedge ap_clk) begin
    zext_ln14_reg_2074[8:3] <= 6'b000000;
end

endmodule //max_pool_1
