// Seed: 2216341383
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    output logic id_10,
    output logic id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input logic id_15
    , id_26,
    input id_16,
    input id_17,
    output logic id_18,
    output id_19,
    output logic id_20,
    output id_21,
    input logic id_22,
    input id_23,
    input logic id_24,
    output id_25
);
  always @(1 <= id_6 or negedge id_7) begin
    id_21 <= 1;
  end
  assign id_10 = id_7.id_22;
endmodule
