<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/12.1/ISE_DS/ISE/xa9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>logicGates.rpt</ascFile><devFile>C:/Xilinx/12.1/ISE_DS/ISE/xa9500xl/data/xa9536xl.chp</devFile><mfdFile>logicGates.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 3-21-2023" design="logicGates" device="XA9536XL" eqnType="1" pkg="VQ44" speed="-15" status="1" statusStr="Successful" swVersion="M.53d" time="  3:38PM" version="1.0"/><inputs id="B0_SPECSIG"/><inputs id="A0_SPECSIG"/><inputs id="B1_SPECSIG"/><inputs id="A1_SPECSIG"/><inputs id="Selection1_SPECSIG"/><inputs id="Selection0_SPECSIG"/><pin id="FB1_MC1_PIN40" pinnum="40"/><pin id="FB1_MC2_PIN41" pinnum="41" signal="Output1_SPECSIG" use="O"/><pin id="FB1_MC3_PIN43" pinnum="43"/><pin id="FB1_MC4_PIN42" pinnum="42"/><pin id="FB1_MC5_PIN44" pinnum="44"/><pin id="FB1_MC6_PIN2" pinnum="2"/><pin id="FB1_MC7_PIN1" pinnum="1"/><pin id="FB1_MC8_PIN3" pinnum="3"/><pin id="FB1_MC9_PIN5" pinnum="5"/><pin id="FB1_MC10_PIN6" pinnum="6" signal="Selection1_SPECSIG" use="I"/><pin id="FB1_MC11_PIN7" pinnum="7"/><pin id="FB1_MC12_PIN8" pinnum="8"/><pin id="FB1_MC13_PIN12" pinnum="12"/><pin id="FB1_MC14_PIN13" pinnum="13"/><pin id="FB1_MC15_PIN14" pinnum="14"/><pin id="FB1_MC16_PIN16" pinnum="16"/><pin id="FB1_MC17_PIN18" pinnum="18"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN38" pinnum="38"/><pin id="FB2_MC3_PIN36" pinnum="36" use="b_SPECSIG"/><pin id="FB2_MC4_PIN37" pinnum="37" signal="Output0_SPECSIG" use="O"/><pin id="FB2_MC5_PIN34" pinnum="34"/><pin id="FB2_MC6_PIN33" pinnum="33"/><pin id="FB2_MC7_PIN32" pinnum="32"/><pin id="FB2_MC8_PIN31" pinnum="31" signal="A0_SPECSIG" use="I"/><pin id="FB2_MC9_PIN30" pinnum="30" signal="Selection0_SPECSIG" use="I"/><pin id="FB2_MC10_PIN29" pinnum="29"/><pin id="FB2_MC11_PIN28" pinnum="28" signal="A1_SPECSIG" use="I"/><pin id="FB2_MC12_PIN27" pinnum="27"/><pin id="FB2_MC13_PIN23" pinnum="23" signal="B0_SPECSIG" use="I"/><pin id="FB2_MC14_PIN22" pinnum="22"/><pin id="FB2_MC15_PIN21" pinnum="21" signal="B1_SPECSIG" use="I"/><pin id="FB2_MC16_PIN20" pinnum="20"/><pin id="FB2_MC17_PIN19" pinnum="19"/><fblock id="FB1" inputUse="5" pinUse="2"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN40"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN41" pwr="LOW" sigUse="5" signal="Output1_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3" pt4="FB1_2_4"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN43"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN42"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN44"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN2"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN1"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN3"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN6"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN8"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN12"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN13"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN18"/><macrocell id="FB1_MC18" pwr="LOW" sigUse="2" signal="OpTxFX_DC2_SPECSIG"><pterms pt1="FB1_18_1"/></macrocell><fbinput id="FB1_I1" signal="OpTxFX_DC2_SPECSIG"/><fbinput id="FB1_I2" signal="A1_SPECSIG"/><fbinput id="FB1_I3" signal="B1_SPECSIG"/><fbinput id="FB1_I4" signal="Selection0_SPECSIG"/><fbinput id="FB1_I5" signal="Selection1_SPECSIG"/><pterm id="FB1_2_1"><signal id="B1_SPECSIG"/><signal id="Selection1_SPECSIG" negated="ON"/><signal id="Selection0_SPECSIG"/></pterm><pterm id="FB1_2_2"><signal id="A1_SPECSIG"/><signal id="Selection1_SPECSIG"/><signal id="OpTxFX_DC2_SPECSIG"/></pterm><pterm id="FB1_2_3"><signal id="A1_SPECSIG"/><signal id="Selection1_SPECSIG" negated="ON"/><signal id="OpTxFX_DC2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_4"><signal id="A1_SPECSIG" negated="ON"/><signal id="Selection1_SPECSIG"/><signal id="OpTxFX_DC2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="B1_SPECSIG" negated="ON"/><signal id="Selection0_SPECSIG" negated="ON"/></pterm><equation id="Output1_SPECSIG"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/><eq_pterm ptindx="FB1_2_3"/><eq_pterm ptindx="FB1_2_4"/></d2></equation><equation id="OpTxFX_DC2_SPECSIG"><d2><eq_pterm ptindx="FB1_18_1"/></d2></equation></fblock><fblock id="FB2" inputUse="4" pinUse="6"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN38"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN36"><pterms pt1="FB2_3_1"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN37" pwr="LOW" sigUse="4" signal="Output0_SPECSIG"><pterms pt1="FB2_4_1" pt2="FB2_4_2" pt3="FB2_4_3" pt4="FB2_4_4" pt5="FB2_4_5"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN34"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN33"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN32"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN31"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN30"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN29"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN28"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN27"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN23"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN22"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN21"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN20"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN19"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="A0_SPECSIG"/><fbinput id="FB2_I2" signal="B0_SPECSIG"/><fbinput id="FB2_I3" signal="Selection0_SPECSIG"/><fbinput id="FB2_I4" signal="Selection1_SPECSIG"/><pterm id="FB2_3_1"><signal id="B0_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="Selection1_SPECSIG"/><signal id="Selection0_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4_1"><signal id="B0_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="Selection1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4_2"><signal id="B0_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="Selection1_SPECSIG"/></pterm><pterm id="FB2_4_3"><signal id="B0_SPECSIG"/><signal id="Selection1_SPECSIG" negated="ON"/><signal id="Selection0_SPECSIG"/></pterm><pterm id="FB2_4_4"><signal id="A0_SPECSIG"/><signal id="Selection1_SPECSIG" negated="ON"/><signal id="Selection0_SPECSIG"/></pterm><pterm id="FB2_4_5"><signal id="A0_SPECSIG" negated="ON"/><signal id="Selection1_SPECSIG"/><signal id="Selection0_SPECSIG"/></pterm><equation id="Output0_SPECSIG"><d2><eq_pterm ptindx="FB2_4_1"/><eq_pterm ptindx="FB2_4_2"/><eq_pterm ptindx="FB2_4_3"/><eq_pterm ptindx="FB2_4_4"/><eq_pterm ptindx="FB2_4_5"/><eq_pterm import="1" ptindx="FB2_3_1"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'logicGates.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xa95*xl-*-*" power="LOW" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="B0_SPECSIG" value="B&lt;0&gt;"/><specSig signal="A0_SPECSIG" value="A&lt;0&gt;"/><specSig signal="B1_SPECSIG" value="B&lt;1&gt;"/><specSig signal="A1_SPECSIG" value="A&lt;1&gt;"/><specSig signal="Selection1_SPECSIG" value="Selection&lt;1&gt;"/><specSig signal="Selection0_SPECSIG" value="Selection&lt;0&gt;"/><specSig signal="Output1_SPECSIG" value="Output&lt;1&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="Output0_SPECSIG" value="Output&lt;0&gt;"/><specSig signal="OpTxFX_DC2_SPECSIG" value="$OpTx$FX_DC$2"/></document>
