<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › cavium-octeon › executive › cvmx-interrupt-decodes.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cvmx-interrupt-decodes.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2009 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * Automatically generated functions useful for enabling</span>
<span class="cm"> * and decoding RSL_INT_BLOCKS interrupts.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/octeon/octeon.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/cvmx-gmxx-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-pcsx-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-pcsxx-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-spxx-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-stxx-defs.h&gt;</span>

<span class="cp">#ifndef PRINT_ERROR</span>
<span class="cp">#define PRINT_ERROR(format, ...)</span>
<span class="cp">#endif</span>


<span class="cm">/**</span>
<span class="cm"> * __cvmx_interrupt_gmxx_rxx_int_en_enable enables all interrupt bits in cvmx_gmxx_rxx_int_en_t</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">__cvmx_interrupt_gmxx_rxx_int_en_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="kt">int</span> <span class="n">block</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_int_en</span> <span class="n">gmx_rx_int_en</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_RXX_INT_REG</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">block</span><span class="p">),</span>
		       <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_RXX_INT_REG</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">block</span><span class="p">)));</span>
	<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN56XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_29_63 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">hg2cc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">hg2fld</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">undat</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">uneop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">unsop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bad_term</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bad_seq</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rem_fault</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">loc_fault</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pause_drp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_16_18 */</span>
		<span class="cm">/*gmx_rx_int_en.s.ifgerr = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.coldet = 1; // Collsion detect */</span>
		<span class="cm">/*gmx_rx_int_en.s.falerr = 1; // False carrier error or extend error after slottime */</span>
		<span class="cm">/*gmx_rx_int_en.s.rsverr = 1; // RGMII reserved opcodes */</span>
		<span class="cm">/*gmx_rx_int_en.s.pcterr = 1; // Bad Preamble / Protocol */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_9_9 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_5_6 */</span>
		<span class="cm">/*gmx_rx_int_en.s.fcserr = 1; // FCS errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">jabber</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_2_2 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">carext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_0_0 */</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN30XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_19_63 */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_dupx = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_spd = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_link = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.ifgerr = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.coldet = 1; // Collsion detect */</span>
		<span class="cm">/*gmx_rx_int_en.s.falerr = 1; // False carrier error or extend error after slottime */</span>
		<span class="cm">/*gmx_rx_int_en.s.rsverr = 1; // RGMII reserved opcodes */</span>
		<span class="cm">/*gmx_rx_int_en.s.pcterr = 1; // Bad Preamble / Protocol */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">niberr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.lenerr = 1; // Length errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">alnerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.fcserr = 1; // FCS errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">jabber</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">maxerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">carext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">minerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN50XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_20_63 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pause_drp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_dupx = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_spd = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_link = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.ifgerr = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.coldet = 1; // Collsion detect */</span>
		<span class="cm">/*gmx_rx_int_en.s.falerr = 1; // False carrier error or extend error after slottime */</span>
		<span class="cm">/*gmx_rx_int_en.s.rsverr = 1; // RGMII reserved opcodes */</span>
		<span class="cm">/*gmx_rx_int_en.s.pcterr = 1; // Bad Preamble / Protocol */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">niberr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_6_6 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">alnerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.fcserr = 1; // FCS errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">jabber</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_2_2 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">carext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_0_0 */</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_19_63 */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_dupx = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_spd = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_link = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.ifgerr = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.coldet = 1; // Collsion detect */</span>
		<span class="cm">/*gmx_rx_int_en.s.falerr = 1; // False carrier error or extend error after slottime */</span>
		<span class="cm">/*gmx_rx_int_en.s.rsverr = 1; // RGMII reserved opcodes */</span>
		<span class="cm">/*gmx_rx_int_en.s.pcterr = 1; // Bad Preamble / Protocol */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">niberr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.lenerr = 1; // Length errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">alnerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.fcserr = 1; // FCS errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">jabber</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">maxerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">carext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">minerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN31XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_19_63 */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_dupx = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_spd = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_link = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.ifgerr = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.coldet = 1; // Collsion detect */</span>
		<span class="cm">/*gmx_rx_int_en.s.falerr = 1; // False carrier error or extend error after slottime */</span>
		<span class="cm">/*gmx_rx_int_en.s.rsverr = 1; // RGMII reserved opcodes */</span>
		<span class="cm">/*gmx_rx_int_en.s.pcterr = 1; // Bad Preamble / Protocol */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">niberr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.lenerr = 1; // Length errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">alnerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.fcserr = 1; // FCS errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">jabber</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">maxerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">carext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">minerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_20_63 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pause_drp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_dupx = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_spd = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.phy_link = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.ifgerr = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.coldet = 1; // Collsion detect */</span>
		<span class="cm">/*gmx_rx_int_en.s.falerr = 1; // False carrier error or extend error after slottime */</span>
		<span class="cm">/*gmx_rx_int_en.s.rsverr = 1; // RGMII reserved opcodes */</span>
		<span class="cm">/*gmx_rx_int_en.s.pcterr = 1; // Bad Preamble / Protocol */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">niberr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.lenerr = 1; // Length errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">alnerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*gmx_rx_int_en.s.fcserr = 1; // FCS errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">jabber</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">maxerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">carext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">minerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN52XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_29_63 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">hg2cc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">hg2fld</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">undat</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">uneop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">unsop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bad_term</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bad_seq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rem_fault</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">loc_fault</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pause_drp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_16_18 */</span>
		<span class="cm">/*gmx_rx_int_en.s.ifgerr = 1; */</span>
		<span class="cm">/*gmx_rx_int_en.s.coldet = 1; // Collsion detect */</span>
		<span class="cm">/*gmx_rx_int_en.s.falerr = 1; // False carrier error or extend error after slottime */</span>
		<span class="cm">/*gmx_rx_int_en.s.rsverr = 1; // RGMII reserved opcodes */</span>
		<span class="cm">/*gmx_rx_int_en.s.pcterr = 1; // Bad Preamble / Protocol */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_9_9 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_5_6 */</span>
		<span class="cm">/*gmx_rx_int_en.s.fcserr = 1; // FCS errors are handled when we get work */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">jabber</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_2_2 */</span>
		<span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">carext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping gmx_rx_int_en.s.reserved_0_0 */</span>
	<span class="p">}</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_RXX_INT_EN</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">block</span><span class="p">),</span> <span class="n">gmx_rx_int_en</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> * __cvmx_interrupt_pcsx_intx_en_reg_enable enables all interrupt bits in cvmx_pcsx_intx_en_reg_t</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">__cvmx_interrupt_pcsx_intx_en_reg_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="kt">int</span> <span class="n">block</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_pcsx_intx_en_reg</span> <span class="n">pcs_int_en_reg</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_PCSX_INTX_REG</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">block</span><span class="p">),</span>
		       <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_PCSX_INTX_REG</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">block</span><span class="p">)));</span>
	<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN56XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping pcs_int_en_reg.s.reserved_12_63 */</span>
		<span class="cm">/*pcs_int_en_reg.s.dup = 1; // This happens during normal operation */</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">sync_bad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">an_bad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rxlock_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rxbad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*pcs_int_en_reg.s.rxerr_en = 1; // This happens during normal operation */</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txbad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txfifo_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txfifu_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">an_err_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*pcs_int_en_reg.s.xmit_en = 1; // This happens during normal operation */</span>
		<span class="cm">/*pcs_int_en_reg.s.lnkspd_en = 1; // This happens during normal operation */</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN52XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping pcs_int_en_reg.s.reserved_12_63 */</span>
		<span class="cm">/*pcs_int_en_reg.s.dup = 1; // This happens during normal operation */</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">sync_bad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">an_bad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rxlock_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rxbad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*pcs_int_en_reg.s.rxerr_en = 1; // This happens during normal operation */</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txbad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txfifo_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txfifu_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">an_err_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*pcs_int_en_reg.s.xmit_en = 1; // This happens during normal operation */</span>
		<span class="cm">/*pcs_int_en_reg.s.lnkspd_en = 1; // This happens during normal operation */</span>
	<span class="p">}</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_PCSX_INTX_EN_REG</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">block</span><span class="p">),</span> <span class="n">pcs_int_en_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> * __cvmx_interrupt_pcsxx_int_en_reg_enable enables all interrupt bits in cvmx_pcsxx_int_en_reg_t</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">__cvmx_interrupt_pcsxx_int_en_reg_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_pcsxx_int_en_reg</span> <span class="n">pcsx_int_en_reg</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_PCSXX_INT_REG</span><span class="p">(</span><span class="n">index</span><span class="p">),</span>
		       <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_PCSXX_INT_REG</span><span class="p">(</span><span class="n">index</span><span class="p">)));</span>
	<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN56XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping pcsx_int_en_reg.s.reserved_6_63 */</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">algnlos_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">synlos_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bitlckls_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rxsynbad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rxbad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txflt_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN52XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping pcsx_int_en_reg.s.reserved_6_63 */</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">algnlos_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">synlos_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">bitlckls_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* Happens if XAUI module is not installed */</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rxsynbad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rxbad_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">txflt_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_PCSXX_INT_EN_REG</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">pcsx_int_en_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * __cvmx_interrupt_spxx_int_msk_enable enables all interrupt bits in cvmx_spxx_int_msk_t</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">__cvmx_interrupt_spxx_int_msk_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_int_msk</span> <span class="n">spx_int_msk</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_REG</span><span class="p">(</span><span class="n">index</span><span class="p">),</span>
		       <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_REG</span><span class="p">(</span><span class="n">index</span><span class="p">)));</span>
	<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping spx_int_msk.s.reserved_12_63 */</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">syncerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">tpaovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rsverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">drwnng</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clserr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spiovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping spx_int_msk.s.reserved_2_3 */</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">abnorm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prtnxa</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping spx_int_msk.s.reserved_12_63 */</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">syncerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">tpaovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rsverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">drwnng</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clserr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spiovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Skipping spx_int_msk.s.reserved_2_3 */</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">abnorm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prtnxa</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">spx_int_msk</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
<span class="p">}</span>
<span class="cm">/**</span>
<span class="cm"> * __cvmx_interrupt_stxx_int_msk_enable enables all interrupt bits in cvmx_stxx_int_msk_t</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">__cvmx_interrupt_stxx_int_msk_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_stxx_int_msk</span> <span class="n">stx_int_msk</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_REG</span><span class="p">(</span><span class="n">index</span><span class="p">),</span>
		       <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_REG</span><span class="p">(</span><span class="n">index</span><span class="p">)));</span>
	<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping stx_int_msk.s.reserved_8_63 */</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">frmerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">unxfrm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">nosync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">datovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrbst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Skipping stx_int_msk.s.reserved_8_63 */</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">frmerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">unxfrm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">nosync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">datovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrbst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">stx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">stx_int_msk</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
