# 10.26. Special Registers: %pm0_64 … %pm7_64

## 10.26. [Special Registers: `%pm0_64` … `%pm7_64`](https://docs.nvidia.com/cuda/parallel-thread-execution/#special-registers-pm0-64-pm7-64)[](https://docs.nvidia.com/cuda/parallel-thread-execution/#special-registers-pm0-64-pm7-64 "Permalink to this headline")

`%pm0_64` … `%pm7_64`

64 bit Performance monitoring counters.

Syntax (predefined)

```
.sreg .u64 %pm0_64;
.sreg .u64 %pm1_64;
.sreg .u64 %pm2_64;
.sreg .u64 %pm3_64;
.sreg .u64 %pm4_64;
.sreg .u64 %pm5_64;
.sreg .u64 %pm6_64;
.sreg .u64 %pm7_64;
```

Copy to clipboard

Description

Special registers `%pm0_64` … `%pm7_64` are unsigned 64-bit read-only performance monitor
counters. Their behavior is currently undefined.

Notes

The lower 32bits of `%pm0_64` … `%pm7_64` are identical to `%pm0` … `%pm7`.

PTX ISA Notes

`%pm0_64` … `%pm7_64` introduced in PTX ISA version 4.0.

Target ISA Notes

`%pm0_64` … `%pm7_64` require `sm_50` or higher.

Examples

```
mov.u32  r1,%pm0_64;
mov.u32  r1,%pm7_64;
```

Copy to clipboard