#ifndef m2s_creative_ddr_top_HW_PLATFORM_H_
#define m2s_creative_ddr_top_HW_PLATFORM_H_
/*****************************************************************************
*
*Created by Microsemi SmartDesign  Tue May 23 14:41:31 2023
*
*Memory map specification for peripherals in m2s_creative_ddr_top
*/

/*-----------------------------------------------------------------------------
* CM3 subsystem memory map
* Initiator(s) for this subsystem: CM3 FABRIC2MSSFIC2 
*---------------------------------------------------------------------------*/
#define COREUARTAPB_C0_0                0x50001000U
#define COREGPIO_C0_0                   0x50002000U
#define CORETIMER_C0_0                  0x50003000U
#define CORESPI_C1_0                    0x50005000U
#define CORESPI_C0_0                    0x50006000U
#define DDR_MSS_SB_MSS_0                0x40020800U


#endif /* m2s_creative_ddr_top_HW_PLATFORM_H_*/
