{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"wave_lin",
				"wave_lines_stored"
			],
			[
				"prod",
				"produce_pwl_edge"
			],
			[
				"dac",
				"dac_samples"
			],
			[
				"produ",
				"produce_trig_edge"
			],
			[
				"pro",
				"produce_pwl_edge"
			],
			[
				"seen",
				"seen_first_sample"
			],
			[
				"seen_fir",
				"seen_first_sample"
			],
			[
				"valid_dac",
				"valid_dac_edge"
			],
			[
				"wres",
				"wresp_valid_out"
			],
			[
				"waddr_pack",
				"waddr_valid_packet"
			],
			[
				"NUM",
				"NUM_OF_POINTS"
			],
			[
				"curr",
				"curr_expected_batch"
			],
			[
				"BUFFT",
				"BUFFT_POLL_WAIT"
			],
			[
				"bufft",
				"bufft_valid_clear"
			],
			[
				"BUFF",
				"BUFF_TIME_VALID_ID"
			],
			[
				"rtl_",
				"rtl_write_reqs"
			],
			[
				"SDC",
				"SDC_VALID_ID"
			],
			[
				"sd",
				"sdc_if"
			],
			[
				"c",
				"cmc_if"
			],
			[
				"cm",
				"cmc_if"
			],
			[
				"ADDR",
				"ADDR_VALID"
			],
			[
				"wd",
				"wd_transmit"
			],
			[
				"test",
				"test2"
			],
			[
				"batch",
				"batch_num"
			],
			[
				"wave",
				"wave_lines_stored"
			],
			[
				"corr",
				"correct_edge"
			],
			[
				"exp",
				"expected_batches"
			],
			[
				"valid",
				"valid_dac_batch"
			],
			[
				"PWL",
				"PWL_BRAM_DEPTH"
			],
			[
				"lim",
				"limit_index"
			],
			[
				"add",
				"addr_map"
			],
			[
				"prev",
				"prev_bs"
			],
			[
				"ila",
				"curr_ila_bsize"
			],
			[
				"SDC_",
				"SDC_VALID_ID"
			],
			[
				"SEND",
				"SEND_SDC"
			],
			[
				"buff",
				"buff_timestamp_writereq"
			],
			[
				"buf",
				"bufft"
			],
			[
				"CHAN",
				"CHAN_MUX_BASE_ID"
			],
			[
				"BUFF_TIME",
				"BUFF_TIME_BASE_ID"
			],
			[
				"cha",
				"chan_mux_valid"
			],
			[
				"chan",
				"chan_mux_width"
			],
			[
				"sdc",
				"sdc_data_width"
			],
			[
				"run",
				"run_pwl"
			],
			[
				"total",
				"total_wrong"
			],
			[
				"rand",
				"rand_seeds"
			],
			[
				"seed",
				"seed_base"
			],
			[
				"max",
				"max_burst_size"
			],
			[
				"wdata",
				"wdata_out"
			],
			[
				"ila_b",
				"ila_burst_size"
			],
			[
				"sample",
				"samples_will_store"
			],
			[
				"samples",
				"samples_left_to_store"
			],
			[
				"samples_left",
				"samples_left_to_store"
			],
			[
				"samples_lef",
				"samples_left_to_store_in_section"
			],
			[
				"SAMP",
				"SAMPLES_IN_SECT"
			],
			[
				"samples_to",
				"samples_will_store"
			],
			[
				"BATCH",
				"BATCH_SAMPLES"
			],
			[
				"SAMPLES",
				"SAMPLES_IN_SECT"
			],
			[
				"cur",
				"curr_ila_bsize"
			],
			[
				"SAMPLE_NI",
				"SAMPLES_IN_SECT"
			],
			[
				"SAMPLE",
				"SAMPLES_IN_SECT"
			],
			[
				"nxt",
				"nxt_samples_buffer"
			],
			[
				"pwlr",
				"pwlrun_rdy"
			],
			[
				"trig",
				"trig_rdy"
			],
			[
				"see",
				"seeds_rdy"
			],
			[
				"intr",
				"intrp_calc_regs"
			],
			[
				"WAVE",
				"WAVE_SECTS"
			],
			[
				"int",
				"intrp_calc_regs"
			],
			[
				"DAC",
				"DAC_ILA_RESP_VALID_ID"
			],
			[
				"rtl_rd",
				"rtl_rd_out"
			],
			[
				"write",
				"rtl_write_reqs_full"
			],
			[
				"is",
				"is_RRO"
			],
			[
				"got",
				"got_first_batch"
			],
			[
				"got_",
				"got_first_batch"
			],
			[
				"rtl",
				"rtl_read_reqs"
			],
			[
				"rtl_rea",
				"rtl_read_reqs_full"
			],
			[
				"rtl_read",
				"rtl_read_reqs_full"
			],
			[
				"PS",
				"PS_SEED_VALID_ID"
			],
			[
				"H",
				"HALT_DAC"
			],
			[
				"IDLE",
				"IDLE_I"
			],
			[
				"shut",
				"shutdown_pwl"
			],
			[
				"sa",
				"sample_in_base_ptr"
			],
			[
				"BATH",
				"BATCH_SAMPLES"
			],
			[
				"r",
				"rst"
			],
			[
				"batc",
				"batch_comb"
			],
			[
				"dra",
				"draw_pwl"
			],
			[
				"adjus",
				"adjusted_points"
			],
			[
				"mk",
				"mk_pwl_path"
			],
			[
				"samp",
				"samples_left_to_store"
			],
			[
				"BATHC",
				"BATCH_SAMPLES"
			],
			[
				"pwl_",
				"pwl_cmd_buff"
			],
			[
				"wave_line",
				"wave_lines_stored"
			],
			[
				"wav",
				"wave_bram_addr_reg"
			],
			[
				"wave_li",
				"wave_lines_stored"
			],
			[
				"sampl",
				"samples_stored"
			],
			[
				"val",
				"valid_dac_batch"
			],
			[
				"wave_br",
				"wave_bram_en"
			],
			[
				"dma",
				"dma_buff_long"
			],
			[
				"sto",
				"wave_lines_stored"
			],
			[
				"wave_bram",
				"wave_bram_addr"
			],
			[
				"pwl",
				"pwlSendState"
			],
			[
				"poin",
				"point_positive"
			],
			[
				"point",
				"point_positive"
			],
			[
				"BA",
				"BATCH_SAMPLES"
			],
			[
				"BAT",
				"BATCH_SAMPLES"
			],
			[
				"vali",
				"valid_pipe"
			],
			[
				"pw",
				"pwl_tlast"
			],
			[
				"pwl_td",
				"pwl_tdata"
			],
			[
				"batche",
				"batches_codes"
			],
			[
				"DON",
				"DONE_PWL"
			],
			[
				"wadd",
				"waddr_valid_packet"
			],
			[
				"wave_",
				"wave_bram_en"
			],
			[
				"wave_bra",
				"wave_bram_addr"
			],
			[
				"wa",
				"wave_lines_stored"
			],
			[
				"BATC",
				"BATCH_SAMPLES"
			],
			[
				"BAC",
				"BATCH_SAMPLES"
			],
			[
				"currs",
				"curr_sample_pair"
			],
			[
				"sam",
				"samples_to_store"
			],
			[
				"cu",
				"curr_sample_pair"
			],
			[
				"produc",
				"produce_trig_wave"
			],
			[
				"SKIP",
				"SKIP_ILA_TEST"
			],
			[
				"time",
				"timeline_ptr"
			],
			[
				"bat",
				"batch_out_valid"
			],
			[
				"PS_SEED_VL",
				"PS_SEED_VALID_ADDR"
			],
			[
				"PS_SE",
				"PS_SEED_BASE_ADDR"
			],
			[
				"produce",
				"produce_pwl"
			],
			[
				"DAT",
				"DATA_PER_BUS"
			],
			[
				"DATA",
				"DATA_PER_BUS"
			],
			[
				"ini",
				"init_samples"
			]
		]
	},
	"buffers":
	[
		{
			"file": "src/mem_layout.sv",
			"settings":
			{
				"buffer_size": 13447,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			},
			"undo_stack":
			[
				[
					3,
					1,
					"left_delete",
					null,
					"AQAAANUMAAAAAAAA1QwAAAAAAAABAAAAMA",
					"AQAAAAAAAAABAAAA1gwAAAAAAADWDAAAAAAAAAAAAAAAAPC/"
				],
				[
					4,
					1,
					"insert",
					{
						"characters": "1"
					},
					"AQAAANUMAAAAAAAA1gwAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAA1QwAAAAAAADVDAAAAAAAAAAAAAAAAPC/"
				],
				[
					5,
					1,
					"left_delete",
					null,
					"AQAAANUMAAAAAAAA1QwAAAAAAAABAAAAMQ",
					"AQAAAAAAAAABAAAA1gwAAAAAAADWDAAAAAAAAAAAAAAAAPC/"
				],
				[
					6,
					1,
					"insert",
					{
						"characters": "0"
					},
					"AQAAANUMAAAAAAAA1gwAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAA1QwAAAAAAADVDAAAAAAAAAAAAAAAAPC/"
				],
				[
					7,
					1,
					"insert",
					{
						"characters": "01"
					},
					"AgAAANYMAAAAAAAA1wwAAAAAAAAAAAAA1wwAAAAAAADYDAAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAA1gwAAAAAAADWDAAAAAAAAAAAAAAAAPC/"
				],
				[
					8,
					2,
					"left_delete",
					null,
					"AgAAANcMAAAAAAAA1wwAAAAAAAABAAAAMdYMAAAAAAAA1gwAAAAAAAABAAAAMA",
					"AQAAAAAAAAABAAAA2AwAAAAAAADYDAAAAAAAAAAAAAAAAPC/"
				],
				[
					9,
					1,
					"insert",
					{
						"characters": "1"
					},
					"AQAAANYMAAAAAAAA1wwAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAA1gwAAAAAAADWDAAAAAAAAAAAAAAAAPC/"
				],
				[
					10,
					2,
					"left_delete",
					null,
					"AgAAANYMAAAAAAAA1gwAAAAAAAABAAAAMdUMAAAAAAAA1QwAAAAAAAABAAAAMA",
					"AQAAAAAAAAABAAAA1wwAAAAAAADXDAAAAAAAAAAAAAAAAPC/"
				],
				[
					11,
					1,
					"insert",
					{
						"characters": "1"
					},
					"AQAAANUMAAAAAAAA1gwAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAA1QwAAAAAAADVDAAAAAAAAAAAAAAAAPC/"
				]
			]
		},
		{
			"file": "src/top_level.sv",
			"settings":
			{
				"buffer_size": 8274,
				"line_ending": "Windows"
			}
		},
		{
			"file": "sim/Testing_Suites/sys_tb.sv",
			"settings":
			{
				"buffer_size": 41061,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			},
			"undo_stack":
			[
				[
					14,
					1,
					"paste",
					null,
					"AgAAAJ6LAAAAAAAArIsAAAAAAAAAAAAArIsAAAAAAACsiwAAAAAAAA8AAABwcm9kdWNlX3JzX2VkZ2U",
					"AQAAAAAAAAABAAAAnosAAAAAAACtiwAAAAAAAAAAAAAAAPC/"
				],
				[
					17,
					8,
					"left_delete",
					null,
					"CAAAAJNnAAAAAAAAk2cAAAAAAACjAAAAaWYgKHRpbWVyID09NTApIGJlZ2luCiAgICAgICAgICAgICAgICAgICAgICAgICAgICB0aW1lciA8PSAwOyAKICAgICAgICAgICAgICAgICAgICAgICAgICAgIHRlc3RTdGF0ZSA8PSBDSEVDSzsKICAgICAgICAgICAgICAgICAgICAgICAgZW5kIGVsc2UgdGltZXIgPD0gdGltZXIgKyAxO49nAAAAAAAAj2cAAAAAAAAEAAAAICAgIItnAAAAAAAAi2cAAAAAAAAEAAAAICAgIIdnAAAAAAAAh2cAAAAAAAAEAAAAICAgIINnAAAAAAAAg2cAAAAAAAAEAAAAICAgIH9nAAAAAAAAf2cAAAAAAAAEAAAAICAgIHtnAAAAAAAAe2cAAAAAAAAEAAAAICAgIHpnAAAAAAAAemcAAAAAAAABAAAACg",
					"AQAAAAAAAAABAAAAk2cAAAAAAAA2aAAAAAAAAAAAAAAAAPC/"
				],
				[
					21,
					1,
					"toggle_comment",
					{
						"block": false
					},
					"LgAAAN10AAAAAAAA3XQAAAAAAAADAAAALy8ggXQAAAAAAACBdAAAAAAAAAMAAAAvLyDdcwAAAAAAAN1zAAAAAAAAAwAAAC8vIIFzAAAAAAAAgXMAAAAAAAADAAAALy8gwXIAAAAAAADBcgAAAAAAAAMAAAAvLyBlcgAAAAAAAGVyAAAAAAAAAwAAAC8vIEVyAAAAAAAARXIAAAAAAAADAAAALy8gvHEAAAAAAAC8cQAAAAAAAAMAAAAvLyBvcQAAAAAAAG9xAAAAAAAAAwAAAC8vIE9xAAAAAAAAT3EAAAAAAAADAAAALy8gHHEAAAAAAAAccQAAAAAAAAMAAAAvLyDecAAAAAAAAN5wAAAAAAAAAwAAAC8vIKJwAAAAAAAAonAAAAAAAAADAAAALy8gWXAAAAAAAABZcAAAAAAAAAMAAAAvLyANcAAAAAAAAA1wAAAAAAAAAwAAAC8vIO1vAAAAAAAA7W8AAAAAAAADAAAALy8gum8AAAAAAAC6bwAAAAAAAAMAAAAvLyB8bwAAAAAAAHxvAAAAAAAAAwAAAC8vIENvAAAAAAAAQ28AAAAAAAADAAAALy8g924AAAAAAAD3bgAAAAAAAAMAAAAvLyCrbgAAAAAAAKtuAAAAAAAAAwAAAC8vIIxuAAAAAAAAjG4AAAAAAAADAAAALy8gWW4AAAAAAABZbgAAAAAAAAMAAAAvLyAbbgAAAAAAABtuAAAAAAAAAwAAAC8vIMptAAAAAAAAym0AAAAAAAADAAAALy8gY20AAAAAAABjbQAAAAAAAAMAAAAvLyABbQAAAAAAAAFtAAAAAAAAAwAAAC8vIOJsAAAAAAAA4mwAAAAAAAADAAAALy8gr2wAAAAAAACvbAAAAAAAAAMAAAAvLyBxbAAAAAAAAHFsAAAAAAAAAwAAAC8vIDhsAAAAAAAAOGwAAAAAAAADAAAALy8g8WsAAAAAAADxawAAAAAAAAMAAAAvLyC1awAAAAAAALVrAAAAAAAAAwAAAC8vIJVrAAAAAAAAlWsAAAAAAAADAAAALy8gYmsAAAAAAABiawAAAAAAAAMAAAAvLyAkawAAAAAAACRrAAAAAAAAAwAAAC8vIOdqAAAAAAAA52oAAAAAAAADAAAALy8glmoAAAAAAACWagAAAAAAAAMAAAAvLyBNagAAAAAAAE1qAAAAAAAAAwAAAC8vIBNqAAAAAAAAE2oAAAAAAAADAAAALy8g4GkAAAAAAADgaQAAAAAAAAMAAAAvLyC1aQAAAAAAALVpAAAAAAAAAwAAAC8vIGhpAAAAAAAAaGkAAAAAAAADAAAALy8gz2gAAAAAAADPaAAAAAAAAAMAAAAvLyAxaAAAAAAAADFoAAAAAAAAAwAAAC8vIJNnAAAAAAAAk2cAAAAAAAADAAAALy8g",
					"AQAAAAAAAAABAAAAp2cAAAAAAADxdAAAAAAAAAAAAAAAAPC/"
				]
			]
		},
		{
			"file": "sim/Testing_Suites/sys_probe_tb.sv",
			"settings":
			{
				"buffer_size": 5333,
				"line_ending": "Windows"
			}
		},
		{
			"file": "sim/Testing_Suites/slave_tb.sv",
			"settings":
			{
				"buffer_size": 27327,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			},
			"undo_stack":
			[
				[
					6,
					1,
					"insert",
					{
						"characters": "\n"
					},
					"BAAAAK8SAAAAAAAAsBIAAAAAAAAAAAAAsBIAAAAAAAC0EgAAAAAAAAAAAACwEgAAAAAAALASAAAAAAAABAAAAAkJCQmwEgAAAAAAALMSAAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAArxIAAAAAAACvEgAAAAAAAAAAAAAAAPC/"
				],
				[
					7,
					1,
					"paste",
					null,
					"AQAAALMSAAAAAAAApRMAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAAsxIAAAAAAACzEgAAAAAAAAAAAAAAAPC/"
				],
				[
					13,
					1,
					"paste",
					null,
					"AgAAAMgSAAAAAAAA0hIAAAAAAAAAAAAA0hIAAAAAAADSEgAAAAAAABAAAABTQ0FMRV9EQUNfT1VUX0lE",
					"AQAAAAAAAAABAAAAyBIAAAAAAADYEgAAAAAAAAAAAAAAAPC/"
				],
				[
					23,
					2,
					"left_delete",
					null,
					"AgAAANMSAAAAAAAA0xIAAAAAAAApAAAAJiYgd2RfaWYuZGF0YV90b19zZW5kID4gYE1BWF9TQ0FMRV9GQUNUT1LSEgAAAAAAANISAAAAAAAAAQAAACA",
					"AQAAAAAAAAABAAAA/BIAAAAAAADTEgAAAAAAAAAAAAAAAPC/"
				],
				[
					28,
					1,
					"left_delete",
					null,
					"AQAAAAoTAAAAAAAAChMAAAAAAAAQAAAATUFYX1NDQUxFX0ZBQ1RPUg",
					"AQAAAAAAAAABAAAAChMAAAAAAAAaEwAAAAAAAAAAAAAAAPC/"
				],
				[
					29,
					1,
					"paste",
					null,
					"AQAAAAoTAAAAAAAAGhMAAAAAAAAAAAAA",
					"AQAAAAAAAAABAAAAChMAAAAAAAAKEwAAAAAAAAAAAAAAAPC/"
				],
				[
					34,
					1,
					"paste",
					null,
					"AgAAADUTAAAAAAAARRMAAAAAAAAAAAAARRMAAAAAAABFEwAAAAAAABAAAABNQVhfU0NBTEVfRkFDVE9S",
					"AQAAAAAAAAABAAAANRMAAAAAAABFEwAAAAAAAAAAAAAAAPC/"
				]
			]
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"",
				"ArcticTypescript: Go to third error"
			],
			[
				"Package Control: ",
				"Package Control: Disable Package"
			],
			[
				"packa",
				"Package Control: Remove Package"
			],
			[
				"type",
				"Set Syntax: TypeScript"
			],
			[
				"package",
				"Package Control: Install Package"
			],
			[
				"install",
				"Package Control: Install Package"
			],
			[
				"reposi",
				"Package Control: Add Repository"
			],
			[
				"pack",
				"Package Control: Install Package"
			],
			[
				"package Control: ",
				"Package Control: Install Package"
			],
			[
				"package Control: Up",
				"Package Control: Upgrade Package"
			]
		],
		"width": 0.0
	},
	"console":
	{
		"height": 0.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/sim",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/sim/Testing_Suites",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/src"
	],
	"file_history":
	[
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/src/DAC_Interface.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/sim/Testing_Suites/sys_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/sim/Testing_Suites/ts_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/src/pwl_generator.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/sim/Testing_Suites/sys_probe_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/src/top_level.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/sim/Testing_Suites/slave_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/rfsoc_daq/src/stephen_rtl/src/mem_layout.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/mem_layout.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/axi_receive.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/ADC_Interface.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/sys_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/ts_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/sys_probe_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/DataAcquisitionUI.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/DataAcquisitionOverlay.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/magic_pen.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/pwl_generator.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/top_level.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/top_level_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/ps_interface.v",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/sys.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/pwl2_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/axi_slave.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/adc_intf_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/addr_layout.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/slave_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/pwl_formatter.py",
		"/C/Users/skand/OneDrive/Desktop/ExampleOverlay.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/DataAcquisitionUI.py.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/DataAcquisitionOverlay_TEST.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/DataConverterOverlay_TEST.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/RF_FrontendUI.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/DataConverterOverlay.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/.gitignore",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/edge_detect.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/edetect_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/DAC_Interface.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/axi_recieve_transmit_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/Recieve_Transmit_IF.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/Axis_IF.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/axi_transmit.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/pwl_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/addr_visuals.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/BRAM_util_calc.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/twg_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/dac_intf_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/poster_parser.py",
		"/C/Users/skand/Downloads/poster_parser.py",
		"/C/Users/skand/OneDrive/Desktop/Classes/8.13/EXP2(NMR)_PART4/T2Analysis.py",
		"/C/Users/skand/OneDrive/Desktop/Classes/8.13/EXP3(Cosmic Watch)/randNumGen.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/pwl_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/ps_reqhandler.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/ila.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/Axi_IF.sv",
		"/C/Users/skand/OneDrive/Desktop/synth_log.txt",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/Dma_IF.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/delayAccuracyAnalysis.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/trig_wave_gen.sv",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.115/CopyBots/Server_Side/mouseTracker.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/skandeh@18.25.24.40",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/test.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/funcationCallFormatter.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/probe_counter.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/dacbug_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/intf_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/ila_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/xilinx_single_port_ram_read_first.v",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/DMA_IF.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/git@github.comqnngroupproj-DMA_testing.git/axi_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/tcl_files/mk_vcd.tcl",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/axi_rt_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/sys_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/axi_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/Python_Files/redo.py",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/LFSR.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/data_splicer.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/oscillate_sig.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/ila2_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/signal_splitter.v",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/stw_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/lfsr_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/axi_stream.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/counter.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/example/sim/ex_tb2.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/example/sim/ex_tb1.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/example/src/and.sv",
		"/C/Users/skand/Downloads/svunit-master/svunit-master/ex_tb1_unit_test.sv",
		"/C/Users/skand/Downloads/svunit-master/svunit-master/ex_tb1 - Copy.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/example/src/and - Copy.sv",
		"/C/Users/skand/OneDrive/Desktop/exampleSVProject/src/mac_nogate.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/exampleANDProject/src/and.sv",
		"/C/Users/skand/OneDrive/Desktop/exampleANDProject/src/and.sv",
		"/C/Users/skand/OneDrive/Desktop/exampleANDProject/src/axi_stream.sv",
		"/C/Users/skand/OneDrive/Desktop/exampleANDProject/sim/ex_tb.sv",
		"/C/Users/skand/OneDrive/Desktop/exampleSVProject/sim/ex_tb.sv",
		"/C/Users/skand/OneDrive/Desktop/exampleSVProject/src/mem_header.sv",
		"/C/Users/skand/Downloads/Recitation19_MC.key",
		"/C/Users/skand/OneDrive/Desktop/exampleSVProject/src/ex.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/ila_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/out_files/mem_header_test.svh",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/example/ex_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/psReqHandler.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/mem_reqhandler.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/example/ex.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/axi_receive_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/sim/Testing_Suites/axi_transmit_tb.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/src/decode.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/out_files/mem_header.svh",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.111/lab04/src/center_of_mass.sv",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.111/lab04/src/scale.sv",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/mem_header.svh",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/user/call.c",
		"/C/Users/skand/OneDrive/Documents/GitHub/Time-Domain-Reflectrometry-/ADC-DAC/src/oldcode.txt",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/kalloc.c",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/memlayout.h",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/src/DRAM_Interface.sv",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/trampoline.S",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/trap.c",
		"/C/Users/skand/OneDrive/Documents/GitHub/Terminal_on_TOT/TOT/src/instCache.sv",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/proc.c",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/sysproc.c",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/user/call.asm",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/vm.c",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/proc.h",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/kernel/syscall.c",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/user/user.h",
		"/C/Users/skand/OneDrive/Desktop/Classes/6.181/xv6-labs-2023/user/ulib.c"
	],
	"find":
	{
		"height": 27.3333333333
	},
	"find_in_files":
	{
		"height": 142.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": true,
		"find_history":
		[
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
		],
		"reverse": false,
		"scrollbar_highlights": true,
		"show_context": true,
		"use_buffer2": true,
		"use_gitignore": true,
		"whole_word": true,
		"wrap": true
	},
	"groups":
	[
		{
			"sheets":
			[
				{
					"buffer": 0,
					"file": "src/mem_layout.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 13447,
						"regions":
						{
						},
						"selection":
						[
							[
								3256,
								3272
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"stack_multiselect": true,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "src/top_level.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 8274,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"stack_multiselect": false,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "sim/Testing_Suites/sys_tb.sv",
					"selected": true,
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 41061,
						"regions":
						{
						},
						"selection":
						[
							[
								1694,
								1694
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 318.666666667,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"stack_multiselect": false,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "sim/Testing_Suites/sys_probe_tb.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 5333,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"stack_multiselect": false,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "sim/Testing_Suites/slave_tb.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 27327,
						"regions":
						{
						},
						"selection":
						[
							[
								4933,
								4933
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 4,
							"translate_tabs_to_spaces": false
						},
						"translation.x": 98.0,
						"translation.y": 1318.66666667,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"stack_multiselect": false,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 27.3333333333
	},
	"input":
	{
		"height": 50.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "daq_proj.sublime-project",
	"replace":
	{
		"height": 50.6666666667
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 500.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"",
				"C:\\Users\\skand\\OneDrive\\Desktop\\Classes\\6.181\\6.181.sublime-project"
			]
		],
		"width": 380.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": true,
	"show_tabs": true,
	"side_bar_visible": false,
	"side_bar_width": 266.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
