<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_rm_irq</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__tisci__rm__irq.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">tisci_rm_irq<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>DMSC controls the power management, security and resource management of the device. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures peripherals within the interrupt subsystem according to the valid configuration provided. The following <a class="el" href="structtisci__msg__rm__irq__set__req.html#a586a03405c16b044a001190193db23ac">tisci_msg_rm_irq_set_req::valid_params</a> valid bit combinations are allowed: Interrupt Router Mux Configuration - Configures an IR input to output mux connection where the IR input is the src_index and the IR output is the dst_host_irq. Both the src_id and the dst_id must be the device ID of the IR being configured. <a class="el" href="structtisci__msg__rm__irq__set__req.html#ae7f91ea3de878ab6f3525939d9030697">tisci_msg_rm_irq_set_req::dst_id</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#a62a7dd1b25a07c6024b28773efdc13ab">tisci_msg_rm_irq_set_req::dst_host_irq</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#af700bb2fb1a20b48d711ed385d355b33">tisci_msg_rm_irq_set_req::ia_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#aaff2080465f2763d2bee3d8c98c0c967">tisci_msg_rm_irq_set_req::vint</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac4fb8ad277627e42e78dcc7e169c115b">tisci_msg_rm_irq_set_req::global_event</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac7b49622ee7df7581bf49e7f9d3028a3">tisci_msg_rm_irq_set_req::vint_status_bit_index</a> valid bit == SFALSE Event to VINT Mapping Only - Configure peripheral OES register and add an event mapping to an IA VINT <a class="el" href="structtisci__msg__rm__irq__set__req.html#ae7f91ea3de878ab6f3525939d9030697">tisci_msg_rm_irq_set_req::dst_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#a62a7dd1b25a07c6024b28773efdc13ab">tisci_msg_rm_irq_set_req::dst_host_irq</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#af700bb2fb1a20b48d711ed385d355b33">tisci_msg_rm_irq_set_req::ia_id</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#aaff2080465f2763d2bee3d8c98c0c967">tisci_msg_rm_irq_set_req::vint</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac4fb8ad277627e42e78dcc7e169c115b">tisci_msg_rm_irq_set_req::global_event</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac7b49622ee7df7581bf49e7f9d3028a3">tisci_msg_rm_irq_set_req::vint_status_bit_index</a> valid bit == STRUE OES Register Programming Only - Only programs the OES register of the source. Useful for setting UDMAP trigger events and any other events that are not translated to the interrupt domain: <a class="el" href="structtisci__msg__rm__irq__set__req.html#ae7f91ea3de878ab6f3525939d9030697">tisci_msg_rm_irq_set_req::dst_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#a62a7dd1b25a07c6024b28773efdc13ab">tisci_msg_rm_irq_set_req::dst_host_irq</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#af700bb2fb1a20b48d711ed385d355b33">tisci_msg_rm_irq_set_req::ia_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#aaff2080465f2763d2bee3d8c98c0c967">tisci_msg_rm_irq_set_req::vint</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac4fb8ad277627e42e78dcc7e169c115b">tisci_msg_rm_irq_set_req::global_event</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac7b49622ee7df7581bf49e7f9d3028a3">tisci_msg_rm_irq_set_req::vint_status_bit_index</a> valid bit == SFALSE.  <a href="structtisci__msg__rm__irq__set__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__irq__set__resp.html">tisci_msg_rm_irq_set_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to setting a peripheral to processor interrupt.  <a href="structtisci__msg__rm__irq__set__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__irq__release__req.html">tisci_msg_rm_irq_release_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases interrupt peripheral resources according to the valid configuration provided. The following <a class="el" href="structtisci__msg__rm__irq__release__req.html#a096254515321991a0a31404e1182b36a">tisci_msg_rm_irq_release_req::valid_params</a> valid bit combinations are allowed: Interrupt Router Mux Release - Release an IR input to output mux connection where the IR input is the src_index and the IR output is the dst_host_irq. Both the src_id and the dst_id must be the device ID of the IR being configured. <a class="el" href="structtisci__msg__rm__irq__release__req.html#aeb6d1162fe3ab446ab971a741268db17">tisci_msg_rm_irq_release_req::dst_id</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ad6bdba00125ee1518882b49834651aae">tisci_msg_rm_irq_release_req::dst_host_irq</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#aec0a2053d378e1301e94a0a82177a207">tisci_msg_rm_irq_release_req::ia_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ac16b3c0c07f0e72379a938c824522944">tisci_msg_rm_irq_release_req::vint</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a89d0b2a97aa57e95e84b2c2ed23b6f02">tisci_msg_rm_irq_release_req::global_event</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a443ffce5c7ee34b0b545130ad8cb469f">tisci_msg_rm_irq_release_req::vint_status_bit_index</a> valid bit == SFALSE Event to VINT Unmap Only - Clear only peripheral OES register and event to VINT status bit mapping <a class="el" href="structtisci__msg__rm__irq__release__req.html#aeb6d1162fe3ab446ab971a741268db17">tisci_msg_rm_irq_release_req::dst_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ad6bdba00125ee1518882b49834651aae">tisci_msg_rm_irq_release_req::dst_host_irq</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#aec0a2053d378e1301e94a0a82177a207">tisci_msg_rm_irq_release_req::ia_id</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ac16b3c0c07f0e72379a938c824522944">tisci_msg_rm_irq_release_req::vint</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a89d0b2a97aa57e95e84b2c2ed23b6f02">tisci_msg_rm_irq_release_req::global_event</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a443ffce5c7ee34b0b545130ad8cb469f">tisci_msg_rm_irq_release_req::vint_status_bit_index</a> valid bit == STRUE OES Register Programming Only - Only clears the OES register of the source. Useful for clearing UDMAP trigger events and any other events that are not translated to the interrupt domain: <a class="el" href="structtisci__msg__rm__irq__release__req.html#aeb6d1162fe3ab446ab971a741268db17">tisci_msg_rm_irq_release_req::dst_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ad6bdba00125ee1518882b49834651aae">tisci_msg_rm_irq_release_req::dst_host_irq</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#aec0a2053d378e1301e94a0a82177a207">tisci_msg_rm_irq_release_req::ia_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ac16b3c0c07f0e72379a938c824522944">tisci_msg_rm_irq_release_req::vint</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a89d0b2a97aa57e95e84b2c2ed23b6f02">tisci_msg_rm_irq_release_req::global_event</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a443ffce5c7ee34b0b545130ad8cb469f">tisci_msg_rm_irq_release_req::vint_status_bit_index</a> valid bit == SFALSE.  <a href="structtisci__msg__rm__irq__release__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__irq__release__resp.html">tisci_msg_rm_irq_release_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to releasing a peripheral to processor interrupt.  <a href="structtisci__msg__rm__irq__release__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3e3965a37029cfdc12046862573904b3"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#ga3e3965a37029cfdc12046862573904b3">__attribute__</a> ((__packed__))</td></tr>
<tr class="separator:ga3e3965a37029cfdc12046862573904b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae309074218959da90a5978304c34e916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#gae309074218959da90a5978304c34e916">TISCI_MSG_VALUE_RM_DST_ID_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 0u)</td></tr>
<tr class="memdesc:gae309074218959da90a5978304c34e916"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file contains:  <a href="group__tisci__rm__irq.html#gae309074218959da90a5978304c34e916">More...</a><br /></td></tr>
<tr class="separator:gae309074218959da90a5978304c34e916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69aa4a4b3a5e99a86adbc6a0ccf74560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#ga69aa4a4b3a5e99a86adbc6a0ccf74560">TISCI_MSG_VALUE_RM_DST_HOST_IRQ_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 1u)</td></tr>
<tr class="separator:ga69aa4a4b3a5e99a86adbc6a0ccf74560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf34b43187cdc7ea4b68ee151816d97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#gabf34b43187cdc7ea4b68ee151816d97a">TISCI_MSG_VALUE_RM_IA_ID_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 2u)</td></tr>
<tr class="separator:gabf34b43187cdc7ea4b68ee151816d97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334a7f7a6fd37286c5635f1cfe2d061f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#ga334a7f7a6fd37286c5635f1cfe2d061f">TISCI_MSG_VALUE_RM_VINT_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 3u)</td></tr>
<tr class="separator:ga334a7f7a6fd37286c5635f1cfe2d061f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5b430c5924f794b35cfb7c9830b48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#gaad5b430c5924f794b35cfb7c9830b48b">TISCI_MSG_VALUE_RM_GLOBAL_EVENT_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 4u)</td></tr>
<tr class="separator:gaad5b430c5924f794b35cfb7c9830b48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c0b651fc864d6904bfef4fdacb2aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#gae2c0b651fc864d6904bfef4fdacb2aea">TISCI_MSG_VALUE_RM_VINT_STATUS_BIT_INDEX_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 5u)</td></tr>
<tr class="separator:gae2c0b651fc864d6904bfef4fdacb2aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae309074218959da90a5978304c34e916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae309074218959da90a5978304c34e916">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_DST_ID_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_DST_ID_VALID&#160;&#160;&#160;(1u &lt;&lt; 0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This file contains: </p>
<pre class="fragment">    WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
</pre><p> System Firmware TISCI RM IRQ Messaging</p>
<p>TISCI Protocol Definitions for RM IRQ messages The dst_id parameter is valid for any RM IRQ TISCI message modifying interrupt routers. </p>

</div>
</div>
<a id="ga69aa4a4b3a5e99a86adbc6a0ccf74560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69aa4a4b3a5e99a86adbc6a0ccf74560">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_DST_HOST_IRQ_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_DST_HOST_IRQ_VALID&#160;&#160;&#160;(1u &lt;&lt; 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The dst_host_irq parameter is valid for any RM IRQ TISCI message modifying interrupt routers. </p>

</div>
</div>
<a id="gabf34b43187cdc7ea4b68ee151816d97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf34b43187cdc7ea4b68ee151816d97a">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_IA_ID_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_IA_ID_VALID&#160;&#160;&#160;(1u &lt;&lt; 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The ia_id parameter is valid for any RM IRQ TISCI message modifying routes through an interrupt aggregator virtual interrupt. </p>

</div>
</div>
<a id="ga334a7f7a6fd37286c5635f1cfe2d061f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga334a7f7a6fd37286c5635f1cfe2d061f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_VINT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_VINT_VALID&#160;&#160;&#160;(1u &lt;&lt; 3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The vint parameter is valid for any RM IRQ TISCI message modifying routes through an interrupt aggregator virtual interrupt. </p>

</div>
</div>
<a id="gaad5b430c5924f794b35cfb7c9830b48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5b430c5924f794b35cfb7c9830b48b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_GLOBAL_EVENT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_GLOBAL_EVENT_VALID&#160;&#160;&#160;(1u &lt;&lt; 4u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The global_event parameter is valid for any RM IRQ TISCI message modifying routes through an interrupt aggregator virtual interrupt. </p>

</div>
</div>
<a id="gae2c0b651fc864d6904bfef4fdacb2aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c0b651fc864d6904bfef4fdacb2aea">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_VINT_STATUS_BIT_INDEX_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_VINT_STATUS_BIT_INDEX_VALID&#160;&#160;&#160;(1u &lt;&lt; 5u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The vint_status_bit_index parameter is valid for any RM IRQ TISCI message modifying routes through an interrupt aggregator virtual interrupt. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3e3965a37029cfdc12046862573904b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e3965a37029cfdc12046862573904b3">&#9670;&nbsp;</a></span>__attribute__()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a> __attribute__ </td>
          <td>(</td>
          <td class="paramtype">(__packed__)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
