$date
	Sat Oct 22 18:47:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#92578
b1110 &
b1110 %
1$
b1110 !
1"
#92579
0"
#92582
b111 &
b111 %
#92586
b10110 &
b10110 %
#92590
b1011 &
b1011 %
#92594
b100010 &
b100010 %
#92598
b10001 &
b10001 %
#92602
b110100 &
b110100 %
#92606
b11010 &
b11010 %
#92610
b1101 &
b1101 %
#92614
b101000 &
b101000 %
#92618
b10100 &
b10100 %
#92622
b1010 &
b1010 %
#92626
b101 &
b101 %
#92630
b10000 &
b10000 %
#92634
b1000 &
b1000 %
#92638
b100 &
b100 %
#92642
b10 &
b10 %
#92646
b1 &
1#
b1 %
#92650
b0 &
b0 %
0#
0$
#1165631
b10101 !
1"
#1165634
b10101 &
b10101 %
1$
#1165635
0"
#1165638
b1000000 &
b1000000 %
#1165642
b100000 &
b100000 %
#1165646
b10000 &
b10000 %
#1165650
b1000 &
b1000 %
#1165654
b100 &
b100 %
#1165658
b10 &
b10 %
#1165662
b1 &
1#
b1 %
#1165666
b0 &
b0 %
0#
0$
#2144772
b11 !
1"
#2144774
b11 &
b11 %
1$
#2144775
0"
#2144778
b1010 &
b1010 %
#2144782
b101 &
b101 %
#2144786
b10000 &
b10000 %
#2144790
b1000 &
b1000 %
#2144794
b100 &
b100 %
#2144798
b10 &
b10 %
#2144802
b1 &
b1 %
1#
#2144806
b0 &
0#
b0 %
0$
#4500012
