# Reading E:/IntelFPGAQuartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:12 on Oct 10,2019
# vlog -reportprogress 300 ./decoders.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder3to8
# -- Compiling module decoder5to32
# -- Compiling module decoder2to4_tb
# -- Compiling module decoder3to8_tb
# -- Compiling module decoder5to32_tb
# 
# Top level modules:
# 	decoder2to4_tb
# 	decoder3to8_tb
# 	decoder5to32_tb
# End time: 17:01:12 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:12 on Oct 10,2019
# vlog -reportprogress 300 ./dflipflop.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:01:12 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:12 on Oct 10,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux32to1_64
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux32to1_64_tb
# End time: 17:01:12 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:12 on Oct 10,2019
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:01:12 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:12 on Oct 10,2019
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 17:01:12 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:12 on Oct 10,2019
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:01:12 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.regstim 
# Start time: 17:01:12 on Oct 10,2019
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.mux32to1_64
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.register64
# Loading work.D_FF
# ** Warning: Design size of 9897 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
wave cursor active
# 1
wave cursor active
# 1
wave cursor active
# 1
wave cursor active
# 1
window_tree 
# ._window_tree.tree
view wave
# .main_pane.wave.interior.cs.body.pw.wf
view wave
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Oct 10,2019
# vlog -reportprogress 300 ./decoders.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder3to8
# -- Compiling module decoder5to32
# -- Compiling module decoder2to4_tb
# -- Compiling module decoder3to8_tb
# -- Compiling module decoder5to32_tb
# 
# Top level modules:
# 	decoder2to4_tb
# 	decoder3to8_tb
# 	decoder5to32_tb
# End time: 17:05:18 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Oct 10,2019
# vlog -reportprogress 300 ./dflipflop.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:05:18 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Oct 10,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux32to1_64
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux32to1_64_tb
# End time: 17:05:18 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Oct 10,2019
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:05:18 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Oct 10,2019
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 17:05:18 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Oct 10,2019
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:05:18 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:05:19 on Oct 10,2019, Elapsed time: 0:04:07
# Errors: 0, Warnings: 1
# vsim work.regstim 
# Start time: 17:05:19 on Oct 10,2019
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.mux32to1_64
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.register64
# Loading work.D_FF
# ** Warning: Design size of 9897 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
# .main_pane.wave.interior.cs.body.pw.wf
wave -h
# unknown or ambiguous subcommand "-h": must be activecursor, addcursor, clipboard, collapse, configcursor, create, cursor, cursorconfig, cursortime, deletecursor, edit, editwrite, expand, export, group, guiObjGetUPFInfo, guiObjHasUPFInfo, import, interrupt, map, modify, pah, positioncursor, refresh, seecursor, seetime, sort, ungroup, write, zoom, zoomcursor, zoomfull, zoomin, zoomlast, zoomout, or zoomrange
wave seecursor
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:36 on Oct 10,2019
# vlog -reportprogress 300 ./decoders.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder3to8
# -- Compiling module decoder5to32
# -- Compiling module decoder2to4_tb
# -- Compiling module decoder3to8_tb
# -- Compiling module decoder5to32_tb
# 
# Top level modules:
# 	decoder2to4_tb
# 	decoder3to8_tb
# 	decoder5to32_tb
# End time: 17:07:37 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:37 on Oct 10,2019
# vlog -reportprogress 300 ./dflipflop.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:07:37 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:37 on Oct 10,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux32to1_64
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux32to1_64_tb
# End time: 17:07:37 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:37 on Oct 10,2019
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:07:37 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:37 on Oct 10,2019
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 17:07:37 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:37 on Oct 10,2019
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:07:37 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:07:38 on Oct 10,2019, Elapsed time: 0:02:19
# Errors: 1, Warnings: 1
# vsim work.regstim 
# Start time: 17:07:38 on Oct 10,2019
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.mux32to1_64
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.register64
# Loading work.D_FF
# ** Warning: Design size of 9897 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:41 on Oct 10,2019
# vlog -reportprogress 300 ./decoders.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder3to8
# -- Compiling module decoder5to32
# -- Compiling module decoder2to4_tb
# -- Compiling module decoder3to8_tb
# -- Compiling module decoder5to32_tb
# 
# Top level modules:
# 	decoder2to4_tb
# 	decoder3to8_tb
# 	decoder5to32_tb
# End time: 18:42:42 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:42 on Oct 10,2019
# vlog -reportprogress 300 ./dflipflop.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:42:42 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:42 on Oct 10,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux32to1_64
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux32to1_64_tb
# End time: 18:42:42 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:42 on Oct 10,2019
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:42:42 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:42 on Oct 10,2019
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 18:42:42 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:42 on Oct 10,2019
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:42:42 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:42:43 on Oct 10,2019, Elapsed time: 1:35:05
# Errors: 0, Warnings: 1
# vsim work.regstim 
# Start time: 18:42:44 on Oct 10,2019
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.mux32to1_64
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.register64
# Loading work.D_FF
# ** Warning: Design size of 9897 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
# .main_pane.wave.interior.cs.body.pw.wf
