<profile>

<section name = "Vivado HLS Report for 'skipprefetch_Nelem'" level="0">
<item name = "Date">Mon Aug 17 20:13:43 2020
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">skipprefetch_Nelem</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">13.90</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 472446392, 11, -, -, 0 ~ 42949672, no</column>
<column name="- Loop 2">?, ?, ?, -, -, 49, no</column>
<column name=" + Loop 2.1">?, ?, 17, 9, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 421</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, 4, 1174, 1392</column>
<column name="Memory">32, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 290</column>
<column name="Register">-, -, 806, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">12, 1, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="skipprefetch_Nelecud_U0">skipprefetch_Nelecud, 0, 4, 0, 0</column>
<column name="skipprefetch_Nelem_A_BUS_m_axi_U">skipprefetch_Nelem_A_BUS_m_axi, 2, 0, 512, 580</column>
<column name="skipprefetch_Nelem_CFG_s_axi_U">skipprefetch_Nelem_CFG_s_axi, 0, 0, 150, 232</column>
<column name="skipprefetch_Nelem_PREF_WINDOW_m_axi_U">skipprefetch_Nelem_PREF_WINDOW_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">skipprefetch_Nelebkb, 32, 0, 0, 10000, 32, 1, 320000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="a2_sum7_fu_398_p2">+, 0, 0, 32, 32, 32</column>
<column name="a2_sum_fu_466_p2">+, 0, 0, 32, 32, 32</column>
<column name="cum_offs_1_fu_432_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_1_fu_392_p2">+, 0, 0, 26, 26, 1</column>
<column name="i_3_fu_460_p2">+, 0, 0, 32, 32, 1</column>
<column name="j_1_fu_444_p2">+, 0, 0, 6, 6, 1</column>
<column name="tmp_2_fu_412_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_s_fu_482_p2">+, 0, 0, 32, 32, 32</column>
<column name="neg_mul_fu_333_p2">-, 0, 0, 65, 1, 65</column>
<column name="neg_ti_fu_362_p2">-, 0, 0, 32, 1, 32</column>
<column name="ap_condition_218">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_547">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_fu_438_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="tmp_6_fu_450_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_7_fu_455_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_fu_387_p2">icmp, 0, 0, 9, 27, 27</column>
<column name="buff_len_fu_368_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_16_fu_355_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_BUS_ARADDR">32, 4, 32, 128</column>
<column name="A_BUS_blk_n_AR">1, 2, 1, 2</column>
<column name="A_BUS_blk_n_R">1, 2, 1, 2</column>
<column name="PREF_WINDOW_ARADDR">32, 4, 32, 128</column>
<column name="PREF_WINDOW_blk_n_AR">1, 2, 1, 2</column>
<column name="PREF_WINDOW_blk_n_R">1, 2, 1, 2</column>
<column name="ap_NS_fsm">78, 47, 1, 47</column>
<column name="ap_sig_ioackin_A_BUS_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_PREF_WINDOW_ARREADY">1, 2, 1, 2</column>
<column name="buff_address0">14, 4, 14, 56</column>
<column name="buff_d0">32, 3, 32, 96</column>
<column name="cum_offs_reg_191">32, 2, 32, 64</column>
<column name="i1_reg_225">32, 2, 32, 64</column>
<column name="i_reg_203">26, 2, 26, 52</column>
<column name="j_reg_214">6, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_BUS_addr_reg_576">32, 0, 32, 0</column>
<column name="PREF_WINDOW_addr_1_r_reg_610">32, 0, 32, 0</column>
<column name="PREF_WINDOW_addr_1_reg_509">30, 0, 32, 2</column>
<column name="PREF_WINDOW_addr_reg_536">30, 0, 32, 2</column>
<column name="a1_reg_498">29, 0, 29, 0</column>
<column name="a2_sum7_reg_571">32, 0, 32, 0</column>
<column name="ap_CS_fsm">46, 0, 46, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_A_BUS_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_PREF_WINDOW_ARREADY">1, 0, 1, 0</column>
<column name="buff_addr_1_reg_623">14, 0, 14, 0</column>
<column name="buff_len_reg_548">32, 0, 32, 0</column>
<column name="buff_load_reg_633">32, 0, 32, 0</column>
<column name="cum_offs_reg_191">32, 0, 32, 0</column>
<column name="i1_reg_225">32, 0, 32, 0</column>
<column name="i_1_reg_566">26, 0, 26, 0</column>
<column name="i_2_reg_605">32, 0, 32, 0</column>
<column name="i_3_reg_628">32, 0, 32, 0</column>
<column name="i_cast1_reg_558">26, 0, 32, 6</column>
<column name="i_reg_203">26, 0, 26, 0</column>
<column name="j_1_reg_600">6, 0, 6, 0</column>
<column name="j_reg_214">6, 0, 6, 0</column>
<column name="mul_reg_526">65, 0, 65, 0</column>
<column name="n3_reg_493">30, 0, 30, 0</column>
<column name="sz_fu_126">32, 0, 32, 0</column>
<column name="tmp_13_reg_542">29, 0, 32, 3</column>
<column name="tmp_17_reg_520">1, 0, 1, 0</column>
<column name="tmp_19_reg_531">27, 0, 27, 0</column>
<column name="tmp_20_reg_553">27, 0, 27, 0</column>
<column name="tmp_4_reg_582">16, 0, 16, 0</column>
<column name="tmp_5_reg_587">16, 0, 16, 0</column>
<column name="tmp_6_reg_615">1, 0, 1, 0</column>
<column name="tmp_7_reg_619">1, 0, 1, 0</column>
<column name="vb5_reg_488">30, 0, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CFG_AWVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWADDR">in, 6, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WDATA">in, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WSTRB">in, 4, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARADDR">in, 6, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RDATA">out, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RRESP">out, 2, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BRESP">out, 2, s_axi, CFG, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, skipprefetch_Nelem, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, skipprefetch_Nelem, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, skipprefetch_Nelem, return value</column>
<column name="m_axi_A_BUS_AWVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WDATA">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WSTRB">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WLAST">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RDATA">in, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RLAST">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_PREF_WINDOW_AWVALID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWREADY">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWADDR">out, 32, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWLEN">out, 8, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWSIZE">out, 3, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWBURST">out, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWLOCK">out, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWCACHE">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWPROT">out, 3, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWQOS">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWREGION">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_AWUSER">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WVALID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WREADY">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WDATA">out, 32, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WSTRB">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WLAST">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_WUSER">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARVALID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARREADY">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARADDR">out, 32, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARID">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARLEN">out, 8, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARSIZE">out, 3, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARBURST">out, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARLOCK">out, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARCACHE">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARPROT">out, 3, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARQOS">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARREGION">out, 4, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_ARUSER">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RVALID">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RREADY">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RDATA">in, 32, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RLAST">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RID">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RUSER">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_RRESP">in, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BVALID">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BREADY">out, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BRESP">in, 2, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BID">in, 1, m_axi, PREF_WINDOW, pointer</column>
<column name="m_axi_PREF_WINDOW_BUSER">in, 1, m_axi, PREF_WINDOW, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">13.90</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'buff_load', skipprefetch_Nelem.cpp:46">load, 2.71, 2.71, -, -, -, -, -, -, &apos;buff&apos;, skipprefetch_Nelem.cpp:27, -, -, -, -</column>
<column name="'a2_sum', skipprefetch_Nelem.cpp:46">add, 2.44, 5.15, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'A_BUS_addr_1', skipprefetch_Nelem.cpp:46">getelementptr, 0.00, 5.15, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'A_BUS_load_2_req', skipprefetch_Nelem.cpp:46">readreq, 8.75, 13.90, -, -, -, m_axi, request, &apos;A_BUS&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
