read -sv run_verilog_mid/adder_32b_7_79_eb12e82761d6002b5b4fc77f4b0df34a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_79_eb12e82761d6002b5b4fc77f4b0df34a_yosys.v
