[2025-09-16 23:32:21] START suite=qualcomm_srv trace=srv375_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv375_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2809438 heartbeat IPC: 3.559 cumulative IPC: 3.559 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5376778 heartbeat IPC: 3.895 cumulative IPC: 3.72 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5376778 cumulative IPC: 3.72 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5376778 cumulative IPC: 3.72 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14622349 heartbeat IPC: 1.082 cumulative IPC: 1.082 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23738407 heartbeat IPC: 1.097 cumulative IPC: 1.089 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 33234952 heartbeat IPC: 1.053 cumulative IPC: 1.077 (Simulation time: 00 hr 02 min 52 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 42382282 heartbeat IPC: 1.093 cumulative IPC: 1.081 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 51458343 heartbeat IPC: 1.102 cumulative IPC: 1.085 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 60484276 heartbeat IPC: 1.108 cumulative IPC: 1.089 (Simulation time: 00 hr 06 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv375_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 69522384 heartbeat IPC: 1.106 cumulative IPC: 1.091 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 78480192 heartbeat IPC: 1.116 cumulative IPC: 1.094 (Simulation time: 00 hr 08 min 37 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 87521516 heartbeat IPC: 1.106 cumulative IPC: 1.096 (Simulation time: 00 hr 09 min 47 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 91083975 cumulative IPC: 1.098 (Simulation time: 00 hr 10 min 59 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 91083975 cumulative IPC: 1.098 (Simulation time: 00 hr 10 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv375_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.098 instructions: 100000003 cycles: 91083975
CPU 0 Branch Prediction Accuracy: 92.34% MPKI: 13.75 Average ROB Occupancy at Mispredict: 30.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05418
BRANCH_INDIRECT: 0.3433
BRANCH_CONDITIONAL: 12.13
BRANCH_DIRECT_CALL: 0.3673
BRANCH_INDIRECT_CALL: 0.4967
BRANCH_RETURN: 0.3618


====Backend Stall Breakdown====
ROB_STALL: 199579
LQ_STALL: 0
SQ_STALL: 911990


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 148.79054
REPLAY_LOAD: 66.4029
NON_REPLAY_LOAD: 22.17118

== Total ==
ADDR_TRANS: 44042
REPLAY_LOAD: 22909
NON_REPLAY_LOAD: 132628

== Counts ==
ADDR_TRANS: 296
REPLAY_LOAD: 345
NON_REPLAY_LOAD: 5982

cpu0->cpu0_STLB TOTAL        ACCESS:    2124243 HIT:    2097418 MISS:      26825 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2124243 HIT:    2097418 MISS:      26825 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 168.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9428392 HIT:    8483567 MISS:     944825 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7638593 HIT:    6871404 MISS:     767189 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     594646 HIT:     475412 MISS:     119234 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1133413 HIT:    1122585 MISS:      10828 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      61740 HIT:      14166 MISS:      47574 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15178972 HIT:    7585329 MISS:    7593643 MSHR_MERGE:    1882133
cpu0->cpu0_L1I LOAD         ACCESS:   15178972 HIT:    7585329 MISS:    7593643 MSHR_MERGE:    1882133
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29930257 HIT:   25608643 MISS:    4321614 MSHR_MERGE:    1738138
cpu0->cpu0_L1D LOAD         ACCESS:   16544780 HIT:   14089602 MISS:    2455178 MSHR_MERGE:     528091
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13318750 HIT:   11514184 MISS:    1804566 MSHR_MERGE:    1209917
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66727 HIT:       4857 MISS:      61870 MSHR_MERGE:        130
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12489858 HIT:   10394992 MISS:    2094866 MSHR_MERGE:    1043635
cpu0->cpu0_ITLB LOAD         ACCESS:   12489858 HIT:   10394992 MISS:    2094866 MSHR_MERGE:    1043635
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.303 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28436171 HIT:   26989665 MISS:    1446506 MSHR_MERGE:     373494
cpu0->cpu0_DTLB LOAD         ACCESS:   28436171 HIT:   26989665 MISS:    1446506 MSHR_MERGE:     373494
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.874 cycles
cpu0->LLC TOTAL        ACCESS:    1127592 HIT:    1037281 MISS:      90311 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     767189 HIT:     704315 MISS:      62874 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     119234 HIT:     110155 MISS:       9079 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     193595 HIT:     193068 MISS:        527 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47574 HIT:      29743 MISS:      17831 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2429
  ROW_BUFFER_MISS:      87353
  AVG DBUS CONGESTED CYCLE: 4.605
Channel 0 WQ ROW_BUFFER_HIT:       1100
  ROW_BUFFER_MISS:       7890
  FULL:          0
Channel 0 REFRESHES ISSUED:       7590

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542494       554382        86169         9816
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         1934         3365         1968
  STLB miss resolved @ L2C                0          690         4450         6700         5307
  STLB miss resolved @ LLC                0          124         6194        14817        11317
  STLB miss resolved @ MEM                0            0         2592         8944        13898

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192545        55876      1426866       111746          615
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          709          576           98
  STLB miss resolved @ L2C                0          129         1965         1185           38
  STLB miss resolved @ LLC                0           38         2096         2359          111
  STLB miss resolved @ MEM                0            1          503          520          281
[2025-09-16 23:43:20] END   suite=qualcomm_srv trace=srv375_ap (rc=0)
