LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY RegN IS
generic(n : positive := 8);
PORT(
dataIn : IN STD_LOGIC_VECTOR(n-1 DOWNTO 0); -- input.
dataOut : OUT STD_LOGIC_vector(n-1 downto 0); -- output.
enable : IN STD_LOGIC; -- load/enable.
reset : IN STD_LOGIC; -- async. clear.
clk : IN STD_LOGIC);

END RegN;
ARCHITECTURE description OF RegN IS

BEGIN

 process(clk, reset, enable)
   begin
	if (rising_edge(clk)) then
      if (reset = '1') then 
        dataOut <= (others => '0');
		elsif (enable = '1') then
		dataOut <= dataIn;
      end if;
   end process;
END description;