Classic Timing Analyzer report for PipelineCPU
Thu Jun 15 18:17:24 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                              ; To                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.711 ns                         ; resetn                                            ; pipepc:prog_cnt|pc[17]                                                      ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 8.048 ns                         ; binary_to_sevenseg:LED8_out_port0|ledsegments1[3] ; hex3[3]                                                                     ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.965 ns                         ; resetn                                            ; led                                                                         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.830 ns                         ; operand0[5]                                       ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5]     ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 40.58 MHz ( period = 24.642 ns ) ; pipeid:id_stage|regfile:rf|register[17][4]        ; pipepc:prog_cnt|pc[9]                                                       ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; pipeemreg:em_reg|mb[6]                            ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] ; clock      ; clock    ; 71           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                   ;                                                                             ;            ;          ; 71           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                 ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.58 MHz ( period = 24.642 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 12.094 ns               ;
; N/A                                     ; 41.04 MHz ( period = 24.364 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.951 ns               ;
; N/A                                     ; 41.23 MHz ( period = 24.254 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.226 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.890 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.204 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.861 ns               ;
; N/A                                     ; 41.70 MHz ( period = 23.978 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.761 ns               ;
; N/A                                     ; 41.71 MHz ( period = 23.976 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 7.196 ns                ;
; N/A                                     ; 41.76 MHz ( period = 23.948 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.747 ns               ;
; N/A                                     ; 41.82 MHz ( period = 23.914 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 7.167 ns                ;
; N/A                                     ; 41.98 MHz ( period = 23.822 ns )                    ; pipeid:id_stage|regfile:rf|register[19][4]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.695 ns               ;
; N/A                                     ; 41.99 MHz ( period = 23.816 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 42.04 MHz ( period = 23.788 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.657 ns               ;
; N/A                                     ; 42.05 MHz ( period = 23.780 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3]                                                      ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 42.19 MHz ( period = 23.700 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.618 ns               ;
; N/A                                     ; 42.26 MHz ( period = 23.662 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[11] ; clock      ; clock    ; None                        ; None                      ; 11.603 ns               ;
; N/A                                     ; 42.27 MHz ( period = 23.660 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[12] ; clock      ; clock    ; None                        ; None                      ; 11.602 ns               ;
; N/A                                     ; 42.27 MHz ( period = 23.660 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[10] ; clock      ; clock    ; None                        ; None                      ; 11.602 ns               ;
; N/A                                     ; 42.27 MHz ( period = 23.658 ns )                    ; pipeid:id_stage|regfile:rf|register[21][3]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.601 ns               ;
; N/A                                     ; 42.31 MHz ( period = 23.636 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 7.024 ns                ;
; N/A                                     ; 42.46 MHz ( period = 23.550 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[28] ; clock      ; clock    ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 42.47 MHz ( period = 23.544 ns )                    ; pipeid:id_stage|regfile:rf|register[19][4]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.552 ns               ;
; N/A                                     ; 42.48 MHz ( period = 23.540 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.528 ns               ;
; N/A                                     ; 42.52 MHz ( period = 23.516 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[24] ; clock      ; clock    ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 42.55 MHz ( period = 23.502 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3]                                                      ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 6.941 ns                ;
; N/A                                     ; 42.55 MHz ( period = 23.500 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[7]  ; clock      ; clock    ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 42.60 MHz ( period = 23.476 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 6.934 ns                ;
; N/A                                     ; 42.60 MHz ( period = 23.472 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[5]  ; clock      ; clock    ; None                        ; None                      ; 11.501 ns               ;
; N/A                                     ; 42.63 MHz ( period = 23.458 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[3]  ; clock      ; clock    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 42.68 MHz ( period = 23.430 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[13] ; clock      ; clock    ; None                        ; None                      ; 11.478 ns               ;
; N/A                                     ; 42.69 MHz ( period = 23.426 ns )                    ; pipeid:id_stage|regfile:rf|register[3][4]                                                                                                            ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.490 ns               ;
; N/A                                     ; 42.76 MHz ( period = 23.388 ns )                    ; pipeid:id_stage|regfile:rf|register[21][2]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.466 ns               ;
; N/A                                     ; 42.76 MHz ( period = 23.384 ns )                    ; pipeid:id_stage|regfile:rf|register[19][4]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.462 ns               ;
; N/A                                     ; 42.77 MHz ( period = 23.380 ns )                    ; pipeid:id_stage|regfile:rf|register[21][3]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.458 ns               ;
; N/A                                     ; 42.83 MHz ( period = 23.346 ns )                    ; pipeid:id_stage|regfile:rf|register[7][15]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.462 ns               ;
; N/A                                     ; 42.84 MHz ( period = 23.342 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3]                                                      ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 6.851 ns                ;
; N/A                                     ; 42.84 MHz ( period = 23.340 ns )                    ; pipeid:id_stage|regfile:rf|register[1][15]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.457 ns               ;
; N/A                                     ; 42.92 MHz ( period = 23.300 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[26] ; clock      ; clock    ; None                        ; None                      ; 11.406 ns               ;
; N/A                                     ; 42.94 MHz ( period = 23.290 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[30] ; clock      ; clock    ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 42.94 MHz ( period = 23.288 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[21] ; clock      ; clock    ; None                        ; None                      ; 11.394 ns               ;
; N/A                                     ; 42.95 MHz ( period = 23.284 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[29] ; clock      ; clock    ; None                        ; None                      ; 11.398 ns               ;
; N/A                                     ; 42.95 MHz ( period = 23.282 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[27] ; clock      ; clock    ; None                        ; None                      ; 11.397 ns               ;
; N/A                                     ; 42.96 MHz ( period = 23.280 ns )                    ; pipeid:id_stage|regfile:rf|register[17][7]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 42.96 MHz ( period = 23.278 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[6]                                                      ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 42.96 MHz ( period = 23.276 ns )                    ; pipeid:id_stage|regfile:rf|register[21][1]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.410 ns               ;
; N/A                                     ; 42.97 MHz ( period = 23.274 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[11] ; clock      ; clock    ; None                        ; None                      ; 6.848 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.272 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[12] ; clock      ; clock    ; None                        ; None                      ; 6.847 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.272 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[10] ; clock      ; clock    ; None                        ; None                      ; 6.847 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; pipeid:id_stage|regfile:rf|register[12][17]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[11] ; clock      ; clock    ; None                        ; None                      ; 11.399 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.244 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[12] ; clock      ; clock    ; None                        ; None                      ; 11.398 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.244 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[10] ; clock      ; clock    ; None                        ; None                      ; 11.398 ns               ;
; N/A                                     ; 43.04 MHz ( period = 23.232 ns )                    ; pipeid:id_stage|regfile:rf|register[12][3]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.389 ns               ;
; N/A                                     ; 43.07 MHz ( period = 23.220 ns )                    ; pipeid:id_stage|regfile:rf|register[21][3]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.368 ns               ;
; N/A                                     ; 43.07 MHz ( period = 23.218 ns )                    ; pipeid:id_stage|regfile:rf|register[17][24]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.389 ns               ;
; N/A                                     ; 43.08 MHz ( period = 23.210 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[6]  ; clock      ; clock    ; None                        ; None                      ; 11.367 ns               ;
; N/A                                     ; 43.12 MHz ( period = 23.192 ns )                    ; pipeid:id_stage|regfile:rf|register[3][3]                                                                                                            ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.373 ns               ;
; N/A                                     ; 43.12 MHz ( period = 23.192 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[7]                                                      ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 6.792 ns                ;
; N/A                                     ; 43.13 MHz ( period = 23.184 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[17] ; clock      ; clock    ; None                        ; None                      ; 11.352 ns               ;
; N/A                                     ; 43.15 MHz ( period = 23.176 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[22] ; clock      ; clock    ; None                        ; None                      ; 11.347 ns               ;
; N/A                                     ; 43.15 MHz ( period = 23.176 ns )                    ; pipeid:id_stage|regfile:rf|register[17][30]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.365 ns               ;
; N/A                                     ; 43.17 MHz ( period = 23.166 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[14] ; clock      ; clock    ; None                        ; None                      ; 11.348 ns               ;
; N/A                                     ; 43.17 MHz ( period = 23.162 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[28] ; clock      ; clock    ; None                        ; None                      ; 6.776 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.148 ns )                    ; pipeid:id_stage|regfile:rf|register[3][4]                                                                                                            ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.347 ns               ;
; N/A                                     ; 43.23 MHz ( period = 23.134 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[28] ; clock      ; clock    ; None                        ; None                      ; 11.327 ns               ;
; N/A                                     ; 43.24 MHz ( period = 23.128 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[24] ; clock      ; clock    ; None                        ; None                      ; 6.758 ns                ;
; N/A                                     ; 43.25 MHz ( period = 23.120 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[31] ; clock      ; clock    ; None                        ; None                      ; 11.327 ns               ;
; N/A                                     ; 43.26 MHz ( period = 23.118 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[2]  ; clock      ; clock    ; None                        ; None                      ; 11.326 ns               ;
; N/A                                     ; 43.27 MHz ( period = 23.112 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[7]  ; clock      ; clock    ; None                        ; None                      ; 6.755 ns                ;
; N/A                                     ; 43.27 MHz ( period = 23.110 ns )                    ; pipeid:id_stage|regfile:rf|register[21][2]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.323 ns               ;
; N/A                                     ; 43.27 MHz ( period = 23.110 ns )                    ; pipeid:id_stage|regfile:rf|register[21][15]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 43.28 MHz ( period = 23.104 ns )                    ; pipeid:id_stage|regfile:rf|register[9][12]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.325 ns               ;
; N/A                                     ; 43.29 MHz ( period = 23.100 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[24] ; clock      ; clock    ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 43.32 MHz ( period = 23.084 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[5]  ; clock      ; clock    ; None                        ; None                      ; 6.746 ns                ;
; N/A                                     ; 43.32 MHz ( period = 23.084 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[7]  ; clock      ; clock    ; None                        ; None                      ; 11.306 ns               ;
; N/A                                     ; 43.32 MHz ( period = 23.084 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[15] ; clock      ; clock    ; None                        ; None                      ; 11.313 ns               ;
; N/A                                     ; 43.32 MHz ( period = 23.082 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_we_reg       ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 43.32 MHz ( period = 23.082 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg0 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 43.32 MHz ( period = 23.082 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg1 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 43.32 MHz ( period = 23.082 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg2 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 43.32 MHz ( period = 23.082 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg3 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 43.32 MHz ( period = 23.082 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg4 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 43.33 MHz ( period = 23.078 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[20] ; clock      ; clock    ; None                        ; None                      ; 11.304 ns               ;
; N/A                                     ; 43.35 MHz ( period = 23.070 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[3]  ; clock      ; clock    ; None                        ; None                      ; 6.737 ns                ;
; N/A                                     ; 43.35 MHz ( period = 23.068 ns )                    ; pipeid:id_stage|regfile:rf|register[7][15]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.319 ns               ;
; N/A                                     ; 43.35 MHz ( period = 23.068 ns )                    ; pipeid:id_stage|regfile:rf|register[11][13]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.307 ns               ;
; N/A                                     ; 43.36 MHz ( period = 23.062 ns )                    ; pipeid:id_stage|regfile:rf|register[1][15]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.314 ns               ;
; N/A                                     ; 43.37 MHz ( period = 23.058 ns )                    ; pipeid:id_stage|regfile:rf|register[12][1]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.37 MHz ( period = 23.056 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[5]  ; clock      ; clock    ; None                        ; None                      ; 11.297 ns               ;
; N/A                                     ; 43.39 MHz ( period = 23.048 ns )                    ; pipeid:id_stage|regfile:rf|register[1][13]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.313 ns               ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[3]  ; clock      ; clock    ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[13] ; clock      ; clock    ; None                        ; None                      ; 6.723 ns                ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg       ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.274 ns               ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.274 ns               ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.274 ns               ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.274 ns               ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.274 ns               ;
; N/A                                     ; 43.40 MHz ( period = 23.042 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4 ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.274 ns               ;
; N/A                                     ; 43.41 MHz ( period = 23.038 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[16] ; clock      ; clock    ; None                        ; None                      ; 11.290 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.026 ns )                    ; pipeid:id_stage|regfile:rf|register[4][18]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.279 ns               ;
; N/A                                     ; 43.45 MHz ( period = 23.014 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[13] ; clock      ; clock    ; None                        ; None                      ; 11.274 ns               ;
; N/A                                     ; 43.46 MHz ( period = 23.010 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[8]  ; clock      ; clock    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 43.46 MHz ( period = 23.008 ns )                    ; pipeid:id_stage|regfile:rf|register[25][2]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.286 ns               ;
; N/A                                     ; 43.47 MHz ( period = 23.002 ns )                    ; pipeid:id_stage|regfile:rf|register[17][7]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.270 ns               ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[6]                                                      ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 6.692 ns                ;
; N/A                                     ; 43.48 MHz ( period = 22.998 ns )                    ; pipeid:id_stage|regfile:rf|register[21][1]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 43.48 MHz ( period = 22.998 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[11] ; clock      ; clock    ; None                        ; None                      ; 11.270 ns               ;
; N/A                                     ; 43.48 MHz ( period = 22.998 ns )                    ; pipeid:id_stage|regfile:rf|register[12][7]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.276 ns               ;
; N/A                                     ; 43.49 MHz ( period = 22.996 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[12] ; clock      ; clock    ; None                        ; None                      ; 11.269 ns               ;
; N/A                                     ; 43.49 MHz ( period = 22.996 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[10] ; clock      ; clock    ; None                        ; None                      ; 11.269 ns               ;
; N/A                                     ; 43.50 MHz ( period = 22.988 ns )                    ; pipeid:id_stage|regfile:rf|register[3][4]                                                                                                            ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.257 ns               ;
; N/A                                     ; 43.50 MHz ( period = 22.988 ns )                    ; pipeid:id_stage|regfile:rf|register[3][13]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.283 ns               ;
; N/A                                     ; 43.52 MHz ( period = 22.976 ns )                    ; pipeid:id_stage|regfile:rf|register[12][17]                                                                                                          ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.279 ns               ;
; N/A                                     ; 43.55 MHz ( period = 22.962 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[1]  ; clock      ; clock    ; None                        ; None                      ; 11.245 ns               ;
; N/A                                     ; 43.55 MHz ( period = 22.962 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[0]  ; clock      ; clock    ; None                        ; None                      ; 11.245 ns               ;
; N/A                                     ; 43.57 MHz ( period = 22.954 ns )                    ; pipeid:id_stage|regfile:rf|register[12][3]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.246 ns               ;
; N/A                                     ; 43.57 MHz ( period = 22.950 ns )                    ; pipeid:id_stage|regfile:rf|register[21][2]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 43.57 MHz ( period = 22.950 ns )                    ; pipeid:id_stage|regfile:rf|register[4][15]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 43.57 MHz ( period = 22.950 ns )                    ; pipeid:id_stage|regfile:rf|register[4][11]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 43.59 MHz ( period = 22.940 ns )                    ; pipeid:id_stage|regfile:rf|register[17][24]                                                                                                          ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.246 ns               ;
; N/A                                     ; 43.60 MHz ( period = 22.934 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[11] ; clock      ; clock    ; None                        ; None                      ; 6.676 ns                ;
; N/A                                     ; 43.60 MHz ( period = 22.934 ns )                    ; pipeid:id_stage|regfile:rf|register[21][24]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 43.61 MHz ( period = 22.932 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[12] ; clock      ; clock    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 43.61 MHz ( period = 22.932 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[10] ; clock      ; clock    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 43.64 MHz ( period = 22.914 ns )                    ; pipeid:id_stage|regfile:rf|register[3][3]                                                                                                            ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.230 ns               ;
; N/A                                     ; 43.64 MHz ( period = 22.914 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[7]                                                      ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 6.649 ns                ;
; N/A                                     ; 43.65 MHz ( period = 22.912 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[26] ; clock      ; clock    ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 43.65 MHz ( period = 22.908 ns )                    ; pipeid:id_stage|regfile:rf|register[7][15]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.229 ns               ;
; N/A                                     ; 43.66 MHz ( period = 22.902 ns )                    ; pipeid:id_stage|regfile:rf|register[1][15]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.224 ns               ;
; N/A                                     ; 43.66 MHz ( period = 22.902 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[30] ; clock      ; clock    ; None                        ; None                      ; 6.657 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.900 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[21] ; clock      ; clock    ; None                        ; None                      ; 6.639 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.898 ns )                    ; pipeid:id_stage|regfile:rf|register[17][30]                                                                                                          ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.222 ns               ;
; N/A                                     ; 43.68 MHz ( period = 22.896 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[29] ; clock      ; clock    ; None                        ; None                      ; 6.643 ns                ;
; N/A                                     ; 43.68 MHz ( period = 22.894 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[27] ; clock      ; clock    ; None                        ; None                      ; 6.642 ns                ;
; N/A                                     ; 43.68 MHz ( period = 22.894 ns )                    ; pipeid:id_stage|regfile:rf|register[21][0]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 43.69 MHz ( period = 22.888 ns )                    ; pipeid:id_stage|regfile:rf|register[29][0]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.228 ns               ;
; N/A                                     ; 43.69 MHz ( period = 22.888 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0]                                                      ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 43.69 MHz ( period = 22.886 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[28] ; clock      ; clock    ; None                        ; None                      ; 11.198 ns               ;
; N/A                                     ; 43.70 MHz ( period = 22.884 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[26] ; clock      ; clock    ; None                        ; None                      ; 11.202 ns               ;
; N/A                                     ; 43.72 MHz ( period = 22.874 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[30] ; clock      ; clock    ; None                        ; None                      ; 11.208 ns               ;
; N/A                                     ; 43.72 MHz ( period = 22.872 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[21] ; clock      ; clock    ; None                        ; None                      ; 11.190 ns               ;
; N/A                                     ; 43.73 MHz ( period = 22.868 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[29] ; clock      ; clock    ; None                        ; None                      ; 11.194 ns               ;
; N/A                                     ; 43.73 MHz ( period = 22.866 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[27] ; clock      ; clock    ; None                        ; None                      ; 11.193 ns               ;
; N/A                                     ; 43.75 MHz ( period = 22.856 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[19] ; clock      ; clock    ; None                        ; None                      ; 11.194 ns               ;
; N/A                                     ; 43.76 MHz ( period = 22.852 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[24] ; clock      ; clock    ; None                        ; None                      ; 11.180 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.842 ns )                    ; pipeid:id_stage|regfile:rf|register[17][7]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.180 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.842 ns )                    ; pipeid:id_stage|regfile:rf|register[19][4]                                                                                                           ; pipepc:prog_cnt|pc[11] ; clock      ; clock    ; None                        ; None                      ; 11.204 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.840 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[6]                                                      ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 43.78 MHz ( period = 22.840 ns )                    ; pipeid:id_stage|regfile:rf|register[19][4]                                                                                                           ; pipepc:prog_cnt|pc[12] ; clock      ; clock    ; None                        ; None                      ; 11.203 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.840 ns )                    ; pipeid:id_stage|regfile:rf|register[19][4]                                                                                                           ; pipepc:prog_cnt|pc[10] ; clock      ; clock    ; None                        ; None                      ; 11.203 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.840 ns )                    ; pipeid:id_stage|regfile:rf|register[29][24]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.209 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.840 ns )                    ; pipeid:id_stage|regfile:rf|register[17][15]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.197 ns               ;
; N/A                                     ; 43.79 MHz ( period = 22.838 ns )                    ; pipeid:id_stage|regfile:rf|register[21][1]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.177 ns               ;
; N/A                                     ; 43.79 MHz ( period = 22.836 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[7]  ; clock      ; clock    ; None                        ; None                      ; 11.177 ns               ;
; N/A                                     ; 43.80 MHz ( period = 22.832 ns )                    ; pipeid:id_stage|regfile:rf|register[21][15]                                                                                                          ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 43.81 MHz ( period = 22.826 ns )                    ; pipeid:id_stage|regfile:rf|register[9][12]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.182 ns               ;
; N/A                                     ; 43.82 MHz ( period = 22.822 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[6]  ; clock      ; clock    ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 43.82 MHz ( period = 22.822 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[28] ; clock      ; clock    ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 43.83 MHz ( period = 22.818 ns )                    ; pipeid:id_stage|regfile:rf|register[19][2]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 43.83 MHz ( period = 22.816 ns )                    ; pipeid:id_stage|regfile:rf|register[12][17]                                                                                                          ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 43.83 MHz ( period = 22.814 ns )                    ; pipeid:id_stage|regfile:rf|register[20][22]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.185 ns               ;
; N/A                                     ; 43.84 MHz ( period = 22.808 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[5]  ; clock      ; clock    ; None                        ; None                      ; 11.168 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.804 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_we_reg       ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.804 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg0 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.804 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg1 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.804 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg2 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.804 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg3 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.804 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a8~porta_address_reg4 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.804 ns )                    ; pipeid:id_stage|regfile:rf|register[4][1]                                                                                                            ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3]                                                      ; pipepc:prog_cnt|pc[11] ; clock      ; clock    ; None                        ; None                      ; 6.593 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; pipeid:id_stage|regfile:rf|register[3][15]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 43.86 MHz ( period = 22.798 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3]                                                      ; pipepc:prog_cnt|pc[12] ; clock      ; clock    ; None                        ; None                      ; 6.592 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.798 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3]                                                      ; pipepc:prog_cnt|pc[10] ; clock      ; clock    ; None                        ; None                      ; 6.592 ns                ;
; N/A                                     ; 43.87 MHz ( period = 22.796 ns )                    ; pipeid:id_stage|regfile:rf|register[17][4]                                                                                                           ; pipepc:prog_cnt|pc[4]  ; clock      ; clock    ; None                        ; None                      ; 11.160 ns               ;
; N/A                                     ; 43.87 MHz ( period = 22.796 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[17] ; clock      ; clock    ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 43.87 MHz ( period = 22.794 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[3]  ; clock      ; clock    ; None                        ; None                      ; 11.159 ns               ;
; N/A                                     ; 43.87 MHz ( period = 22.794 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[6]  ; clock      ; clock    ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 43.87 MHz ( period = 22.794 ns )                    ; pipeid:id_stage|regfile:rf|register[12][3]                                                                                                           ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.156 ns               ;
; N/A                                     ; 43.88 MHz ( period = 22.790 ns )                    ; pipeid:id_stage|regfile:rf|register[11][13]                                                                                                          ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 43.88 MHz ( period = 22.790 ns )                    ; pipeid:id_stage|regfile:rf|register[28][1]                                                                                                           ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 43.88 MHz ( period = 22.788 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[24] ; clock      ; clock    ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.788 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[22] ; clock      ; clock    ; None                        ; None                      ; 6.592 ns                ;
; N/A                                     ; 43.90 MHz ( period = 22.780 ns )                    ; pipeid:id_stage|regfile:rf|register[17][24]                                                                                                          ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.156 ns               ;
; N/A                                     ; 43.90 MHz ( period = 22.780 ns )                    ; pipeid:id_stage|regfile:rf|register[12][1]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.159 ns               ;
; N/A                                     ; 43.90 MHz ( period = 22.778 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]                                                      ; pipepc:prog_cnt|pc[14] ; clock      ; clock    ; None                        ; None                      ; 6.593 ns                ;
; N/A                                     ; 43.91 MHz ( period = 22.776 ns )                    ; pipeid:id_stage|regfile:rf|register[1][7]                                                                                                            ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 43.91 MHz ( period = 22.772 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]                                                      ; pipepc:prog_cnt|pc[7]  ; clock      ; clock    ; None                        ; None                      ; 6.583 ns                ;
; N/A                                     ; 43.92 MHz ( period = 22.770 ns )                    ; pipeid:id_stage|regfile:rf|register[1][13]                                                                                                           ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.170 ns               ;
; N/A                                     ; 43.92 MHz ( period = 22.768 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[17] ; clock      ; clock    ; None                        ; None                      ; 11.148 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.766 ns )                    ; pipeid:id_stage|regfile:rf|register[21][4]                                                                                                           ; pipepc:prog_cnt|pc[13] ; clock      ; clock    ; None                        ; None                      ; 11.145 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_we_reg       ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg0 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg1 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg2 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg3 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ram_block1a0~porta_address_reg4 ; pipepc:prog_cnt|pc[25] ; clock      ; clock    ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 43.94 MHz ( period = 22.760 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[22] ; clock      ; clock    ; None                        ; None                      ; 11.143 ns               ;
; N/A                                     ; 43.94 MHz ( period = 22.758 ns )                    ; pipeid:id_stage|regfile:rf|register[29][11]                                                                                                          ; pipepc:prog_cnt|pc[9]  ; clock      ; clock    ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 43.95 MHz ( period = 22.754 ns )                    ; pipeid:id_stage|regfile:rf|register[3][3]                                                                                                            ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 43.95 MHz ( period = 22.754 ns )                    ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[7]                                                      ; pipepc:prog_cnt|pc[23] ; clock      ; clock    ; None                        ; None                      ; 6.559 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.750 ns )                    ; pipeid:id_stage|regfile:rf|register[1][4]                                                                                                            ; pipepc:prog_cnt|pc[14] ; clock      ; clock    ; None                        ; None                      ; 11.144 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                      ;                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                    ; To                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mb[6]                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]                     ; clock      ; clock    ; None                       ; None                       ; 0.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mb[4]                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[4]                     ; clock      ; clock    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mb[0]                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[0]                     ; clock      ; clock    ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mb[7]                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[7]                     ; clock      ; clock    ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mb[5]                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[5]                     ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mb[2]                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[2]                     ; clock      ; clock    ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mb[1]                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[1]                     ; clock      ; clock    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mb[3]                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[3]                     ; clock      ; clock    ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[2]                                                ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock      ; clock    ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[2]                                                ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[7] ; clock      ; clock    ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[2]                                                ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock      ; clock    ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[2]                                                ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock      ; clock    ; None                       ; None                       ; 3.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[2]                                                ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock      ; clock    ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[2]                                                ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[5] ; clock      ; clock    ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[6]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[3]                     ; clock      ; clock    ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[6]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[4]                     ; clock      ; clock    ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[6]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[5]                     ; clock      ; clock    ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[6]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[7]                     ; clock      ; clock    ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[6]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]                     ; clock      ; clock    ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[6]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[0]                     ; clock      ; clock    ; None                       ; None                       ; 3.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[6]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[1]                     ; clock      ; clock    ; None                       ; None                       ; 3.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[6]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[2]                     ; clock      ; clock    ; None                       ; None                       ; 3.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[2]                                                ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[6] ; clock      ; clock    ; None                       ; None                       ; 4.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[5] ; clock      ; clock    ; None                       ; None                       ; 0.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[3] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock      ; clock    ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[2]                                                ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[1] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock      ; clock    ; None                       ; None                       ; 1.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[6] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[6] ; clock      ; clock    ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[0] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock      ; clock    ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[4] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock      ; clock    ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[7] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[7] ; clock      ; clock    ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[3]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[3]                     ; clock      ; clock    ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[3]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[4]                     ; clock      ; clock    ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[3]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[5]                     ; clock      ; clock    ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[3]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[7]                     ; clock      ; clock    ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[3]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]                     ; clock      ; clock    ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[3]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[0]                     ; clock      ; clock    ; None                       ; None                       ; 3.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[3]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[1]                     ; clock      ; clock    ; None                       ; None                       ; 3.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[3]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[2]                     ; clock      ; clock    ; None                       ; None                       ; 3.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[7]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[3]                     ; clock      ; clock    ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[7]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[4]                     ; clock      ; clock    ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[7]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[5]                     ; clock      ; clock    ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[7]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[7]                     ; clock      ; clock    ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[7]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]                     ; clock      ; clock    ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[7]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[0]                     ; clock      ; clock    ; None                       ; None                       ; 3.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[7]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[1]                     ; clock      ; clock    ; None                       ; None                       ; 3.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[7]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[2]                     ; clock      ; clock    ; None                       ; None                       ; 3.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[4]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[3]                     ; clock      ; clock    ; None                       ; None                       ; 3.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[4]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[4]                     ; clock      ; clock    ; None                       ; None                       ; 3.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[4]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[5]                     ; clock      ; clock    ; None                       ; None                       ; 3.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[4]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[7]                     ; clock      ; clock    ; None                       ; None                       ; 3.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[4]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]                     ; clock      ; clock    ; None                       ; None                       ; 3.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[4]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[0]                     ; clock      ; clock    ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[4]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[1]                     ; clock      ; clock    ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[4]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[2]                     ; clock      ; clock    ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[5]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[3]                     ; clock      ; clock    ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[5]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[4]                     ; clock      ; clock    ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[5]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[5]                     ; clock      ; clock    ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[5]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[7]                     ; clock      ; clock    ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[5]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]                     ; clock      ; clock    ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[5]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[0]                     ; clock      ; clock    ; None                       ; None                       ; 4.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[5]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[1]                     ; clock      ; clock    ; None                       ; None                       ; 4.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|malu[5]                                                ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[2]                     ; clock      ; clock    ; None                       ; None                       ; 4.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mwmem                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[3]                     ; clock      ; clock    ; None                       ; None                       ; 4.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mwmem                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[4]                     ; clock      ; clock    ; None                       ; None                       ; 4.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mwmem                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[5]                     ; clock      ; clock    ; None                       ; None                       ; 4.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mwmem                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[7]                     ; clock      ; clock    ; None                       ; None                       ; 4.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mwmem                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]                     ; clock      ; clock    ; None                       ; None                       ; 4.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mwmem                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[0]                     ; clock      ; clock    ; None                       ; None                       ; 4.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mwmem                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[1]                     ; clock      ; clock    ; None                       ; None                       ; 4.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; pipeemreg:em_reg|mwmem                                                  ; pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[2]                     ; clock      ; clock    ; None                       ; None                       ; 4.393 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                        ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------+----------+
; N/A                                     ; None                                                ; 6.711 ns   ; resetn ; pipeir:inst_reg|inst[15]  ; clock    ;
; N/A                                     ; None                                                ; 6.711 ns   ; resetn ; pipeir:inst_reg|dpc4[17]  ; clock    ;
; N/A                                     ; None                                                ; 6.711 ns   ; resetn ; pipepc:prog_cnt|pc[17]    ; clock    ;
; N/A                                     ; None                                                ; 6.645 ns   ; resetn ; pipeir:inst_reg|inst[12]  ; clock    ;
; N/A                                     ; None                                                ; 6.645 ns   ; resetn ; pipeir:inst_reg|dpc4[14]  ; clock    ;
; N/A                                     ; None                                                ; 6.645 ns   ; resetn ; pipepc:prog_cnt|pc[14]    ; clock    ;
; N/A                                     ; None                                                ; 6.635 ns   ; resetn ; pipeir:inst_reg|inst[4]   ; clock    ;
; N/A                                     ; None                                                ; 6.635 ns   ; resetn ; pipepc:prog_cnt|pc[6]     ; clock    ;
; N/A                                     ; None                                                ; 6.635 ns   ; resetn ; pipeir:inst_reg|dpc4[6]   ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipeir:inst_reg|inst[8]   ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipeir:inst_reg|inst[9]   ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipeir:inst_reg|inst[10]  ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipeir:inst_reg|dpc4[11]  ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipeir:inst_reg|dpc4[12]  ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipeir:inst_reg|dpc4[10]  ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipepc:prog_cnt|pc[11]    ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipepc:prog_cnt|pc[12]    ; clock    ;
; N/A                                     ; None                                                ; 6.603 ns   ; resetn ; pipepc:prog_cnt|pc[10]    ; clock    ;
; N/A                                     ; None                                                ; 6.579 ns   ; resetn ; pipeir:inst_reg|inst[19]  ; clock    ;
; N/A                                     ; None                                                ; 6.579 ns   ; resetn ; pipeir:inst_reg|inst[16]  ; clock    ;
; N/A                                     ; None                                                ; 6.579 ns   ; resetn ; pipeir:inst_reg|inst[17]  ; clock    ;
; N/A                                     ; None                                                ; 6.579 ns   ; resetn ; pipeir:inst_reg|inst[18]  ; clock    ;
; N/A                                     ; None                                                ; 6.579 ns   ; resetn ; pipeir:inst_reg|inst[20]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[5]   ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[2]   ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[29]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[26]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[28]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[30]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[27]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[31]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[24]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[22]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[23]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|inst[25]  ; clock    ;
; N/A                                     ; None                                                ; 6.440 ns   ; resetn ; pipeir:inst_reg|dpc4[30]  ; clock    ;
; N/A                                     ; None                                                ; 6.428 ns   ; resetn ; pipeir:inst_reg|inst[3]   ; clock    ;
; N/A                                     ; None                                                ; 6.428 ns   ; resetn ; pipepc:prog_cnt|pc[5]     ; clock    ;
; N/A                                     ; None                                                ; 6.428 ns   ; resetn ; pipeir:inst_reg|dpc4[5]   ; clock    ;
; N/A                                     ; None                                                ; 6.359 ns   ; resetn ; pipepc:prog_cnt|pc[7]     ; clock    ;
; N/A                                     ; None                                                ; 6.359 ns   ; resetn ; pipeir:inst_reg|dpc4[7]   ; clock    ;
; N/A                                     ; None                                                ; 6.346 ns   ; resetn ; pipeir:inst_reg|dpc4[24]  ; clock    ;
; N/A                                     ; None                                                ; 6.346 ns   ; resetn ; pipepc:prog_cnt|pc[24]    ; clock    ;
; N/A                                     ; None                                                ; 6.321 ns   ; resetn ; pipeir:inst_reg|dpc4[26]  ; clock    ;
; N/A                                     ; None                                                ; 6.321 ns   ; resetn ; pipeir:inst_reg|dpc4[27]  ; clock    ;
; N/A                                     ; None                                                ; 6.321 ns   ; resetn ; pipeir:inst_reg|dpc4[29]  ; clock    ;
; N/A                                     ; None                                                ; 6.321 ns   ; resetn ; pipeir:inst_reg|dpc4[28]  ; clock    ;
; N/A                                     ; None                                                ; 6.321 ns   ; resetn ; pipepc:prog_cnt|pc[26]    ; clock    ;
; N/A                                     ; None                                                ; 6.321 ns   ; resetn ; pipepc:prog_cnt|pc[27]    ; clock    ;
; N/A                                     ; None                                                ; 6.321 ns   ; resetn ; pipepc:prog_cnt|pc[29]    ; clock    ;
; N/A                                     ; None                                                ; 6.321 ns   ; resetn ; pipepc:prog_cnt|pc[28]    ; clock    ;
; N/A                                     ; None                                                ; 6.313 ns   ; resetn ; pipeir:inst_reg|inst[21]  ; clock    ;
; N/A                                     ; None                                                ; 6.313 ns   ; resetn ; pipeir:inst_reg|dpc4[22]  ; clock    ;
; N/A                                     ; None                                                ; 6.313 ns   ; resetn ; pipepc:prog_cnt|pc[23]    ; clock    ;
; N/A                                     ; None                                                ; 6.313 ns   ; resetn ; pipepc:prog_cnt|pc[22]    ; clock    ;
; N/A                                     ; None                                                ; 6.308 ns   ; resetn ; pipeir:inst_reg|dpc4[21]  ; clock    ;
; N/A                                     ; None                                                ; 6.308 ns   ; resetn ; pipepc:prog_cnt|pc[21]    ; clock    ;
; N/A                                     ; None                                                ; 6.302 ns   ; resetn ; pipeir:inst_reg|dpc4[23]  ; clock    ;
; N/A                                     ; None                                                ; 6.302 ns   ; resetn ; pipeir:inst_reg|dpc4[25]  ; clock    ;
; N/A                                     ; None                                                ; 6.299 ns   ; resetn ; pipeir:inst_reg|inst[7]   ; clock    ;
; N/A                                     ; None                                                ; 6.299 ns   ; resetn ; pipeir:inst_reg|inst[6]   ; clock    ;
; N/A                                     ; None                                                ; 6.299 ns   ; resetn ; pipeir:inst_reg|dpc4[9]   ; clock    ;
; N/A                                     ; None                                                ; 6.299 ns   ; resetn ; pipeir:inst_reg|dpc4[8]   ; clock    ;
; N/A                                     ; None                                                ; 6.299 ns   ; resetn ; pipepc:prog_cnt|pc[9]     ; clock    ;
; N/A                                     ; None                                                ; 6.299 ns   ; resetn ; pipepc:prog_cnt|pc[8]     ; clock    ;
; N/A                                     ; None                                                ; 6.116 ns   ; resetn ; pipeir:inst_reg|inst[1]   ; clock    ;
; N/A                                     ; None                                                ; 6.116 ns   ; resetn ; pipepc:prog_cnt|pc[3]     ; clock    ;
; N/A                                     ; None                                                ; 6.116 ns   ; resetn ; pipeir:inst_reg|dpc4[3]   ; clock    ;
; N/A                                     ; None                                                ; 6.078 ns   ; resetn ; pipeir:inst_reg|dpc4[19]  ; clock    ;
; N/A                                     ; None                                                ; 6.078 ns   ; resetn ; pipeir:inst_reg|dpc4[18]  ; clock    ;
; N/A                                     ; None                                                ; 6.078 ns   ; resetn ; pipepc:prog_cnt|pc[19]    ; clock    ;
; N/A                                     ; None                                                ; 6.078 ns   ; resetn ; pipepc:prog_cnt|pc[18]    ; clock    ;
; N/A                                     ; None                                                ; 6.067 ns   ; resetn ; pipeir:inst_reg|inst[0]   ; clock    ;
; N/A                                     ; None                                                ; 6.067 ns   ; resetn ; pipepc:prog_cnt|pc[2]     ; clock    ;
; N/A                                     ; None                                                ; 6.067 ns   ; resetn ; pipeir:inst_reg|dpc4[2]   ; clock    ;
; N/A                                     ; None                                                ; 6.067 ns   ; resetn ; pipeir:inst_reg|dpc4[31]  ; clock    ;
; N/A                                     ; None                                                ; 6.067 ns   ; resetn ; pipepc:prog_cnt|pc[31]    ; clock    ;
; N/A                                     ; None                                                ; 6.067 ns   ; resetn ; pipepc:prog_cnt|pc[30]    ; clock    ;
; N/A                                     ; None                                                ; 6.051 ns   ; resetn ; pipeir:inst_reg|inst[11]  ; clock    ;
; N/A                                     ; None                                                ; 6.051 ns   ; resetn ; pipeir:inst_reg|dpc4[13]  ; clock    ;
; N/A                                     ; None                                                ; 6.051 ns   ; resetn ; pipepc:prog_cnt|pc[13]    ; clock    ;
; N/A                                     ; None                                                ; 6.013 ns   ; resetn ; pipeir:inst_reg|dpc4[20]  ; clock    ;
; N/A                                     ; None                                                ; 6.013 ns   ; resetn ; pipepc:prog_cnt|pc[20]    ; clock    ;
; N/A                                     ; None                                                ; 6.011 ns   ; resetn ; pipeir:inst_reg|inst[14]  ; clock    ;
; N/A                                     ; None                                                ; 6.011 ns   ; resetn ; pipeir:inst_reg|inst[13]  ; clock    ;
; N/A                                     ; None                                                ; 6.011 ns   ; resetn ; pipeir:inst_reg|dpc4[15]  ; clock    ;
; N/A                                     ; None                                                ; 6.011 ns   ; resetn ; pipeir:inst_reg|dpc4[16]  ; clock    ;
; N/A                                     ; None                                                ; 6.011 ns   ; resetn ; pipepc:prog_cnt|pc[15]    ; clock    ;
; N/A                                     ; None                                                ; 6.011 ns   ; resetn ; pipepc:prog_cnt|pc[16]    ; clock    ;
; N/A                                     ; None                                                ; 6.005 ns   ; resetn ; pipepc:prog_cnt|pc[25]    ; clock    ;
; N/A                                     ; None                                                ; 5.819 ns   ; resetn ; pipepc:prog_cnt|pc[1]     ; clock    ;
; N/A                                     ; None                                                ; 5.819 ns   ; resetn ; pipepc:prog_cnt|pc[0]     ; clock    ;
; N/A                                     ; None                                                ; 5.757 ns   ; resetn ; pipepc:prog_cnt|pc[4]     ; clock    ;
; N/A                                     ; None                                                ; 5.757 ns   ; resetn ; pipeir:inst_reg|dpc4[4]   ; clock    ;
; N/A                                     ; None                                                ; 5.591 ns   ; resetn ; pipemwreg:mw_reg|wmo[31]  ; clock    ;
; N/A                                     ; None                                                ; 5.582 ns   ; resetn ; pipeemreg:em_reg|malu[14] ; clock    ;
; N/A                                     ; None                                                ; 5.582 ns   ; resetn ; pipeemreg:em_reg|malu[11] ; clock    ;
; N/A                                     ; None                                                ; 5.581 ns   ; resetn ; pipeemreg:em_reg|malu[13] ; clock    ;
; N/A                                     ; None                                                ; 5.578 ns   ; resetn ; pipeemreg:em_reg|malu[9]  ; clock    ;
; N/A                                     ; None                                                ; 5.575 ns   ; resetn ; pipeemreg:em_reg|malu[10] ; clock    ;
; N/A                                     ; None                                                ; 5.575 ns   ; resetn ; pipeemreg:em_reg|malu[8]  ; clock    ;
; N/A                                     ; None                                                ; 5.561 ns   ; resetn ; pipeir:inst_reg|dpc4[1]   ; clock    ;
; N/A                                     ; None                                                ; 5.561 ns   ; resetn ; pipeir:inst_reg|dpc4[0]   ; clock    ;
; N/A                                     ; None                                                ; 5.561 ns   ; resetn ; pipemwreg:mw_reg|wmo[27]  ; clock    ;
; N/A                                     ; None                                                ; 5.538 ns   ; resetn ; pipemwreg:mw_reg|wmo[12]  ; clock    ;
; N/A                                     ; None                                                ; 5.497 ns   ; resetn ; pipemwreg:mw_reg|wmo[29]  ; clock    ;
; N/A                                     ; None                                                ; 5.496 ns   ; resetn ; pipemwreg:mw_reg|wmo[0]   ; clock    ;
; N/A                                     ; None                                                ; 5.492 ns   ; resetn ; pipemwreg:mw_reg|wmo[6]   ; clock    ;
; N/A                                     ; None                                                ; 5.467 ns   ; resetn ; pipeemreg:em_reg|malu[28] ; clock    ;
; N/A                                     ; None                                                ; 5.456 ns   ; resetn ; pipemwreg:mw_reg|wmo[16]  ; clock    ;
; N/A                                     ; None                                                ; 5.456 ns   ; resetn ; pipemwreg:mw_reg|wmo[18]  ; clock    ;
; N/A                                     ; None                                                ; 5.448 ns   ; resetn ; pipemwreg:mw_reg|wmo[24]  ; clock    ;
; N/A                                     ; None                                                ; 5.446 ns   ; resetn ; pipemwreg:mw_reg|wmo[4]   ; clock    ;
; N/A                                     ; None                                                ; 5.446 ns   ; resetn ; pipemwreg:mw_reg|wmo[7]   ; clock    ;
; N/A                                     ; None                                                ; 5.446 ns   ; resetn ; pipemwreg:mw_reg|wmo[30]  ; clock    ;
; N/A                                     ; None                                                ; 5.425 ns   ; resetn ; pipemwreg:mw_reg|wmo[11]  ; clock    ;
; N/A                                     ; None                                                ; 5.322 ns   ; resetn ; pipemwreg:mw_reg|wmo[5]   ; clock    ;
; N/A                                     ; None                                                ; 5.317 ns   ; resetn ; pipemwreg:mw_reg|wmo[3]   ; clock    ;
; N/A                                     ; None                                                ; 5.289 ns   ; resetn ; pipemwreg:mw_reg|wm2reg   ; clock    ;
; N/A                                     ; None                                                ; 5.289 ns   ; resetn ; pipemwreg:mw_reg|walu[5]  ; clock    ;
; N/A                                     ; None                                                ; 5.289 ns   ; resetn ; pipemwreg:mw_reg|wrn[3]   ; clock    ;
; N/A                                     ; None                                                ; 5.289 ns   ; resetn ; pipemwreg:mw_reg|walu[30] ; clock    ;
; N/A                                     ; None                                                ; 5.288 ns   ; resetn ; pipemwreg:mw_reg|walu[3]  ; clock    ;
; N/A                                     ; None                                                ; 5.288 ns   ; resetn ; pipemwreg:mw_reg|walu[1]  ; clock    ;
; N/A                                     ; None                                                ; 5.286 ns   ; resetn ; pipemwreg:mw_reg|wrn[2]   ; clock    ;
; N/A                                     ; None                                                ; 5.286 ns   ; resetn ; pipemwreg:mw_reg|walu[29] ; clock    ;
; N/A                                     ; None                                                ; 5.283 ns   ; resetn ; pipemwreg:mw_reg|wrn[1]   ; clock    ;
; N/A                                     ; None                                                ; 5.282 ns   ; resetn ; pipemwreg:mw_reg|walu[24] ; clock    ;
; N/A                                     ; None                                                ; 5.281 ns   ; resetn ; pipemwreg:mw_reg|wrn[4]   ; clock    ;
; N/A                                     ; None                                                ; 5.281 ns   ; resetn ; pipemwreg:mw_reg|walu[13] ; clock    ;
; N/A                                     ; None                                                ; 5.281 ns   ; resetn ; pipemwreg:mw_reg|walu[16] ; clock    ;
; N/A                                     ; None                                                ; 5.281 ns   ; resetn ; pipemwreg:mw_reg|walu[31] ; clock    ;
; N/A                                     ; None                                                ; 5.280 ns   ; resetn ; pipemwreg:mw_reg|walu[22] ; clock    ;
; N/A                                     ; None                                                ; 5.280 ns   ; resetn ; pipemwreg:mw_reg|walu[27] ; clock    ;
; N/A                                     ; None                                                ; 5.278 ns   ; resetn ; pipemwreg:mw_reg|wrn[0]   ; clock    ;
; N/A                                     ; None                                                ; 5.278 ns   ; resetn ; pipemwreg:mw_reg|walu[0]  ; clock    ;
; N/A                                     ; None                                                ; 5.276 ns   ; resetn ; pipemwreg:mw_reg|walu[14] ; clock    ;
; N/A                                     ; None                                                ; 5.275 ns   ; resetn ; pipemwreg:mw_reg|walu[4]  ; clock    ;
; N/A                                     ; None                                                ; 5.275 ns   ; resetn ; pipemwreg:mw_reg|walu[6]  ; clock    ;
; N/A                                     ; None                                                ; 5.275 ns   ; resetn ; pipemwreg:mw_reg|wwreg    ; clock    ;
; N/A                                     ; None                                                ; 5.272 ns   ; resetn ; pipemwreg:mw_reg|walu[11] ; clock    ;
; N/A                                     ; None                                                ; 5.271 ns   ; resetn ; pipemwreg:mw_reg|walu[26] ; clock    ;
; N/A                                     ; None                                                ; 5.269 ns   ; resetn ; pipemwreg:mw_reg|walu[10] ; clock    ;
; N/A                                     ; None                                                ; 5.267 ns   ; resetn ; pipemwreg:mw_reg|wmo[28]  ; clock    ;
; N/A                                     ; None                                                ; 5.266 ns   ; resetn ; pipemwreg:mw_reg|wmo[8]   ; clock    ;
; N/A                                     ; None                                                ; 5.265 ns   ; resetn ; pipemwreg:mw_reg|wmo[23]  ; clock    ;
; N/A                                     ; None                                                ; 5.265 ns   ; resetn ; pipemwreg:mw_reg|wmo[25]  ; clock    ;
; N/A                                     ; None                                                ; 5.264 ns   ; resetn ; pipedereg:de_reg|eb[16]   ; clock    ;
; N/A                                     ; None                                                ; 5.262 ns   ; resetn ; pipemwreg:mw_reg|wmo[9]   ; clock    ;
; N/A                                     ; None                                                ; 5.261 ns   ; resetn ; pipeemreg:em_reg|mb[16]   ; clock    ;
; N/A                                     ; None                                                ; 5.261 ns   ; resetn ; pipedereg:de_reg|epc4[9]  ; clock    ;
; N/A                                     ; None                                                ; 5.260 ns   ; resetn ; pipedereg:de_reg|eimm[7]  ; clock    ;
; N/A                                     ; None                                                ; 5.259 ns   ; resetn ; pipemwreg:mw_reg|wmo[13]  ; clock    ;
; N/A                                     ; None                                                ; 5.257 ns   ; resetn ; pipemwreg:mw_reg|wmo[17]  ; clock    ;
; N/A                                     ; None                                                ; 5.256 ns   ; resetn ; pipemwreg:mw_reg|walu[21] ; clock    ;
; N/A                                     ; None                                                ; 5.254 ns   ; resetn ; pipemwreg:mw_reg|wmo[26]  ; clock    ;
; N/A                                     ; None                                                ; 5.253 ns   ; resetn ; pipemwreg:mw_reg|wmo[20]  ; clock    ;
; N/A                                     ; None                                                ; 5.252 ns   ; resetn ; pipedereg:de_reg|ea[8]    ; clock    ;
; N/A                                     ; None                                                ; 5.238 ns   ; resetn ; pipeemreg:em_reg|malu[31] ; clock    ;
; N/A                                     ; None                                                ; 5.238 ns   ; resetn ; pipeemreg:em_reg|malu[27] ; clock    ;
; N/A                                     ; None                                                ; 5.236 ns   ; resetn ; pipedereg:de_reg|ea[4]    ; clock    ;
; N/A                                     ; None                                                ; 5.227 ns   ; resetn ; pipeemreg:em_reg|malu[12] ; clock    ;
; N/A                                     ; None                                                ; 5.182 ns   ; resetn ; pipemwreg:mw_reg|wmo[10]  ; clock    ;
; N/A                                     ; None                                                ; 5.181 ns   ; resetn ; pipemwreg:mw_reg|wmo[14]  ; clock    ;
; N/A                                     ; None                                                ; 5.177 ns   ; resetn ; pipemwreg:mw_reg|wmo[21]  ; clock    ;
; N/A                                     ; None                                                ; 5.176 ns   ; resetn ; pipeemreg:em_reg|malu[23] ; clock    ;
; N/A                                     ; None                                                ; 5.175 ns   ; resetn ; pipemwreg:mw_reg|wmo[22]  ; clock    ;
; N/A                                     ; None                                                ; 5.175 ns   ; resetn ; pipemwreg:mw_reg|wmo[19]  ; clock    ;
; N/A                                     ; None                                                ; 5.172 ns   ; resetn ; pipedereg:de_reg|eb[2]    ; clock    ;
; N/A                                     ; None                                                ; 5.170 ns   ; resetn ; pipeemreg:em_reg|mb[0]    ; clock    ;
; N/A                                     ; None                                                ; 5.165 ns   ; resetn ; pipeemreg:em_reg|mb[2]    ; clock    ;
; N/A                                     ; None                                                ; 5.153 ns   ; resetn ; pipedereg:de_reg|ea[2]    ; clock    ;
; N/A                                     ; None                                                ; 5.145 ns   ; resetn ; pipedereg:de_reg|ea[16]   ; clock    ;
; N/A                                     ; None                                                ; 5.141 ns   ; resetn ; pipemwreg:mw_reg|walu[20] ; clock    ;
; N/A                                     ; None                                                ; 5.135 ns   ; resetn ; pipedereg:de_reg|ern0[3]  ; clock    ;
; N/A                                     ; None                                                ; 5.135 ns   ; resetn ; pipedereg:de_reg|ern0[2]  ; clock    ;
; N/A                                     ; None                                                ; 5.133 ns   ; resetn ; pipemwreg:mw_reg|walu[28] ; clock    ;
; N/A                                     ; None                                                ; 5.132 ns   ; resetn ; pipemwreg:mw_reg|walu[8]  ; clock    ;
; N/A                                     ; None                                                ; 5.132 ns   ; resetn ; pipemwreg:mw_reg|walu[25] ; clock    ;
; N/A                                     ; None                                                ; 5.132 ns   ; resetn ; pipemwreg:mw_reg|walu[19] ; clock    ;
; N/A                                     ; None                                                ; 5.126 ns   ; resetn ; pipemwreg:mw_reg|walu[23] ; clock    ;
; N/A                                     ; None                                                ; 5.125 ns   ; resetn ; pipeemreg:em_reg|mb[14]   ; clock    ;
; N/A                                     ; None                                                ; 5.117 ns   ; resetn ; pipeemreg:em_reg|malu[29] ; clock    ;
; N/A                                     ; None                                                ; 5.111 ns   ; resetn ; pipedereg:de_reg|eimm[6]  ; clock    ;
; N/A                                     ; None                                                ; 5.111 ns   ; resetn ; pipedereg:de_reg|epc4[8]  ; clock    ;
; N/A                                     ; None                                                ; 5.088 ns   ; resetn ; pipedereg:de_reg|ea[6]    ; clock    ;
; N/A                                     ; None                                                ; 5.074 ns   ; resetn ; pipedereg:de_reg|ea[20]   ; clock    ;
; N/A                                     ; None                                                ; 5.071 ns   ; resetn ; pipedereg:de_reg|ea[21]   ; clock    ;
; N/A                                     ; None                                                ; 5.064 ns   ; resetn ; pipemwreg:mw_reg|wmo[1]   ; clock    ;
; N/A                                     ; None                                                ; 5.063 ns   ; resetn ; pipedereg:de_reg|eb[26]   ; clock    ;
; N/A                                     ; None                                                ; 5.039 ns   ; resetn ; pipedereg:de_reg|ea[9]    ; clock    ;
; N/A                                     ; None                                                ; 5.032 ns   ; resetn ; pipedereg:de_reg|ea[24]   ; clock    ;
; N/A                                     ; None                                                ; 5.032 ns   ; resetn ; pipedereg:de_reg|eb[23]   ; clock    ;
; N/A                                     ; None                                                ; 5.023 ns   ; resetn ; pipemwreg:mw_reg|wmo[2]   ; clock    ;
; N/A                                     ; None                                                ; 5.018 ns   ; resetn ; pipedereg:de_reg|epc4[31] ; clock    ;
; N/A                                     ; None                                                ; 5.013 ns   ; resetn ; pipedereg:de_reg|ea[22]   ; clock    ;
; N/A                                     ; None                                                ; 5.012 ns   ; resetn ; pipedereg:de_reg|eb[14]   ; clock    ;
; N/A                                     ; None                                                ; 5.008 ns   ; resetn ; pipedereg:de_reg|eimm[13] ; clock    ;
; N/A                                     ; None                                                ; 5.007 ns   ; resetn ; pipedereg:de_reg|eimm[14] ; clock    ;
; N/A                                     ; None                                                ; 5.005 ns   ; resetn ; pipeemreg:em_reg|malu[21] ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                           ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------+----------+


+--------------------------------------------------------------------------------------------------------------+
; tco                                                                                                          ;
+-------+--------------+------------+---------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                              ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------------------------+---------+------------+
; N/A   ; None         ; 8.048 ns   ; binary_to_sevenseg:LED8_out_port0|ledsegments1[3] ; hex3[3] ; clock      ;
; N/A   ; None         ; 8.041 ns   ; binary_to_sevenseg:LED8_out_port0|ledsegments1[5] ; hex3[5] ; clock      ;
; N/A   ; None         ; 8.038 ns   ; binary_to_sevenseg:LED8_out_port0|ledsegments1[2] ; hex3[2] ; clock      ;
; N/A   ; None         ; 8.017 ns   ; binary_to_sevenseg:LED8_out_port0|ledsegments1[0] ; hex3[0] ; clock      ;
; N/A   ; None         ; 8.008 ns   ; binary_to_sevenseg:LED8_out_port0|ledsegments1[6] ; hex3[6] ; clock      ;
; N/A   ; None         ; 8.000 ns   ; binary_to_sevenseg:LED8_out_port0|ledsegments1[1] ; hex3[1] ; clock      ;
; N/A   ; None         ; 7.548 ns   ; binary_to_sevenseg:LED8_out_port0|ledsegments1[4] ; hex3[4] ; clock      ;
+-------+--------------+------------+---------------------------------------------------+---------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+--------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To  ;
+-------+-------------------+-----------------+--------+-----+
; N/A   ; None              ; 9.965 ns        ; resetn ; led ;
+-------+-------------------+-----------------+--------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From        ; To                                                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.830 ns  ; operand0[5] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] ; clock    ;
; N/A                                     ; None                                                ; 4.619 ns  ; operand0[3] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[3] ; clock    ;
; N/A                                     ; None                                                ; 4.527 ns  ; operand0[6] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[6] ; clock    ;
; N/A                                     ; None                                                ; 4.516 ns  ; operand0[7] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[7] ; clock    ;
; N/A                                     ; None                                                ; 4.299 ns  ; operand0[1] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[1] ; clock    ;
; N/A                                     ; None                                                ; 4.211 ns  ; operand0[2] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[2] ; clock    ;
; N/A                                     ; None                                                ; 4.131 ns  ; operand0[4] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[4] ; clock    ;
; N/A                                     ; None                                                ; 3.858 ns  ; operand0[0] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[0] ; clock    ;
; N/A                                     ; None                                                ; -3.828 ns ; resetn      ; pipeemreg:em_reg|malu[3]                                                ; clock    ;
; N/A                                     ; None                                                ; -3.829 ns ; resetn      ; pipeemreg:em_reg|malu[4]                                                ; clock    ;
; N/A                                     ; None                                                ; -3.829 ns ; resetn      ; pipeemreg:em_reg|malu[6]                                                ; clock    ;
; N/A                                     ; None                                                ; -3.831 ns ; resetn      ; pipeemreg:em_reg|malu[7]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.100 ns ; resetn      ; pipeemreg:em_reg|malu[5]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.162 ns ; resetn      ; pipeir:inst_reg|dpc4[7]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.201 ns ; resetn      ; pipedereg:de_reg|eimm[1]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.206 ns ; resetn      ; pipeemreg:em_reg|mb[1]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.219 ns ; resetn      ; pipedereg:de_reg|ea[3]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.241 ns ; resetn      ; pipeemreg:em_reg|mm2reg                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.242 ns ; resetn      ; pipeemreg:em_reg|mb[4]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.242 ns ; resetn      ; pipedereg:de_reg|epc4[17]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.244 ns ; resetn      ; pipeir:inst_reg|inst[12]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.246 ns ; resetn      ; pipedereg:de_reg|eimm[4]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.247 ns ; resetn      ; pipedereg:de_reg|eimm[12]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.248 ns ; resetn      ; pipeemreg:em_reg|mb[12]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.249 ns ; resetn      ; pipeemreg:em_reg|mwreg                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.250 ns ; resetn      ; pipedereg:de_reg|ea[14]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.251 ns ; resetn      ; pipedereg:de_reg|em2reg                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.252 ns ; resetn      ; pipeemreg:em_reg|mb[25]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.252 ns ; resetn      ; pipeir:inst_reg|dpc4[14]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.255 ns ; resetn      ; pipeemreg:em_reg|mb[29]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.256 ns ; resetn      ; pipeemreg:em_reg|mwmem                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.294 ns ; resetn      ; pipeemreg:em_reg|malu[15]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.294 ns ; resetn      ; pipeemreg:em_reg|malu[24]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.308 ns ; resetn      ; pipeemreg:em_reg|mb[22]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.309 ns ; resetn      ; pipedereg:de_reg|eb[27]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.316 ns ; resetn      ; pipeemreg:em_reg|mb[27]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.330 ns ; resetn      ; pipedereg:de_reg|epc4[0]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.330 ns ; resetn      ; pipedereg:de_reg|eb[5]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.331 ns ; resetn      ; pipeemreg:em_reg|mrn[1]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.331 ns ; resetn      ; pipeemreg:em_reg|mb[5]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.332 ns ; resetn      ; pipeemreg:em_reg|mrn[3]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.332 ns ; resetn      ; pipedereg:de_reg|eimm[5]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.333 ns ; resetn      ; pipeemreg:em_reg|malu[26]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.336 ns ; resetn      ; pipeemreg:em_reg|malu[0]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.348 ns ; resetn      ; pipedereg:de_reg|ea[13]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.348 ns ; resetn      ; pipedereg:de_reg|eimm[11]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.348 ns ; resetn      ; pipeir:inst_reg|dpc4[13]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.349 ns ; resetn      ; pipeemreg:em_reg|mb[11]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.353 ns ; resetn      ; pipeir:inst_reg|inst[11]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.358 ns ; resetn      ; pipeemreg:em_reg|mb[7]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.358 ns ; resetn      ; pipedereg:de_reg|eb[7]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.361 ns ; resetn      ; pipeemreg:em_reg|mrn[4]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.361 ns ; resetn      ; pipedereg:de_reg|ealuimm                                                ; clock    ;
; N/A                                     ; None                                                ; -4.362 ns ; resetn      ; pipedereg:de_reg|eb[30]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.363 ns ; resetn      ; pipeemreg:em_reg|mrn[2]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.364 ns ; resetn      ; pipeemreg:em_reg|mb[31]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.365 ns ; resetn      ; pipedereg:de_reg|eimm[15]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.369 ns ; resetn      ; pipedereg:de_reg|eb[0]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.369 ns ; resetn      ; pipeemreg:em_reg|mb[15]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.370 ns ; resetn      ; pipeemreg:em_reg|malu[20]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.371 ns ; resetn      ; pipeemreg:em_reg|malu[18]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.371 ns ; resetn      ; pipedereg:de_reg|epc4[13]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.372 ns ; resetn      ; pipeemreg:em_reg|mb[30]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.372 ns ; resetn      ; pipedereg:de_reg|epc4[10]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.373 ns ; resetn      ; pipedereg:de_reg|epc4[11]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.377 ns ; resetn      ; pipeemreg:em_reg|mb[18]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.377 ns ; resetn      ; pipeemreg:em_reg|mb[19]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.377 ns ; resetn      ; pipeemreg:em_reg|mb[23]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.380 ns ; resetn      ; pipeir:inst_reg|dpc4[26]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.381 ns ; resetn      ; pipedereg:de_reg|epc4[1]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.381 ns ; resetn      ; pipeir:inst_reg|dpc4[29]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.381 ns ; resetn      ; pipeir:inst_reg|dpc4[28]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.382 ns ; resetn      ; pipedereg:de_reg|epc4[29]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.382 ns ; resetn      ; pipeir:inst_reg|dpc4[27]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.383 ns ; resetn      ; pipedereg:de_reg|epc4[28]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.386 ns ; resetn      ; pipeemreg:em_reg|malu[1]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.386 ns ; resetn      ; pipedereg:de_reg|eimm[3]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.387 ns ; resetn      ; pipeemreg:em_reg|mb[3]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.407 ns ; resetn      ; pipedereg:de_reg|eb[17]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.408 ns ; resetn      ; pipedereg:de_reg|eb[21]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.409 ns ; resetn      ; pipedereg:de_reg|eb[13]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.410 ns ; resetn      ; pipedereg:de_reg|eb[9]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.410 ns ; resetn      ; pipemwreg:mw_reg|walu[15]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.413 ns ; resetn      ; pipeemreg:em_reg|mb[17]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.414 ns ; resetn      ; pipeemreg:em_reg|mb[9]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.414 ns ; resetn      ; pipeemreg:em_reg|mb[21]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.415 ns ; resetn      ; pipeemreg:em_reg|mb[13]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.422 ns ; resetn      ; pipepc:prog_cnt|pc[7]                                                   ; clock    ;
; N/A                                     ; None                                                ; -4.424 ns ; resetn      ; pipemwreg:mw_reg|walu[9]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.425 ns ; resetn      ; pipemwreg:mw_reg|walu[17]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.429 ns ; resetn      ; pipedereg:de_reg|ea[7]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.430 ns ; resetn      ; pipemwreg:mw_reg|walu[12]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.430 ns ; resetn      ; pipemwreg:mw_reg|walu[18]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.444 ns ; resetn      ; pipeir:inst_reg|dpc4[5]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.450 ns ; resetn      ; pipedereg:de_reg|ea[5]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.453 ns ; resetn      ; pipedereg:de_reg|eb[1]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.453 ns ; resetn      ; pipedereg:de_reg|epc4[15]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.453 ns ; resetn      ; pipeir:inst_reg|dpc4[25]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.455 ns ; resetn      ; pipedereg:de_reg|epc4[26]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.455 ns ; resetn      ; pipedereg:de_reg|epc4[14]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.456 ns ; resetn      ; pipedereg:de_reg|epc4[16]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.456 ns ; resetn      ; pipedereg:de_reg|epc4[24]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.456 ns ; resetn      ; pipeir:inst_reg|dpc4[23]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.457 ns ; resetn      ; pipedereg:de_reg|epc4[19]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.457 ns ; resetn      ; pipedereg:de_reg|epc4[22]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.458 ns ; resetn      ; pipeemreg:em_reg|malu[17]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.458 ns ; resetn      ; pipedereg:de_reg|epc4[25]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.459 ns ; resetn      ; pipedereg:de_reg|epc4[23]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.459 ns ; resetn      ; pipedereg:de_reg|epc4[20]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.460 ns ; resetn      ; pipedereg:de_reg|epc4[21]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.460 ns ; resetn      ; pipedereg:de_reg|epc4[27]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.460 ns ; resetn      ; pipedereg:de_reg|epc4[18]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.478 ns ; resetn      ; pipeemreg:em_reg|mb[20]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.478 ns ; resetn      ; pipedereg:de_reg|ea[10]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.481 ns ; resetn      ; pipedereg:de_reg|eb[31]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.482 ns ; resetn      ; pipedereg:de_reg|eshift                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.482 ns ; resetn      ; pipepc:prog_cnt|pc[3]                                                   ; clock    ;
; N/A                                     ; None                                                ; -4.482 ns ; resetn      ; pipedereg:de_reg|ealuc[3]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.485 ns ; resetn      ; pipedereg:de_reg|eb[12]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.485 ns ; resetn      ; pipeir:inst_reg|dpc4[18]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.487 ns ; resetn      ; pipeir:inst_reg|dpc4[19]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.491 ns ; resetn      ; pipedereg:de_reg|ea[27]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.494 ns ; resetn      ; pipemwreg:mw_reg|walu[2]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.496 ns ; resetn      ; pipemwreg:mw_reg|walu[7]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.497 ns ; resetn      ; pipeir:inst_reg|dpc4[3]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.498 ns ; resetn      ; pipedereg:de_reg|ea[23]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.500 ns ; resetn      ; pipedereg:de_reg|eb[24]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.501 ns ; resetn      ; pipedereg:de_reg|eimm[0]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.501 ns ; resetn      ; pipedereg:de_reg|eb[25]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.502 ns ; resetn      ; pipedereg:de_reg|ea[26]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.503 ns ; resetn      ; pipeir:inst_reg|inst[1]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.503 ns ; resetn      ; pipeemreg:em_reg|mb[24]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.504 ns ; resetn      ; pipedereg:de_reg|eimm[16]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.505 ns ; resetn      ; pipeemreg:em_reg|malu[2]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.506 ns ; resetn      ; pipeir:inst_reg|dpc4[0]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.512 ns ; resetn      ; pipeir:inst_reg|dpc4[1]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.513 ns ; resetn      ; pipedereg:de_reg|ea[25]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.514 ns ; resetn      ; pipedereg:de_reg|ern0[1]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.514 ns ; resetn      ; pipepc:prog_cnt|pc[14]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.521 ns ; resetn      ; pipedereg:de_reg|ewmem                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.522 ns ; resetn      ; pipedereg:de_reg|eb[4]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.528 ns ; resetn      ; pipeir:inst_reg|inst[25]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.529 ns ; resetn      ; pipeir:inst_reg|inst[5]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.529 ns ; resetn      ; pipedereg:de_reg|epc4[12]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.530 ns ; resetn      ; pipedereg:de_reg|epc4[30]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.532 ns ; resetn      ; pipeir:inst_reg|dpc4[30]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.534 ns ; resetn      ; pipeir:inst_reg|inst[22]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.541 ns ; resetn      ; pipeir:inst_reg|dpc4[22]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.542 ns ; resetn      ; pipeir:inst_reg|inst[21]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.543 ns ; resetn      ; pipeir:inst_reg|inst[23]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.543 ns ; resetn      ; pipedereg:de_reg|ea[30]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.544 ns ; resetn      ; pipeir:inst_reg|inst[29]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.546 ns ; resetn      ; pipeir:inst_reg|inst[28]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.547 ns ; resetn      ; pipeir:inst_reg|inst[24]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.548 ns ; resetn      ; pipeir:inst_reg|inst[30]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.548 ns ; resetn      ; pipedereg:de_reg|ea[1]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.559 ns ; resetn      ; pipeemreg:em_reg|malu[25]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.559 ns ; resetn      ; pipeir:inst_reg|dpc4[21]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.560 ns ; resetn      ; pipedereg:de_reg|eb[19]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.562 ns ; resetn      ; pipeemreg:em_reg|malu[16]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.563 ns ; resetn      ; pipeemreg:em_reg|malu[30]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.573 ns ; resetn      ; pipepc:prog_cnt|pc[26]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.573 ns ; resetn      ; pipepc:prog_cnt|pc[27]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.573 ns ; resetn      ; pipepc:prog_cnt|pc[29]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.573 ns ; resetn      ; pipepc:prog_cnt|pc[28]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.591 ns ; resetn      ; pipedereg:de_reg|eb[18]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.593 ns ; resetn      ; pipedereg:de_reg|eb[22]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.594 ns ; resetn      ; pipedereg:de_reg|eb[20]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.595 ns ; resetn      ; pipedereg:de_reg|eb[11]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.609 ns ; resetn      ; pipedereg:de_reg|ern0[0]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.609 ns ; resetn      ; pipepc:prog_cnt|pc[13]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.613 ns ; resetn      ; pipeir:inst_reg|dpc4[6]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.613 ns ; resetn      ; pipedereg:de_reg|ea[31]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.620 ns ; resetn      ; pipeir:inst_reg|inst[4]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.621 ns ; resetn      ; pipedereg:de_reg|eb[29]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.627 ns ; resetn      ; pipedereg:de_reg|ern0[4]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.636 ns ; resetn      ; pipedereg:de_reg|ea[0]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.638 ns ; resetn      ; pipedereg:de_reg|eb[3]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.643 ns ; resetn      ; pipedereg:de_reg|eb[15]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.648 ns ; resetn      ; pipeemreg:em_reg|mb[8]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.652 ns ; resetn      ; pipedereg:de_reg|eb[8]                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.653 ns ; resetn      ; pipedereg:de_reg|eimm[8]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.655 ns ; resetn      ; pipeemreg:em_reg|malu[19]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.657 ns ; resetn      ; pipedereg:de_reg|ea[28]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.658 ns ; resetn      ; pipeemreg:em_reg|malu[22]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.671 ns ; resetn      ; pipedereg:de_reg|ea[11]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.675 ns ; resetn      ; pipedereg:de_reg|epc4[2]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.675 ns ; resetn      ; pipedereg:de_reg|epc4[7]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.676 ns ; resetn      ; pipeir:inst_reg|inst[19]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.678 ns ; resetn      ; pipedereg:de_reg|epc4[4]                                                ; clock    ;
; N/A                                     ; None                                                ; -4.679 ns ; resetn      ; pipeemreg:em_reg|mrn[0]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.679 ns ; resetn      ; pipeemreg:em_reg|mb[10]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.680 ns ; resetn      ; pipedereg:de_reg|ejal                                                   ; clock    ;
; N/A                                     ; None                                                ; -4.681 ns ; resetn      ; pipedereg:de_reg|ewreg                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.681 ns ; resetn      ; pipedereg:de_reg|ealuc[0]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.681 ns ; resetn      ; pipedereg:de_reg|ealuc[1]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.681 ns ; resetn      ; pipedereg:de_reg|ealuc[2]                                               ; clock    ;
; N/A                                     ; None                                                ; -4.681 ns ; resetn      ; pipeemreg:em_reg|mb[26]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.681 ns ; resetn      ; pipedereg:de_reg|eb[28]                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.681 ns ; resetn      ; pipedereg:de_reg|eb[10]                                                 ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;             ;                                                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Jun 15 18:17:23 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3]" is a latch
    Warning: Node "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4]" is a latch
    Warning: Node "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[5]" is a latch
    Warning: Node "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[6]" is a latch
    Warning: Node "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[7]" is a latch
    Warning: Node "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2]" is a latch
    Warning: Node "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1]" is a latch
    Warning: Node "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "pipemem:mem_stage|datamem:comb_8|dmem_clk" as buffer
    Info: Detected gated clock "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|Equal1~0" as buffer
    Info: Detected gated clock "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|Equal1~1" as buffer
    Info: Detected ripple clock "pipemem:mem_stage|clk" as buffer
    Info: Detected ripple clock "pipeemreg:em_reg|malu[6]" as buffer
    Info: Detected ripple clock "pipeemreg:em_reg|malu[5]" as buffer
    Info: Detected ripple clock "pipeemreg:em_reg|malu[4]" as buffer
    Info: Detected ripple clock "pipeemreg:em_reg|malu[7]" as buffer
    Info: Detected ripple clock "pipeemreg:em_reg|malu[3]" as buffer
Info: Clock "clock" has Internal fmax of 40.58 MHz between source register "pipeid:id_stage|regfile:rf|register[17][4]" and destination register "pipepc:prog_cnt|pc[9]" (period= 24.642 ns)
    Info: + Longest register to register delay is 12.094 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N15; Fanout = 2; REG Node = 'pipeid:id_stage|regfile:rf|register[17][4]'
        Info: 2: + IC(0.506 ns) + CELL(0.150 ns) = 0.656 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 1; COMB Node = 'pipeid:id_stage|mux4x32:get_db|Mux27~2'
        Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 1.354 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 1; COMB Node = 'pipeid:id_stage|mux4x32:get_db|Mux27~3'
        Info: 4: + IC(0.955 ns) + CELL(0.437 ns) = 2.746 ns; Loc. = LCCOMB_X31_Y18_N24; Fanout = 1; COMB Node = 'pipeid:id_stage|mux4x32:get_db|Mux27~6'
        Info: 5: + IC(2.215 ns) + CELL(0.438 ns) = 5.399 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'pipeid:id_stage|mux4x32:get_db|Mux27~9'
        Info: 6: + IC(0.248 ns) + CELL(0.420 ns) = 6.067 ns; Loc. = LCCOMB_X31_Y18_N30; Fanout = 1; COMB Node = 'pipeid:id_stage|mux4x32:get_db|Mux27~19'
        Info: 7: + IC(0.960 ns) + CELL(0.150 ns) = 7.177 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'pipeid:id_stage|mux4x32:get_db|Mux27~20'
        Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 7.583 ns; Loc. = LCCOMB_X34_Y17_N24; Fanout = 2; COMB Node = 'pipeid:id_stage|mux4x32:get_db|Mux27'
        Info: 9: + IC(0.266 ns) + CELL(0.410 ns) = 8.259 ns; Loc. = LCCOMB_X34_Y17_N20; Fanout = 1; COMB Node = 'pipeid:id_stage|Equal0~12'
        Info: 10: + IC(0.449 ns) + CELL(0.410 ns) = 9.118 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 1; COMB Node = 'pipeid:id_stage|Equal0~14'
        Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 9.521 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 2; COMB Node = 'pipeid:id_stage|Equal0~20'
        Info: 12: + IC(0.260 ns) + CELL(0.150 ns) = 9.931 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 45; COMB Node = 'pipeid:id_stage|cu:control_unit|pcsource[0]~9'
        Info: 13: + IC(1.044 ns) + CELL(0.150 ns) = 11.125 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 1; COMB Node = 'pipepc:prog_cnt|pc~124'
        Info: 14: + IC(0.735 ns) + CELL(0.150 ns) = 12.010 ns; Loc. = LCCOMB_X38_Y18_N8; Fanout = 1; COMB Node = 'pipepc:prog_cnt|pc~125'
        Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.094 ns; Loc. = LCFF_X38_Y18_N9; Fanout = 2; REG Node = 'pipepc:prog_cnt|pc[9]'
        Info: Total cell delay = 3.687 ns ( 30.49 % )
        Info: Total interconnect delay = 8.407 ns ( 69.51 % )
    Info: - Smallest clock skew is -0.013 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.678 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X38_Y18_N9; Fanout = 2; REG Node = 'pipepc:prog_cnt|pc[9]'
            Info: Total cell delay = 1.536 ns ( 57.36 % )
            Info: Total interconnect delay = 1.142 ns ( 42.64 % )
        Info: - Longest clock path from clock "clock" to source register is 2.691 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X23_Y18_N15; Fanout = 2; REG Node = 'pipeid:id_stage|regfile:rf|register[17][4]'
            Info: Total cell delay = 1.536 ns ( 57.08 % )
            Info: Total interconnect delay = 1.155 ns ( 42.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 71 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "pipeemreg:em_reg|mb[6]" and destination pin or register "pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]" for clock "clock" (Hold time is 3.511 ns)
    Info: + Largest clock skew is 4.388 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.060 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'
            Info: 2: + IC(1.519 ns) + CELL(0.787 ns) = 3.305 ns; Loc. = LCFF_X35_Y20_N25; Fanout = 4; REG Node = 'pipemem:mem_stage|clk'
            Info: 3: + IC(0.495 ns) + CELL(0.150 ns) = 3.950 ns; Loc. = LCCOMB_X35_Y20_N18; Fanout = 1; COMB Node = 'pipemem:mem_stage|datamem:comb_8|dmem_clk'
            Info: 4: + IC(1.548 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl'
            Info: 5: + IC(1.025 ns) + CELL(0.537 ns) = 7.060 ns; Loc. = LCFF_X42_Y14_N7; Fanout = 3; REG Node = 'pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]'
            Info: Total cell delay = 2.473 ns ( 35.03 % )
            Info: Total interconnect delay = 4.587 ns ( 64.97 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.672 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X42_Y14_N29; Fanout = 2; REG Node = 'pipeemreg:em_reg|mb[6]'
            Info: Total cell delay = 1.536 ns ( 57.49 % )
            Info: Total interconnect delay = 1.136 ns ( 42.51 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y14_N29; Fanout = 2; REG Node = 'pipeemreg:em_reg|mb[6]'
        Info: 2: + IC(0.527 ns) + CELL(0.366 ns) = 0.893 ns; Loc. = LCFF_X42_Y14_N7; Fanout = 3; REG Node = 'pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6]'
        Info: Total cell delay = 0.366 ns ( 40.99 % )
        Info: Total interconnect delay = 0.527 ns ( 59.01 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "pipeir:inst_reg|inst[15]" (data pin = "resetn", clock pin = "clock") is 6.711 ns
    Info: + Longest pin to register delay is 9.412 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1369; PIN Node = 'resetn'
        Info: 2: + IC(6.345 ns) + CELL(0.150 ns) = 7.357 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 94; COMB Node = 'pipeir:inst_reg|inst[14]~65'
        Info: 3: + IC(1.395 ns) + CELL(0.660 ns) = 9.412 ns; Loc. = LCFF_X34_Y16_N5; Fanout = 6; REG Node = 'pipeir:inst_reg|inst[15]'
        Info: Total cell delay = 1.672 ns ( 17.76 % )
        Info: Total interconnect delay = 7.740 ns ( 82.24 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X34_Y16_N5; Fanout = 6; REG Node = 'pipeir:inst_reg|inst[15]'
        Info: Total cell delay = 1.536 ns ( 57.64 % )
        Info: Total interconnect delay = 1.129 ns ( 42.36 % )
Info: tco from clock "clock" to destination pin "hex3[3]" through register "binary_to_sevenseg:LED8_out_port0|ledsegments1[3]" is 8.048 ns
    Info: + Longest clock path from clock "clock" to source register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X44_Y14_N23; Fanout = 1; REG Node = 'binary_to_sevenseg:LED8_out_port0|ledsegments1[3]'
        Info: Total cell delay = 1.536 ns ( 57.49 % )
        Info: Total interconnect delay = 1.136 ns ( 42.51 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.126 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y14_N23; Fanout = 1; REG Node = 'binary_to_sevenseg:LED8_out_port0|ledsegments1[3]'
        Info: 2: + IC(2.474 ns) + CELL(2.652 ns) = 5.126 ns; Loc. = PIN_Y26; Fanout = 0; PIN Node = 'hex3[3]'
        Info: Total cell delay = 2.652 ns ( 51.74 % )
        Info: Total interconnect delay = 2.474 ns ( 48.26 % )
Info: Longest tpd from source pin "resetn" to destination pin "led" is 9.965 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1369; PIN Node = 'resetn'
    Info: 2: + IC(6.295 ns) + CELL(2.808 ns) = 9.965 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'led'
    Info: Total cell delay = 3.670 ns ( 36.83 % )
    Info: Total interconnect delay = 6.295 ns ( 63.17 % )
Info: th for register "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5]" (data pin = "operand0[5]", clock pin = "clock") is 4.830 ns
    Info: + Longest clock path from clock "clock" to destination register is 7.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'
        Info: 2: + IC(1.519 ns) + CELL(0.787 ns) = 3.305 ns; Loc. = LCFF_X35_Y20_N25; Fanout = 4; REG Node = 'pipemem:mem_stage|clk'
        Info: 3: + IC(0.495 ns) + CELL(0.150 ns) = 3.950 ns; Loc. = LCCOMB_X35_Y20_N18; Fanout = 1; COMB Node = 'pipemem:mem_stage|datamem:comb_8|dmem_clk'
        Info: 4: + IC(1.548 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl'
        Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 7.041 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 1; REG Node = 'pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5]'
        Info: Total cell delay = 2.473 ns ( 35.12 % )
        Info: Total interconnect delay = 4.568 ns ( 64.88 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'operand0[5]'
        Info: 2: + IC(1.122 ns) + CELL(0.366 ns) = 2.477 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 1; REG Node = 'pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5]'
        Info: Total cell delay = 1.355 ns ( 54.70 % )
        Info: Total interconnect delay = 1.122 ns ( 45.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Thu Jun 15 18:17:24 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


