
---------- Begin Simulation Statistics ----------
final_tick                                 9541411250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    320                       # Simulator instruction rate (inst/s)
host_mem_usage                                7893160                       # Number of bytes of host memory used
host_op_rate                                      328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21804.57                       # Real time elapsed on the host
host_tick_rate                                 273665                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6970673                       # Number of instructions simulated
sim_ops                                       7144215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005967                       # Number of seconds simulated
sim_ticks                                  5967151875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.326459                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  202615                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               210342                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                386                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2855                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            209599                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2717                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3159                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              442                       # Number of indirect misses.
system.cpu.branchPred.lookups                  237367                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9592                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          402                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1401234                       # Number of instructions committed
system.cpu.committedOps                       1426065                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.193925                       # CPI: cycles per instruction
system.cpu.discardedOps                          7084                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             760880                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             70003                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           381857                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1440365                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313094                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4475436                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  960027     67.32%     67.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1248      0.09%     67.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  72007      5.05%     72.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                392783     27.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1426065                       # Class of committed instruction
system.cpu.quiesceCycles                      5072007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3035071                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          175                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        350117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             134378                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          325                       # Transaction distribution
system.membus.trans_dist::WriteClean              111                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1583                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           312                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       354029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 704927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       106048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       106048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        54784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11246830                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            524582                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000356                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018877                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  524395     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     187      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              524582                       # Request fanout histogram
system.membus.reqLayer6.occupancy           816984475                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6681000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4668187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1251125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6052355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          765063145                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            8417000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1224961125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1005972050                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       202147                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       202147    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       202147                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    416014875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2723732920                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    439311761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3163044681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1581522341                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1416780430                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2998302771                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4305255260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1856092191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6161347452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       106048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       107072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       106048                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       106048                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1657                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1673                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17771963                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       171606                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17943569                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17771963                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17771963                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17771963                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       171606                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17943569                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8481024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2649344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          436                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1416780430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4504662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1421285092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4676268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    439311761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            443988029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4676268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1856092191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4504662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1865273121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000434544250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           51                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           51                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              238030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132516                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41396                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132516                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41396                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4253361845                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7724898095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32161.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58411.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123300                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38388                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132516                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41396                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    136                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.074816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.238511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.406386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          362      3.02%      3.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          407      3.40%      6.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          195      1.63%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      1.37%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          186      1.55%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.24%     12.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      1.37%     13.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          230      1.92%     15.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10119     84.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11976                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           51                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2593.431373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2071.601624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            17     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.96%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.96%     37.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     31.37%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      3.92%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7     13.73%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7     13.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            51                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           51                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     811.960784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    432.752320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    420.224652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             11     21.57%     21.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.96%     23.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           39     76.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            51                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8463936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2650240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8481024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2649344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1418.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       444.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1421.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    443.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5967031875                       # Total gap between requests
system.mem_ctrls.avgGap                      34310.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8437248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1413948928.524632215500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4472485.460243124515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5008754.700080430135                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 439129429.733175694942                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          436                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7707291075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17607020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19745225875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  98268334125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58346.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41921.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45287215.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2399129.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3308237230                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    322770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2338736020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10128223.242812                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1976684.562445                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5638625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11939500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6371277375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3170133875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       700155                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           700155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       700155                       # number of overall hits
system.cpu.icache.overall_hits::total          700155                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1657                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1657                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1657                       # number of overall misses
system.cpu.icache.overall_misses::total          1657                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72148125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72148125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72148125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72148125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       701812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       701812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       701812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       701812                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002361                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43541.415208                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43541.415208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43541.415208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43541.415208                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1657                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1657                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1657                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1657                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69564125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69564125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69564125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69564125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002361                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002361                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41981.970428                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41981.970428                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41981.970428                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41981.970428                       # average overall mshr miss latency
system.cpu.icache.replacements                   1472                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       700155                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          700155                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1657                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1657                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72148125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72148125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       701812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       701812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43541.415208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43541.415208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1657                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1657                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69564125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69564125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41981.970428                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41981.970428                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.270887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              325183                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            220.912364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.270887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.658732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1405281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1405281                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       114243                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           114243                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       114243                       # number of overall hits
system.cpu.dcache.overall_hits::total          114243                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          559                       # number of overall misses
system.cpu.dcache.overall_misses::total           559                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42635125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42635125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42635125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42635125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       114802                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       114802                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       114802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       114802                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004869                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76270.348837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76270.348837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76270.348837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76270.348837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.dcache.writebacks::total               325                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6795375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6795375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73458.715596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73458.715596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73458.715596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73458.715596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2091.528163                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2091.528163                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    436                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22728125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22728125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71697.555205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71697.555205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6795375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6795375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70275.641026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70275.641026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21710.463259                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21710.463259                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19907000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19907000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82260.330579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82260.330579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10102000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10102000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81467.741935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81467.741935                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1802475375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1802475375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10415.561292                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10415.561292                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        38179                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        38179                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       134877                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       134877                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1745170850                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1745170850                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12938.980330                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12938.980330                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.424158                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.990859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.424158                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1844092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1844092                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9541411250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9541516250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    320                       # Simulator instruction rate (inst/s)
host_mem_usage                                7893160                       # Number of bytes of host memory used
host_op_rate                                      328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21804.67                       # Real time elapsed on the host
host_tick_rate                                 273669                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6970682                       # Number of instructions simulated
sim_ops                                       7144230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005967                       # Number of seconds simulated
sim_ticks                                  5967256875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.323729                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  202616                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               210349                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                387                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2857                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            209599                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2717                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3159                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              442                       # Number of indirect misses.
system.cpu.branchPred.lookups                  237375                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9593                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          402                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1401243                       # Number of instructions committed
system.cpu.committedOps                       1426080                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.194024                       # CPI: cycles per instruction
system.cpu.discardedOps                          7090                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             760900                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             70003                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           381857                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1440492                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313085                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4475604                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  960035     67.32%     67.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1248      0.09%     67.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  72013      5.05%     72.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                392783     27.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1426080                       # Class of committed instruction
system.cpu.quiesceCycles                      5072007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3035112                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          175                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        350121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             134380                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          325                       # Transaction distribution
system.membus.trans_dist::WriteClean              111                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1585                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1659                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           312                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       354029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 704933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       106176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       106176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        54784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11246958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            524584                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000356                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018877                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  524397     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     187      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              524584                       # Request fanout histogram
system.membus.reqLayer6.occupancy           816984475                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6681000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4673687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1251125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6052355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          765063145                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            8427000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1224961125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1005972050                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       202147                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       202147    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       202147                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    416014875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2723684993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    439304031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3162989024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1581494512                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1416755500                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2998250012                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4305179505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1856059532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6161239037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       106176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       107200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       106176                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       106176                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1659                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1675                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17793100                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       171603                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17964703                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17793100                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17793100                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17793100                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       171603                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17964703                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8481024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2649344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          436                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1416755500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4504582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1421260083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4676185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    439304031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            443980217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4676185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1856059532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4504582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1865240299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000434544250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           51                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           51                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              238030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132516                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41396                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132516                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41396                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4253361845                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7724898095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32161.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58411.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123300                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38388                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132516                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41396                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    136                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.074816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.238511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.406386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          362      3.02%      3.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          407      3.40%      6.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          195      1.63%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      1.37%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          186      1.55%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.24%     12.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      1.37%     13.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          230      1.92%     15.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10119     84.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11976                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           51                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2593.431373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2071.601624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            17     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.96%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.96%     37.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     31.37%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      3.92%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7     13.73%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7     13.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            51                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           51                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     811.960784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    432.752320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    420.224652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             11     21.57%     21.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.96%     23.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           39     76.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            51                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8463936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2650240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8481024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2649344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1418.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       444.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1421.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    443.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5967031875                       # Total gap between requests
system.mem_ctrls.avgGap                      34310.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8437248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1413924048.644210577011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4472406.762278018519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5008666.565908476710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 439121702.800836741924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          436                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7707291075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17607020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19745225875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  98268334125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58346.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41921.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45287215.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2399129.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3308237230                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    322770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2338841020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10128223.242812                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1976684.562445                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5638625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11939500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6371382375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3170133875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       700163                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           700163                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       700163                       # number of overall hits
system.cpu.icache.overall_hits::total          700163                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1659                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1659                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1659                       # number of overall misses
system.cpu.icache.overall_misses::total          1659                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72234375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72234375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72234375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72234375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       701822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       701822                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       701822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       701822                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002364                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002364                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43540.913201                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43540.913201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43540.913201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43540.913201                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1659                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1659                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1659                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1659                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69647250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69647250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69647250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69647250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41981.464738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41981.464738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41981.464738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41981.464738                       # average overall mshr miss latency
system.cpu.icache.replacements                   1474                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       700163                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          700163                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1659                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1659                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72234375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72234375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       701822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       701822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43540.913201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43540.913201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1659                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1659                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69647250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69647250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41981.464738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41981.464738                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.270935                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2295630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1265.507166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.270935                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.658732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1405303                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1405303                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       114249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           114249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       114249                       # number of overall hits
system.cpu.dcache.overall_hits::total          114249                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          559                       # number of overall misses
system.cpu.dcache.overall_misses::total           559                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42635125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42635125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42635125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42635125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       114808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       114808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       114808                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       114808                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004869                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76270.348837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76270.348837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76270.348837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76270.348837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.dcache.writebacks::total               325                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6795375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6795375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73458.715596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73458.715596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73458.715596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73458.715596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2091.528163                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2091.528163                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    436                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22728125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22728125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71697.555205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71697.555205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6795375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6795375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70275.641026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70275.641026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21710.463259                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21710.463259                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19907000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19907000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82260.330579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82260.330579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10102000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10102000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81467.741935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81467.741935                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1802475375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1802475375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10415.561292                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10415.561292                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        38179                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        38179                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       134877                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       134877                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1745170850                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1745170850                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12938.980330                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12938.980330                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.422443                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              118759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               948                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.273207                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.422443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1844116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1844116                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9541516250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
