
FCU_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005214  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080053e4  080053e4  000063e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005484  08005484  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005484  08005484  00006484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800548c  0800548c  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800548c  0800548c  0000648c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005490  08005490  00006490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005494  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  20000060  080054f4  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  080054f4  00007284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac49  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018ae  00000000  00000000  00011cd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  00013588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007a7  00000000  00000000  00013f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021816  00000000  00000000  000146ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d193  00000000  00000000  00035f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb928  00000000  00000000  00043098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e9c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000302c  00000000  00000000  0010ea04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00111a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080053cc 	.word	0x080053cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	080053cc 	.word	0x080053cc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_frsub>:
 80002c0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__addsf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_fsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002cc <__addsf3>:
 80002cc:	0042      	lsls	r2, r0, #1
 80002ce:	bf1f      	itttt	ne
 80002d0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002d4:	ea92 0f03 	teqne	r2, r3
 80002d8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002dc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002e0:	d06a      	beq.n	80003b8 <__addsf3+0xec>
 80002e2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002e6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002ea:	bfc1      	itttt	gt
 80002ec:	18d2      	addgt	r2, r2, r3
 80002ee:	4041      	eorgt	r1, r0
 80002f0:	4048      	eorgt	r0, r1
 80002f2:	4041      	eorgt	r1, r0
 80002f4:	bfb8      	it	lt
 80002f6:	425b      	neglt	r3, r3
 80002f8:	2b19      	cmp	r3, #25
 80002fa:	bf88      	it	hi
 80002fc:	4770      	bxhi	lr
 80002fe:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000302:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000306:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800030a:	bf18      	it	ne
 800030c:	4240      	negne	r0, r0
 800030e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000312:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000316:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800031a:	bf18      	it	ne
 800031c:	4249      	negne	r1, r1
 800031e:	ea92 0f03 	teq	r2, r3
 8000322:	d03f      	beq.n	80003a4 <__addsf3+0xd8>
 8000324:	f1a2 0201 	sub.w	r2, r2, #1
 8000328:	fa41 fc03 	asr.w	ip, r1, r3
 800032c:	eb10 000c 	adds.w	r0, r0, ip
 8000330:	f1c3 0320 	rsb	r3, r3, #32
 8000334:	fa01 f103 	lsl.w	r1, r1, r3
 8000338:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800033c:	d502      	bpl.n	8000344 <__addsf3+0x78>
 800033e:	4249      	negs	r1, r1
 8000340:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000344:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000348:	d313      	bcc.n	8000372 <__addsf3+0xa6>
 800034a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800034e:	d306      	bcc.n	800035e <__addsf3+0x92>
 8000350:	0840      	lsrs	r0, r0, #1
 8000352:	ea4f 0131 	mov.w	r1, r1, rrx
 8000356:	f102 0201 	add.w	r2, r2, #1
 800035a:	2afe      	cmp	r2, #254	@ 0xfe
 800035c:	d251      	bcs.n	8000402 <__addsf3+0x136>
 800035e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000362:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000366:	bf08      	it	eq
 8000368:	f020 0001 	biceq.w	r0, r0, #1
 800036c:	ea40 0003 	orr.w	r0, r0, r3
 8000370:	4770      	bx	lr
 8000372:	0049      	lsls	r1, r1, #1
 8000374:	eb40 0000 	adc.w	r0, r0, r0
 8000378:	3a01      	subs	r2, #1
 800037a:	bf28      	it	cs
 800037c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000380:	d2ed      	bcs.n	800035e <__addsf3+0x92>
 8000382:	fab0 fc80 	clz	ip, r0
 8000386:	f1ac 0c08 	sub.w	ip, ip, #8
 800038a:	ebb2 020c 	subs.w	r2, r2, ip
 800038e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000392:	bfaa      	itet	ge
 8000394:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000398:	4252      	neglt	r2, r2
 800039a:	4318      	orrge	r0, r3
 800039c:	bfbc      	itt	lt
 800039e:	40d0      	lsrlt	r0, r2
 80003a0:	4318      	orrlt	r0, r3
 80003a2:	4770      	bx	lr
 80003a4:	f092 0f00 	teq	r2, #0
 80003a8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003ac:	bf06      	itte	eq
 80003ae:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003b2:	3201      	addeq	r2, #1
 80003b4:	3b01      	subne	r3, #1
 80003b6:	e7b5      	b.n	8000324 <__addsf3+0x58>
 80003b8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003bc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003c0:	bf18      	it	ne
 80003c2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003c6:	d021      	beq.n	800040c <__addsf3+0x140>
 80003c8:	ea92 0f03 	teq	r2, r3
 80003cc:	d004      	beq.n	80003d8 <__addsf3+0x10c>
 80003ce:	f092 0f00 	teq	r2, #0
 80003d2:	bf08      	it	eq
 80003d4:	4608      	moveq	r0, r1
 80003d6:	4770      	bx	lr
 80003d8:	ea90 0f01 	teq	r0, r1
 80003dc:	bf1c      	itt	ne
 80003de:	2000      	movne	r0, #0
 80003e0:	4770      	bxne	lr
 80003e2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80003e6:	d104      	bne.n	80003f2 <__addsf3+0x126>
 80003e8:	0040      	lsls	r0, r0, #1
 80003ea:	bf28      	it	cs
 80003ec:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003f0:	4770      	bx	lr
 80003f2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003f6:	bf3c      	itt	cc
 80003f8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80003fc:	4770      	bxcc	lr
 80003fe:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000402:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000406:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800040a:	4770      	bx	lr
 800040c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000410:	bf16      	itet	ne
 8000412:	4608      	movne	r0, r1
 8000414:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000418:	4601      	movne	r1, r0
 800041a:	0242      	lsls	r2, r0, #9
 800041c:	bf06      	itte	eq
 800041e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000422:	ea90 0f01 	teqeq	r0, r1
 8000426:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800042a:	4770      	bx	lr

0800042c <__aeabi_ui2f>:
 800042c:	f04f 0300 	mov.w	r3, #0
 8000430:	e004      	b.n	800043c <__aeabi_i2f+0x8>
 8000432:	bf00      	nop

08000434 <__aeabi_i2f>:
 8000434:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000438:	bf48      	it	mi
 800043a:	4240      	negmi	r0, r0
 800043c:	ea5f 0c00 	movs.w	ip, r0
 8000440:	bf08      	it	eq
 8000442:	4770      	bxeq	lr
 8000444:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000448:	4601      	mov	r1, r0
 800044a:	f04f 0000 	mov.w	r0, #0
 800044e:	e01c      	b.n	800048a <__aeabi_l2f+0x2a>

08000450 <__aeabi_ul2f>:
 8000450:	ea50 0201 	orrs.w	r2, r0, r1
 8000454:	bf08      	it	eq
 8000456:	4770      	bxeq	lr
 8000458:	f04f 0300 	mov.w	r3, #0
 800045c:	e00a      	b.n	8000474 <__aeabi_l2f+0x14>
 800045e:	bf00      	nop

08000460 <__aeabi_l2f>:
 8000460:	ea50 0201 	orrs.w	r2, r0, r1
 8000464:	bf08      	it	eq
 8000466:	4770      	bxeq	lr
 8000468:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800046c:	d502      	bpl.n	8000474 <__aeabi_l2f+0x14>
 800046e:	4240      	negs	r0, r0
 8000470:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000474:	ea5f 0c01 	movs.w	ip, r1
 8000478:	bf02      	ittt	eq
 800047a:	4684      	moveq	ip, r0
 800047c:	4601      	moveq	r1, r0
 800047e:	2000      	moveq	r0, #0
 8000480:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000484:	bf08      	it	eq
 8000486:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800048a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800048e:	fabc f28c 	clz	r2, ip
 8000492:	3a08      	subs	r2, #8
 8000494:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000498:	db10      	blt.n	80004bc <__aeabi_l2f+0x5c>
 800049a:	fa01 fc02 	lsl.w	ip, r1, r2
 800049e:	4463      	add	r3, ip
 80004a0:	fa00 fc02 	lsl.w	ip, r0, r2
 80004a4:	f1c2 0220 	rsb	r2, r2, #32
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	fa20 f202 	lsr.w	r2, r0, r2
 80004b0:	eb43 0002 	adc.w	r0, r3, r2
 80004b4:	bf08      	it	eq
 80004b6:	f020 0001 	biceq.w	r0, r0, #1
 80004ba:	4770      	bx	lr
 80004bc:	f102 0220 	add.w	r2, r2, #32
 80004c0:	fa01 fc02 	lsl.w	ip, r1, r2
 80004c4:	f1c2 0220 	rsb	r2, r2, #32
 80004c8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004cc:	fa21 f202 	lsr.w	r2, r1, r2
 80004d0:	eb43 0002 	adc.w	r0, r3, r2
 80004d4:	bf08      	it	eq
 80004d6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004da:	4770      	bx	lr

080004dc <__aeabi_ldivmod>:
 80004dc:	b97b      	cbnz	r3, 80004fe <__aeabi_ldivmod+0x22>
 80004de:	b972      	cbnz	r2, 80004fe <__aeabi_ldivmod+0x22>
 80004e0:	2900      	cmp	r1, #0
 80004e2:	bfbe      	ittt	lt
 80004e4:	2000      	movlt	r0, #0
 80004e6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80004ea:	e006      	blt.n	80004fa <__aeabi_ldivmod+0x1e>
 80004ec:	bf08      	it	eq
 80004ee:	2800      	cmpeq	r0, #0
 80004f0:	bf1c      	itt	ne
 80004f2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80004f6:	f04f 30ff 	movne.w	r0, #4294967295
 80004fa:	f000 b9d3 	b.w	80008a4 <__aeabi_idiv0>
 80004fe:	f1ad 0c08 	sub.w	ip, sp, #8
 8000502:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000506:	2900      	cmp	r1, #0
 8000508:	db09      	blt.n	800051e <__aeabi_ldivmod+0x42>
 800050a:	2b00      	cmp	r3, #0
 800050c:	db1a      	blt.n	8000544 <__aeabi_ldivmod+0x68>
 800050e:	f000 f84d 	bl	80005ac <__udivmoddi4>
 8000512:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000516:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800051a:	b004      	add	sp, #16
 800051c:	4770      	bx	lr
 800051e:	4240      	negs	r0, r0
 8000520:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000524:	2b00      	cmp	r3, #0
 8000526:	db1b      	blt.n	8000560 <__aeabi_ldivmod+0x84>
 8000528:	f000 f840 	bl	80005ac <__udivmoddi4>
 800052c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000530:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000534:	b004      	add	sp, #16
 8000536:	4240      	negs	r0, r0
 8000538:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053c:	4252      	negs	r2, r2
 800053e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000542:	4770      	bx	lr
 8000544:	4252      	negs	r2, r2
 8000546:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800054a:	f000 f82f 	bl	80005ac <__udivmoddi4>
 800054e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000552:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000556:	b004      	add	sp, #16
 8000558:	4240      	negs	r0, r0
 800055a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055e:	4770      	bx	lr
 8000560:	4252      	negs	r2, r2
 8000562:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000566:	f000 f821 	bl	80005ac <__udivmoddi4>
 800056a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800056e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000572:	b004      	add	sp, #16
 8000574:	4252      	negs	r2, r2
 8000576:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800057a:	4770      	bx	lr

0800057c <__aeabi_uldivmod>:
 800057c:	b953      	cbnz	r3, 8000594 <__aeabi_uldivmod+0x18>
 800057e:	b94a      	cbnz	r2, 8000594 <__aeabi_uldivmod+0x18>
 8000580:	2900      	cmp	r1, #0
 8000582:	bf08      	it	eq
 8000584:	2800      	cmpeq	r0, #0
 8000586:	bf1c      	itt	ne
 8000588:	f04f 31ff 	movne.w	r1, #4294967295
 800058c:	f04f 30ff 	movne.w	r0, #4294967295
 8000590:	f000 b988 	b.w	80008a4 <__aeabi_idiv0>
 8000594:	f1ad 0c08 	sub.w	ip, sp, #8
 8000598:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800059c:	f000 f806 	bl	80005ac <__udivmoddi4>
 80005a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005a8:	b004      	add	sp, #16
 80005aa:	4770      	bx	lr

080005ac <__udivmoddi4>:
 80005ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80005b0:	9d08      	ldr	r5, [sp, #32]
 80005b2:	468e      	mov	lr, r1
 80005b4:	4604      	mov	r4, r0
 80005b6:	4688      	mov	r8, r1
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d14a      	bne.n	8000652 <__udivmoddi4+0xa6>
 80005bc:	428a      	cmp	r2, r1
 80005be:	4617      	mov	r7, r2
 80005c0:	d962      	bls.n	8000688 <__udivmoddi4+0xdc>
 80005c2:	fab2 f682 	clz	r6, r2
 80005c6:	b14e      	cbz	r6, 80005dc <__udivmoddi4+0x30>
 80005c8:	f1c6 0320 	rsb	r3, r6, #32
 80005cc:	fa01 f806 	lsl.w	r8, r1, r6
 80005d0:	fa20 f303 	lsr.w	r3, r0, r3
 80005d4:	40b7      	lsls	r7, r6
 80005d6:	ea43 0808 	orr.w	r8, r3, r8
 80005da:	40b4      	lsls	r4, r6
 80005dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005e0:	fa1f fc87 	uxth.w	ip, r7
 80005e4:	fbb8 f1fe 	udiv	r1, r8, lr
 80005e8:	0c23      	lsrs	r3, r4, #16
 80005ea:	fb0e 8811 	mls	r8, lr, r1, r8
 80005ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005f2:	fb01 f20c 	mul.w	r2, r1, ip
 80005f6:	429a      	cmp	r2, r3
 80005f8:	d909      	bls.n	800060e <__udivmoddi4+0x62>
 80005fa:	18fb      	adds	r3, r7, r3
 80005fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000600:	f080 80ea 	bcs.w	80007d8 <__udivmoddi4+0x22c>
 8000604:	429a      	cmp	r2, r3
 8000606:	f240 80e7 	bls.w	80007d8 <__udivmoddi4+0x22c>
 800060a:	3902      	subs	r1, #2
 800060c:	443b      	add	r3, r7
 800060e:	1a9a      	subs	r2, r3, r2
 8000610:	b2a3      	uxth	r3, r4
 8000612:	fbb2 f0fe 	udiv	r0, r2, lr
 8000616:	fb0e 2210 	mls	r2, lr, r0, r2
 800061a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800061e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000622:	459c      	cmp	ip, r3
 8000624:	d909      	bls.n	800063a <__udivmoddi4+0x8e>
 8000626:	18fb      	adds	r3, r7, r3
 8000628:	f100 32ff 	add.w	r2, r0, #4294967295
 800062c:	f080 80d6 	bcs.w	80007dc <__udivmoddi4+0x230>
 8000630:	459c      	cmp	ip, r3
 8000632:	f240 80d3 	bls.w	80007dc <__udivmoddi4+0x230>
 8000636:	443b      	add	r3, r7
 8000638:	3802      	subs	r0, #2
 800063a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800063e:	eba3 030c 	sub.w	r3, r3, ip
 8000642:	2100      	movs	r1, #0
 8000644:	b11d      	cbz	r5, 800064e <__udivmoddi4+0xa2>
 8000646:	40f3      	lsrs	r3, r6
 8000648:	2200      	movs	r2, #0
 800064a:	e9c5 3200 	strd	r3, r2, [r5]
 800064e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000652:	428b      	cmp	r3, r1
 8000654:	d905      	bls.n	8000662 <__udivmoddi4+0xb6>
 8000656:	b10d      	cbz	r5, 800065c <__udivmoddi4+0xb0>
 8000658:	e9c5 0100 	strd	r0, r1, [r5]
 800065c:	2100      	movs	r1, #0
 800065e:	4608      	mov	r0, r1
 8000660:	e7f5      	b.n	800064e <__udivmoddi4+0xa2>
 8000662:	fab3 f183 	clz	r1, r3
 8000666:	2900      	cmp	r1, #0
 8000668:	d146      	bne.n	80006f8 <__udivmoddi4+0x14c>
 800066a:	4573      	cmp	r3, lr
 800066c:	d302      	bcc.n	8000674 <__udivmoddi4+0xc8>
 800066e:	4282      	cmp	r2, r0
 8000670:	f200 8105 	bhi.w	800087e <__udivmoddi4+0x2d2>
 8000674:	1a84      	subs	r4, r0, r2
 8000676:	eb6e 0203 	sbc.w	r2, lr, r3
 800067a:	2001      	movs	r0, #1
 800067c:	4690      	mov	r8, r2
 800067e:	2d00      	cmp	r5, #0
 8000680:	d0e5      	beq.n	800064e <__udivmoddi4+0xa2>
 8000682:	e9c5 4800 	strd	r4, r8, [r5]
 8000686:	e7e2      	b.n	800064e <__udivmoddi4+0xa2>
 8000688:	2a00      	cmp	r2, #0
 800068a:	f000 8090 	beq.w	80007ae <__udivmoddi4+0x202>
 800068e:	fab2 f682 	clz	r6, r2
 8000692:	2e00      	cmp	r6, #0
 8000694:	f040 80a4 	bne.w	80007e0 <__udivmoddi4+0x234>
 8000698:	1a8a      	subs	r2, r1, r2
 800069a:	0c03      	lsrs	r3, r0, #16
 800069c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006a0:	b280      	uxth	r0, r0
 80006a2:	b2bc      	uxth	r4, r7
 80006a4:	2101      	movs	r1, #1
 80006a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80006aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80006ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006b2:	fb04 f20c 	mul.w	r2, r4, ip
 80006b6:	429a      	cmp	r2, r3
 80006b8:	d907      	bls.n	80006ca <__udivmoddi4+0x11e>
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80006c0:	d202      	bcs.n	80006c8 <__udivmoddi4+0x11c>
 80006c2:	429a      	cmp	r2, r3
 80006c4:	f200 80e0 	bhi.w	8000888 <__udivmoddi4+0x2dc>
 80006c8:	46c4      	mov	ip, r8
 80006ca:	1a9b      	subs	r3, r3, r2
 80006cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80006d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80006d4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80006d8:	fb02 f404 	mul.w	r4, r2, r4
 80006dc:	429c      	cmp	r4, r3
 80006de:	d907      	bls.n	80006f0 <__udivmoddi4+0x144>
 80006e0:	18fb      	adds	r3, r7, r3
 80006e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80006e6:	d202      	bcs.n	80006ee <__udivmoddi4+0x142>
 80006e8:	429c      	cmp	r4, r3
 80006ea:	f200 80ca 	bhi.w	8000882 <__udivmoddi4+0x2d6>
 80006ee:	4602      	mov	r2, r0
 80006f0:	1b1b      	subs	r3, r3, r4
 80006f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80006f6:	e7a5      	b.n	8000644 <__udivmoddi4+0x98>
 80006f8:	f1c1 0620 	rsb	r6, r1, #32
 80006fc:	408b      	lsls	r3, r1
 80006fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000702:	431f      	orrs	r7, r3
 8000704:	fa0e f401 	lsl.w	r4, lr, r1
 8000708:	fa20 f306 	lsr.w	r3, r0, r6
 800070c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000710:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000714:	4323      	orrs	r3, r4
 8000716:	fa00 f801 	lsl.w	r8, r0, r1
 800071a:	fa1f fc87 	uxth.w	ip, r7
 800071e:	fbbe f0f9 	udiv	r0, lr, r9
 8000722:	0c1c      	lsrs	r4, r3, #16
 8000724:	fb09 ee10 	mls	lr, r9, r0, lr
 8000728:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800072c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000730:	45a6      	cmp	lr, r4
 8000732:	fa02 f201 	lsl.w	r2, r2, r1
 8000736:	d909      	bls.n	800074c <__udivmoddi4+0x1a0>
 8000738:	193c      	adds	r4, r7, r4
 800073a:	f100 3aff 	add.w	sl, r0, #4294967295
 800073e:	f080 809c 	bcs.w	800087a <__udivmoddi4+0x2ce>
 8000742:	45a6      	cmp	lr, r4
 8000744:	f240 8099 	bls.w	800087a <__udivmoddi4+0x2ce>
 8000748:	3802      	subs	r0, #2
 800074a:	443c      	add	r4, r7
 800074c:	eba4 040e 	sub.w	r4, r4, lr
 8000750:	fa1f fe83 	uxth.w	lr, r3
 8000754:	fbb4 f3f9 	udiv	r3, r4, r9
 8000758:	fb09 4413 	mls	r4, r9, r3, r4
 800075c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000760:	fb03 fc0c 	mul.w	ip, r3, ip
 8000764:	45a4      	cmp	ip, r4
 8000766:	d908      	bls.n	800077a <__udivmoddi4+0x1ce>
 8000768:	193c      	adds	r4, r7, r4
 800076a:	f103 3eff 	add.w	lr, r3, #4294967295
 800076e:	f080 8082 	bcs.w	8000876 <__udivmoddi4+0x2ca>
 8000772:	45a4      	cmp	ip, r4
 8000774:	d97f      	bls.n	8000876 <__udivmoddi4+0x2ca>
 8000776:	3b02      	subs	r3, #2
 8000778:	443c      	add	r4, r7
 800077a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800077e:	eba4 040c 	sub.w	r4, r4, ip
 8000782:	fba0 ec02 	umull	lr, ip, r0, r2
 8000786:	4564      	cmp	r4, ip
 8000788:	4673      	mov	r3, lr
 800078a:	46e1      	mov	r9, ip
 800078c:	d362      	bcc.n	8000854 <__udivmoddi4+0x2a8>
 800078e:	d05f      	beq.n	8000850 <__udivmoddi4+0x2a4>
 8000790:	b15d      	cbz	r5, 80007aa <__udivmoddi4+0x1fe>
 8000792:	ebb8 0203 	subs.w	r2, r8, r3
 8000796:	eb64 0409 	sbc.w	r4, r4, r9
 800079a:	fa04 f606 	lsl.w	r6, r4, r6
 800079e:	fa22 f301 	lsr.w	r3, r2, r1
 80007a2:	431e      	orrs	r6, r3
 80007a4:	40cc      	lsrs	r4, r1
 80007a6:	e9c5 6400 	strd	r6, r4, [r5]
 80007aa:	2100      	movs	r1, #0
 80007ac:	e74f      	b.n	800064e <__udivmoddi4+0xa2>
 80007ae:	fbb1 fcf2 	udiv	ip, r1, r2
 80007b2:	0c01      	lsrs	r1, r0, #16
 80007b4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80007b8:	b280      	uxth	r0, r0
 80007ba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80007be:	463b      	mov	r3, r7
 80007c0:	4638      	mov	r0, r7
 80007c2:	463c      	mov	r4, r7
 80007c4:	46b8      	mov	r8, r7
 80007c6:	46be      	mov	lr, r7
 80007c8:	2620      	movs	r6, #32
 80007ca:	fbb1 f1f7 	udiv	r1, r1, r7
 80007ce:	eba2 0208 	sub.w	r2, r2, r8
 80007d2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80007d6:	e766      	b.n	80006a6 <__udivmoddi4+0xfa>
 80007d8:	4601      	mov	r1, r0
 80007da:	e718      	b.n	800060e <__udivmoddi4+0x62>
 80007dc:	4610      	mov	r0, r2
 80007de:	e72c      	b.n	800063a <__udivmoddi4+0x8e>
 80007e0:	f1c6 0220 	rsb	r2, r6, #32
 80007e4:	fa2e f302 	lsr.w	r3, lr, r2
 80007e8:	40b7      	lsls	r7, r6
 80007ea:	40b1      	lsls	r1, r6
 80007ec:	fa20 f202 	lsr.w	r2, r0, r2
 80007f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007f4:	430a      	orrs	r2, r1
 80007f6:	fbb3 f8fe 	udiv	r8, r3, lr
 80007fa:	b2bc      	uxth	r4, r7
 80007fc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000800:	0c11      	lsrs	r1, r2, #16
 8000802:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000806:	fb08 f904 	mul.w	r9, r8, r4
 800080a:	40b0      	lsls	r0, r6
 800080c:	4589      	cmp	r9, r1
 800080e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000812:	b280      	uxth	r0, r0
 8000814:	d93e      	bls.n	8000894 <__udivmoddi4+0x2e8>
 8000816:	1879      	adds	r1, r7, r1
 8000818:	f108 3cff 	add.w	ip, r8, #4294967295
 800081c:	d201      	bcs.n	8000822 <__udivmoddi4+0x276>
 800081e:	4589      	cmp	r9, r1
 8000820:	d81f      	bhi.n	8000862 <__udivmoddi4+0x2b6>
 8000822:	eba1 0109 	sub.w	r1, r1, r9
 8000826:	fbb1 f9fe 	udiv	r9, r1, lr
 800082a:	fb09 f804 	mul.w	r8, r9, r4
 800082e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000832:	b292      	uxth	r2, r2
 8000834:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000838:	4542      	cmp	r2, r8
 800083a:	d229      	bcs.n	8000890 <__udivmoddi4+0x2e4>
 800083c:	18ba      	adds	r2, r7, r2
 800083e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000842:	d2c4      	bcs.n	80007ce <__udivmoddi4+0x222>
 8000844:	4542      	cmp	r2, r8
 8000846:	d2c2      	bcs.n	80007ce <__udivmoddi4+0x222>
 8000848:	f1a9 0102 	sub.w	r1, r9, #2
 800084c:	443a      	add	r2, r7
 800084e:	e7be      	b.n	80007ce <__udivmoddi4+0x222>
 8000850:	45f0      	cmp	r8, lr
 8000852:	d29d      	bcs.n	8000790 <__udivmoddi4+0x1e4>
 8000854:	ebbe 0302 	subs.w	r3, lr, r2
 8000858:	eb6c 0c07 	sbc.w	ip, ip, r7
 800085c:	3801      	subs	r0, #1
 800085e:	46e1      	mov	r9, ip
 8000860:	e796      	b.n	8000790 <__udivmoddi4+0x1e4>
 8000862:	eba7 0909 	sub.w	r9, r7, r9
 8000866:	4449      	add	r1, r9
 8000868:	f1a8 0c02 	sub.w	ip, r8, #2
 800086c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000870:	fb09 f804 	mul.w	r8, r9, r4
 8000874:	e7db      	b.n	800082e <__udivmoddi4+0x282>
 8000876:	4673      	mov	r3, lr
 8000878:	e77f      	b.n	800077a <__udivmoddi4+0x1ce>
 800087a:	4650      	mov	r0, sl
 800087c:	e766      	b.n	800074c <__udivmoddi4+0x1a0>
 800087e:	4608      	mov	r0, r1
 8000880:	e6fd      	b.n	800067e <__udivmoddi4+0xd2>
 8000882:	443b      	add	r3, r7
 8000884:	3a02      	subs	r2, #2
 8000886:	e733      	b.n	80006f0 <__udivmoddi4+0x144>
 8000888:	f1ac 0c02 	sub.w	ip, ip, #2
 800088c:	443b      	add	r3, r7
 800088e:	e71c      	b.n	80006ca <__udivmoddi4+0x11e>
 8000890:	4649      	mov	r1, r9
 8000892:	e79c      	b.n	80007ce <__udivmoddi4+0x222>
 8000894:	eba1 0109 	sub.w	r1, r1, r9
 8000898:	46c4      	mov	ip, r8
 800089a:	fbb1 f9fe 	udiv	r9, r1, lr
 800089e:	fb09 f804 	mul.w	r8, r9, r4
 80008a2:	e7c4      	b.n	800082e <__udivmoddi4+0x282>

080008a4 <__aeabi_idiv0>:
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop

080008a8 <BMP280_ReadCalibration>:
	return id;
}

// Read calibration data from BMP280
HAL_StatusTypeDef BMP280_ReadCalibration(I2C_HandleTypeDef *hi2c)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08c      	sub	sp, #48	@ 0x30
 80008ac:	af04      	add	r7, sp, #16
 80008ae:	6078      	str	r0, [r7, #4]
    uint8_t calib[24];
    if(HAL_I2C_Mem_Read(hi2c, BMP280_ADDR, 0x88, I2C_MEMADD_SIZE_8BIT, calib, 24, 100) != HAL_OK)
 80008b0:	2364      	movs	r3, #100	@ 0x64
 80008b2:	9302      	str	r3, [sp, #8]
 80008b4:	2318      	movs	r3, #24
 80008b6:	9301      	str	r3, [sp, #4]
 80008b8:	f107 0308 	add.w	r3, r7, #8
 80008bc:	9300      	str	r3, [sp, #0]
 80008be:	2301      	movs	r3, #1
 80008c0:	2288      	movs	r2, #136	@ 0x88
 80008c2:	21ec      	movs	r1, #236	@ 0xec
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f001 fd3f 	bl	8002348 <HAL_I2C_Mem_Read>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <BMP280_ReadCalibration+0x2c>
        return HAL_ERROR;
 80008d0:	2301      	movs	r3, #1
 80008d2:	e07a      	b.n	80009ca <BMP280_ReadCalibration+0x122>

    dig_T1 = (uint16_t)(calib[1] << 8 | calib[0]);
 80008d4:	7a7b      	ldrb	r3, [r7, #9]
 80008d6:	b21b      	sxth	r3, r3
 80008d8:	021b      	lsls	r3, r3, #8
 80008da:	b21a      	sxth	r2, r3
 80008dc:	7a3b      	ldrb	r3, [r7, #8]
 80008de:	b21b      	sxth	r3, r3
 80008e0:	4313      	orrs	r3, r2
 80008e2:	b21b      	sxth	r3, r3
 80008e4:	b29a      	uxth	r2, r3
 80008e6:	4b3b      	ldr	r3, [pc, #236]	@ (80009d4 <BMP280_ReadCalibration+0x12c>)
 80008e8:	801a      	strh	r2, [r3, #0]
    dig_T2 = (int16_t)(calib[3] << 8 | calib[2]);
 80008ea:	7afb      	ldrb	r3, [r7, #11]
 80008ec:	b21b      	sxth	r3, r3
 80008ee:	021b      	lsls	r3, r3, #8
 80008f0:	b21a      	sxth	r2, r3
 80008f2:	7abb      	ldrb	r3, [r7, #10]
 80008f4:	b21b      	sxth	r3, r3
 80008f6:	4313      	orrs	r3, r2
 80008f8:	b21a      	sxth	r2, r3
 80008fa:	4b37      	ldr	r3, [pc, #220]	@ (80009d8 <BMP280_ReadCalibration+0x130>)
 80008fc:	801a      	strh	r2, [r3, #0]
    dig_T3 = (int16_t)(calib[5] << 8 | calib[4]);
 80008fe:	7b7b      	ldrb	r3, [r7, #13]
 8000900:	b21b      	sxth	r3, r3
 8000902:	021b      	lsls	r3, r3, #8
 8000904:	b21a      	sxth	r2, r3
 8000906:	7b3b      	ldrb	r3, [r7, #12]
 8000908:	b21b      	sxth	r3, r3
 800090a:	4313      	orrs	r3, r2
 800090c:	b21a      	sxth	r2, r3
 800090e:	4b33      	ldr	r3, [pc, #204]	@ (80009dc <BMP280_ReadCalibration+0x134>)
 8000910:	801a      	strh	r2, [r3, #0]
    dig_P1 = (uint16_t)(calib[7] << 8 | calib[6]);
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	b21b      	sxth	r3, r3
 8000916:	021b      	lsls	r3, r3, #8
 8000918:	b21a      	sxth	r2, r3
 800091a:	7bbb      	ldrb	r3, [r7, #14]
 800091c:	b21b      	sxth	r3, r3
 800091e:	4313      	orrs	r3, r2
 8000920:	b21b      	sxth	r3, r3
 8000922:	b29a      	uxth	r2, r3
 8000924:	4b2e      	ldr	r3, [pc, #184]	@ (80009e0 <BMP280_ReadCalibration+0x138>)
 8000926:	801a      	strh	r2, [r3, #0]
    dig_P2 = (int16_t)(calib[9] << 8 | calib[8]);
 8000928:	7c7b      	ldrb	r3, [r7, #17]
 800092a:	b21b      	sxth	r3, r3
 800092c:	021b      	lsls	r3, r3, #8
 800092e:	b21a      	sxth	r2, r3
 8000930:	7c3b      	ldrb	r3, [r7, #16]
 8000932:	b21b      	sxth	r3, r3
 8000934:	4313      	orrs	r3, r2
 8000936:	b21a      	sxth	r2, r3
 8000938:	4b2a      	ldr	r3, [pc, #168]	@ (80009e4 <BMP280_ReadCalibration+0x13c>)
 800093a:	801a      	strh	r2, [r3, #0]
    dig_P3 = (int16_t)(calib[11] << 8 | calib[10]);
 800093c:	7cfb      	ldrb	r3, [r7, #19]
 800093e:	b21b      	sxth	r3, r3
 8000940:	021b      	lsls	r3, r3, #8
 8000942:	b21a      	sxth	r2, r3
 8000944:	7cbb      	ldrb	r3, [r7, #18]
 8000946:	b21b      	sxth	r3, r3
 8000948:	4313      	orrs	r3, r2
 800094a:	b21a      	sxth	r2, r3
 800094c:	4b26      	ldr	r3, [pc, #152]	@ (80009e8 <BMP280_ReadCalibration+0x140>)
 800094e:	801a      	strh	r2, [r3, #0]
    dig_P4 = (int16_t)(calib[13] << 8 | calib[12]);
 8000950:	7d7b      	ldrb	r3, [r7, #21]
 8000952:	b21b      	sxth	r3, r3
 8000954:	021b      	lsls	r3, r3, #8
 8000956:	b21a      	sxth	r2, r3
 8000958:	7d3b      	ldrb	r3, [r7, #20]
 800095a:	b21b      	sxth	r3, r3
 800095c:	4313      	orrs	r3, r2
 800095e:	b21a      	sxth	r2, r3
 8000960:	4b22      	ldr	r3, [pc, #136]	@ (80009ec <BMP280_ReadCalibration+0x144>)
 8000962:	801a      	strh	r2, [r3, #0]
    dig_P5 = (int16_t)(calib[15] << 8 | calib[14]);
 8000964:	7dfb      	ldrb	r3, [r7, #23]
 8000966:	b21b      	sxth	r3, r3
 8000968:	021b      	lsls	r3, r3, #8
 800096a:	b21a      	sxth	r2, r3
 800096c:	7dbb      	ldrb	r3, [r7, #22]
 800096e:	b21b      	sxth	r3, r3
 8000970:	4313      	orrs	r3, r2
 8000972:	b21a      	sxth	r2, r3
 8000974:	4b1e      	ldr	r3, [pc, #120]	@ (80009f0 <BMP280_ReadCalibration+0x148>)
 8000976:	801a      	strh	r2, [r3, #0]
    dig_P6 = (int16_t)(calib[17] << 8 | calib[16]);
 8000978:	7e7b      	ldrb	r3, [r7, #25]
 800097a:	b21b      	sxth	r3, r3
 800097c:	021b      	lsls	r3, r3, #8
 800097e:	b21a      	sxth	r2, r3
 8000980:	7e3b      	ldrb	r3, [r7, #24]
 8000982:	b21b      	sxth	r3, r3
 8000984:	4313      	orrs	r3, r2
 8000986:	b21a      	sxth	r2, r3
 8000988:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <BMP280_ReadCalibration+0x14c>)
 800098a:	801a      	strh	r2, [r3, #0]
    dig_P7 = (int16_t)(calib[19] << 8 | calib[18]);
 800098c:	7efb      	ldrb	r3, [r7, #27]
 800098e:	b21b      	sxth	r3, r3
 8000990:	021b      	lsls	r3, r3, #8
 8000992:	b21a      	sxth	r2, r3
 8000994:	7ebb      	ldrb	r3, [r7, #26]
 8000996:	b21b      	sxth	r3, r3
 8000998:	4313      	orrs	r3, r2
 800099a:	b21a      	sxth	r2, r3
 800099c:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <BMP280_ReadCalibration+0x150>)
 800099e:	801a      	strh	r2, [r3, #0]
    dig_P8 = (int16_t)(calib[21] << 8 | calib[20]);
 80009a0:	7f7b      	ldrb	r3, [r7, #29]
 80009a2:	b21b      	sxth	r3, r3
 80009a4:	021b      	lsls	r3, r3, #8
 80009a6:	b21a      	sxth	r2, r3
 80009a8:	7f3b      	ldrb	r3, [r7, #28]
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	4313      	orrs	r3, r2
 80009ae:	b21a      	sxth	r2, r3
 80009b0:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <BMP280_ReadCalibration+0x154>)
 80009b2:	801a      	strh	r2, [r3, #0]
    dig_P9 = (int16_t)(calib[23] << 8 | calib[22]);
 80009b4:	7ffb      	ldrb	r3, [r7, #31]
 80009b6:	b21b      	sxth	r3, r3
 80009b8:	021b      	lsls	r3, r3, #8
 80009ba:	b21a      	sxth	r2, r3
 80009bc:	7fbb      	ldrb	r3, [r7, #30]
 80009be:	b21b      	sxth	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b21a      	sxth	r2, r3
 80009c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <BMP280_ReadCalibration+0x158>)
 80009c6:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 80009c8:	2300      	movs	r3, #0
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3720      	adds	r7, #32
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000118 	.word	0x20000118
 80009d8:	2000011a 	.word	0x2000011a
 80009dc:	2000011c 	.word	0x2000011c
 80009e0:	2000011e 	.word	0x2000011e
 80009e4:	20000120 	.word	0x20000120
 80009e8:	20000122 	.word	0x20000122
 80009ec:	20000124 	.word	0x20000124
 80009f0:	20000126 	.word	0x20000126
 80009f4:	20000128 	.word	0x20000128
 80009f8:	2000012a 	.word	0x2000012a
 80009fc:	2000012c 	.word	0x2000012c
 8000a00:	2000012e 	.word	0x2000012e

08000a04 <BMP280_Init>:

// Initialize BMP280
void BMP280_Init(I2C_HandleTypeDef *hi2c)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b088      	sub	sp, #32
 8000a08:	af04      	add	r7, sp, #16
 8000a0a:	6078      	str	r0, [r7, #4]
    uint8_t ctrl_meas_data = 0x27; // Normal mode, temp x1, press x1
 8000a0c:	2327      	movs	r3, #39	@ 0x27
 8000a0e:	73fb      	strb	r3, [r7, #15]
    uint8_t config_data = 0xA0;    // Standby 1000ms, filter off
 8000a10:	23a0      	movs	r3, #160	@ 0xa0
 8000a12:	73bb      	strb	r3, [r7, #14]

    HAL_I2C_Mem_Write(hi2c, BMP280_ADDR, BMP280_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, &ctrl_meas_data, 1, 100);
 8000a14:	2364      	movs	r3, #100	@ 0x64
 8000a16:	9302      	str	r3, [sp, #8]
 8000a18:	2301      	movs	r3, #1
 8000a1a:	9301      	str	r3, [sp, #4]
 8000a1c:	f107 030f 	add.w	r3, r7, #15
 8000a20:	9300      	str	r3, [sp, #0]
 8000a22:	2301      	movs	r3, #1
 8000a24:	22f4      	movs	r2, #244	@ 0xf4
 8000a26:	21ec      	movs	r1, #236	@ 0xec
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f001 fb93 	bl	8002154 <HAL_I2C_Mem_Write>
    HAL_I2C_Mem_Write(hi2c, BMP280_ADDR, BMP280_CONFIG, I2C_MEMADD_SIZE_8BIT, &config_data, 1, 100);
 8000a2e:	2364      	movs	r3, #100	@ 0x64
 8000a30:	9302      	str	r3, [sp, #8]
 8000a32:	2301      	movs	r3, #1
 8000a34:	9301      	str	r3, [sp, #4]
 8000a36:	f107 030e 	add.w	r3, r7, #14
 8000a3a:	9300      	str	r3, [sp, #0]
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	22f5      	movs	r2, #245	@ 0xf5
 8000a40:	21ec      	movs	r1, #236	@ 0xec
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f001 fb86 	bl	8002154 <HAL_I2C_Mem_Write>
}
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <BMP280_ReadRawTemperature>:

// Read raw temperature
int32_t BMP280_ReadRawTemperature(I2C_HandleTypeDef *hi2c)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b088      	sub	sp, #32
 8000a54:	af04      	add	r7, sp, #16
 8000a56:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];
    HAL_I2C_Mem_Read(hi2c, BMP280_ADDR, BMP280_TEMP_MSB, I2C_MEMADD_SIZE_8BIT, buf, 3, 100);
 8000a58:	2364      	movs	r3, #100	@ 0x64
 8000a5a:	9302      	str	r3, [sp, #8]
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	9301      	str	r3, [sp, #4]
 8000a60:	f107 030c 	add.w	r3, r7, #12
 8000a64:	9300      	str	r3, [sp, #0]
 8000a66:	2301      	movs	r3, #1
 8000a68:	22fa      	movs	r2, #250	@ 0xfa
 8000a6a:	21ec      	movs	r1, #236	@ 0xec
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f001 fc6b 	bl	8002348 <HAL_I2C_Mem_Read>
    return ((int32_t)buf[0] << 12) | ((int32_t)buf[1] << 4) | (buf[2] >> 4);
 8000a72:	7b3b      	ldrb	r3, [r7, #12]
 8000a74:	031a      	lsls	r2, r3, #12
 8000a76:	7b7b      	ldrb	r3, [r7, #13]
 8000a78:	011b      	lsls	r3, r3, #4
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	7bba      	ldrb	r2, [r7, #14]
 8000a7e:	0912      	lsrs	r2, r2, #4
 8000a80:	b2d2      	uxtb	r2, r2
 8000a82:	4313      	orrs	r3, r2
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3710      	adds	r7, #16
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <BMP280_ReadRawPressure>:

// Read raw pressure
int32_t BMP280_ReadRawPressure(I2C_HandleTypeDef *hi2c)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af04      	add	r7, sp, #16
 8000a92:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];
    HAL_I2C_Mem_Read(hi2c, BMP280_ADDR, BMP280_PRESS_MSB, I2C_MEMADD_SIZE_8BIT, buf, 3, 100);
 8000a94:	2364      	movs	r3, #100	@ 0x64
 8000a96:	9302      	str	r3, [sp, #8]
 8000a98:	2303      	movs	r3, #3
 8000a9a:	9301      	str	r3, [sp, #4]
 8000a9c:	f107 030c 	add.w	r3, r7, #12
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	22f7      	movs	r2, #247	@ 0xf7
 8000aa6:	21ec      	movs	r1, #236	@ 0xec
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f001 fc4d 	bl	8002348 <HAL_I2C_Mem_Read>
    return ((int32_t)buf[0] << 12) | ((int32_t)buf[1] << 4) | (buf[2] >> 4);
 8000aae:	7b3b      	ldrb	r3, [r7, #12]
 8000ab0:	031a      	lsls	r2, r3, #12
 8000ab2:	7b7b      	ldrb	r3, [r7, #13]
 8000ab4:	011b      	lsls	r3, r3, #4
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	7bba      	ldrb	r2, [r7, #14]
 8000aba:	0912      	lsrs	r2, r2, #4
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	4313      	orrs	r3, r2
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3710      	adds	r7, #16
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <BMP280_CompensateTemperature>:

// Temperature compensation formula
float BMP280_CompensateTemperature(int32_t adc_T)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	10da      	asrs	r2, r3, #3
 8000ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b44 <BMP280_CompensateTemperature+0x7c>)
 8000ad6:	881b      	ldrh	r3, [r3, #0]
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	4a1a      	ldr	r2, [pc, #104]	@ (8000b48 <BMP280_CompensateTemperature+0x80>)
 8000ade:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000ae2:	fb02 f303 	mul.w	r3, r2, r3
 8000ae6:	12db      	asrs	r3, r3, #11
 8000ae8:	60fb      	str	r3, [r7, #12]
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) * ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	111b      	asrs	r3, r3, #4
 8000aee:	4a15      	ldr	r2, [pc, #84]	@ (8000b44 <BMP280_CompensateTemperature+0x7c>)
 8000af0:	8812      	ldrh	r2, [r2, #0]
 8000af2:	1a9b      	subs	r3, r3, r2
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	1112      	asrs	r2, r2, #4
 8000af8:	4912      	ldr	r1, [pc, #72]	@ (8000b44 <BMP280_CompensateTemperature+0x7c>)
 8000afa:	8809      	ldrh	r1, [r1, #0]
 8000afc:	1a52      	subs	r2, r2, r1
 8000afe:	fb02 f303 	mul.w	r3, r2, r3
 8000b02:	131b      	asrs	r3, r3, #12
 8000b04:	4a11      	ldr	r2, [pc, #68]	@ (8000b4c <BMP280_CompensateTemperature+0x84>)
 8000b06:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000b0a:	fb02 f303 	mul.w	r3, r2, r3
 8000b0e:	139b      	asrs	r3, r3, #14
 8000b10:	60bb      	str	r3, [r7, #8]

	t_fine = var1 + var2;
 8000b12:	68fa      	ldr	r2, [r7, #12]
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	4413      	add	r3, r2
 8000b18:	4a0d      	ldr	r2, [pc, #52]	@ (8000b50 <BMP280_CompensateTemperature+0x88>)
 8000b1a:	6013      	str	r3, [r2, #0]

	// Convert t_fine to Â°C
	return t_fine / 5120.0f;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b50 <BMP280_CompensateTemperature+0x88>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	ee07 3a90 	vmov	s15, r3
 8000b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b28:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000b54 <BMP280_CompensateTemperature+0x8c>
 8000b2c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000b30:	eef0 7a66 	vmov.f32	s15, s13
}
 8000b34:	eeb0 0a67 	vmov.f32	s0, s15
 8000b38:	3714      	adds	r7, #20
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	20000118 	.word	0x20000118
 8000b48:	2000011a 	.word	0x2000011a
 8000b4c:	2000011c 	.word	0x2000011c
 8000b50:	20000130 	.word	0x20000130
 8000b54:	45a00000 	.word	0x45a00000

08000b58 <BMP280_CompensatePressure>:

// Pressure compensation formula
float BMP280_CompensatePressure(int32_t adc_P)
{
 8000b58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000b5c:	b0ca      	sub	sp, #296	@ 0x128
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    int64_t var1, var2, p;
    var1 = ((int64_t)t_fine) - 128000;
 8000b64:	4baf      	ldr	r3, [pc, #700]	@ (8000e24 <BMP280_CompensatePressure+0x2cc>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	17da      	asrs	r2, r3, #31
 8000b6a:	461c      	mov	r4, r3
 8000b6c:	4615      	mov	r5, r2
 8000b6e:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8000b72:	f145 3bff 	adc.w	fp, r5, #4294967295
 8000b76:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t)dig_P6;
 8000b7a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000b7e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000b82:	fb03 f102 	mul.w	r1, r3, r2
 8000b86:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000b8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000b8e:	fb02 f303 	mul.w	r3, r2, r3
 8000b92:	18ca      	adds	r2, r1, r3
 8000b94:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000b98:	fba3 8903 	umull	r8, r9, r3, r3
 8000b9c:	eb02 0309 	add.w	r3, r2, r9
 8000ba0:	4699      	mov	r9, r3
 8000ba2:	4ba1      	ldr	r3, [pc, #644]	@ (8000e28 <BMP280_CompensatePressure+0x2d0>)
 8000ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ba8:	b21b      	sxth	r3, r3
 8000baa:	17da      	asrs	r2, r3, #31
 8000bac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000bb0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000bb4:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8000bb8:	4603      	mov	r3, r0
 8000bba:	fb03 f209 	mul.w	r2, r3, r9
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	fb08 f303 	mul.w	r3, r8, r3
 8000bc4:	4413      	add	r3, r2
 8000bc6:	4602      	mov	r2, r0
 8000bc8:	fba8 1202 	umull	r1, r2, r8, r2
 8000bcc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000bd0:	460a      	mov	r2, r1
 8000bd2:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8000bd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000bda:	4413      	add	r3, r2
 8000bdc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000be0:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8000be4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8000be8:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 8000bec:	4b8f      	ldr	r3, [pc, #572]	@ (8000e2c <BMP280_CompensatePressure+0x2d4>)
 8000bee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bf2:	b21b      	sxth	r3, r3
 8000bf4:	17da      	asrs	r2, r3, #31
 8000bf6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000bfa:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000bfe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000c02:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8000c06:	462a      	mov	r2, r5
 8000c08:	fb02 f203 	mul.w	r2, r2, r3
 8000c0c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000c10:	4621      	mov	r1, r4
 8000c12:	fb01 f303 	mul.w	r3, r1, r3
 8000c16:	441a      	add	r2, r3
 8000c18:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000c1c:	4621      	mov	r1, r4
 8000c1e:	fba3 1301 	umull	r1, r3, r3, r1
 8000c22:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000c26:	460b      	mov	r3, r1
 8000c28:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000c30:	18d3      	adds	r3, r2, r3
 8000c32:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000c36:	f04f 0000 	mov.w	r0, #0
 8000c3a:	f04f 0100 	mov.w	r1, #0
 8000c3e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000c42:	462b      	mov	r3, r5
 8000c44:	0459      	lsls	r1, r3, #17
 8000c46:	4623      	mov	r3, r4
 8000c48:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8000c4c:	4623      	mov	r3, r4
 8000c4e:	0458      	lsls	r0, r3, #17
 8000c50:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000c54:	1814      	adds	r4, r2, r0
 8000c56:	643c      	str	r4, [r7, #64]	@ 0x40
 8000c58:	414b      	adcs	r3, r1
 8000c5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8000c5c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000c60:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + (((int64_t)dig_P4)<<35);
 8000c64:	4b72      	ldr	r3, [pc, #456]	@ (8000e30 <BMP280_CompensatePressure+0x2d8>)
 8000c66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c6a:	b21b      	sxth	r3, r3
 8000c6c:	17da      	asrs	r2, r3, #31
 8000c6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000c72:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	f04f 0100 	mov.w	r1, #0
 8000c7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000c82:	00d9      	lsls	r1, r3, #3
 8000c84:	2000      	movs	r0, #0
 8000c86:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000c8a:	1814      	adds	r4, r2, r0
 8000c8c:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000c8e:	414b      	adcs	r3, r1
 8000c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c92:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8000c96:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 8000c9a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000c9e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000ca2:	fb03 f102 	mul.w	r1, r3, r2
 8000ca6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000caa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000cae:	fb02 f303 	mul.w	r3, r2, r3
 8000cb2:	18ca      	adds	r2, r1, r3
 8000cb4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000cb8:	fba3 1303 	umull	r1, r3, r3, r3
 8000cbc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000cc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000cca:	18d3      	adds	r3, r2, r3
 8000ccc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000cd0:	4b58      	ldr	r3, [pc, #352]	@ (8000e34 <BMP280_CompensatePressure+0x2dc>)
 8000cd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd6:	b21b      	sxth	r3, r3
 8000cd8:	17da      	asrs	r2, r3, #31
 8000cda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000cde:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000ce2:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8000ce6:	462b      	mov	r3, r5
 8000ce8:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8000cec:	4642      	mov	r2, r8
 8000cee:	fb02 f203 	mul.w	r2, r2, r3
 8000cf2:	464b      	mov	r3, r9
 8000cf4:	4621      	mov	r1, r4
 8000cf6:	fb01 f303 	mul.w	r3, r1, r3
 8000cfa:	4413      	add	r3, r2
 8000cfc:	4622      	mov	r2, r4
 8000cfe:	4641      	mov	r1, r8
 8000d00:	fba2 1201 	umull	r1, r2, r2, r1
 8000d04:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8000d08:	460a      	mov	r2, r1
 8000d0a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8000d0e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000d12:	4413      	add	r3, r2
 8000d14:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000d18:	f04f 0000 	mov.w	r0, #0
 8000d1c:	f04f 0100 	mov.w	r1, #0
 8000d20:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8000d24:	4623      	mov	r3, r4
 8000d26:	0a18      	lsrs	r0, r3, #8
 8000d28:	462b      	mov	r3, r5
 8000d2a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000d2e:	462b      	mov	r3, r5
 8000d30:	1219      	asrs	r1, r3, #8
 8000d32:	4b41      	ldr	r3, [pc, #260]	@ (8000e38 <BMP280_CompensatePressure+0x2e0>)
 8000d34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	17da      	asrs	r2, r3, #31
 8000d3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000d40:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8000d44:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d48:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8000d4c:	464a      	mov	r2, r9
 8000d4e:	fb02 f203 	mul.w	r2, r2, r3
 8000d52:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000d56:	4644      	mov	r4, r8
 8000d58:	fb04 f303 	mul.w	r3, r4, r3
 8000d5c:	441a      	add	r2, r3
 8000d5e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d62:	4644      	mov	r4, r8
 8000d64:	fba3 4304 	umull	r4, r3, r3, r4
 8000d68:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000d6c:	4623      	mov	r3, r4
 8000d6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000d72:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000d76:	18d3      	adds	r3, r2, r3
 8000d78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000d7c:	f04f 0200 	mov.w	r2, #0
 8000d80:	f04f 0300 	mov.w	r3, #0
 8000d84:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8000d88:	464c      	mov	r4, r9
 8000d8a:	0323      	lsls	r3, r4, #12
 8000d8c:	4644      	mov	r4, r8
 8000d8e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000d92:	4644      	mov	r4, r8
 8000d94:	0322      	lsls	r2, r4, #12
 8000d96:	1884      	adds	r4, r0, r2
 8000d98:	633c      	str	r4, [r7, #48]	@ 0x30
 8000d9a:	eb41 0303 	adc.w	r3, r1, r3
 8000d9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000da0:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000da4:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8000da8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000dac:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8000db0:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8000db4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8000db8:	4b20      	ldr	r3, [pc, #128]	@ (8000e3c <BMP280_CompensatePressure+0x2e4>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000dc4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000dc8:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8000dcc:	462b      	mov	r3, r5
 8000dce:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8000dd2:	4642      	mov	r2, r8
 8000dd4:	fb02 f203 	mul.w	r2, r2, r3
 8000dd8:	464b      	mov	r3, r9
 8000dda:	4621      	mov	r1, r4
 8000ddc:	fb01 f303 	mul.w	r3, r1, r3
 8000de0:	4413      	add	r3, r2
 8000de2:	4622      	mov	r2, r4
 8000de4:	4641      	mov	r1, r8
 8000de6:	fba2 1201 	umull	r1, r2, r2, r1
 8000dea:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8000dee:	460a      	mov	r2, r1
 8000df0:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000df4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000df8:	4413      	add	r3, r2
 8000dfa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000dfe:	f04f 0200 	mov.w	r2, #0
 8000e02:	f04f 0300 	mov.w	r3, #0
 8000e06:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000e0a:	4629      	mov	r1, r5
 8000e0c:	104a      	asrs	r2, r1, #1
 8000e0e:	4629      	mov	r1, r5
 8000e10:	17cb      	asrs	r3, r1, #31
 8000e12:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    if(var1 == 0) return 0; // avoid division by zero
 8000e16:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	d112      	bne.n	8000e44 <BMP280_CompensatePressure+0x2ec>
 8000e1e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8000e40 <BMP280_CompensatePressure+0x2e8>
 8000e22:	e15d      	b.n	80010e0 <BMP280_CompensatePressure+0x588>
 8000e24:	20000130 	.word	0x20000130
 8000e28:	20000128 	.word	0x20000128
 8000e2c:	20000126 	.word	0x20000126
 8000e30:	20000124 	.word	0x20000124
 8000e34:	20000122 	.word	0x20000122
 8000e38:	20000120 	.word	0x20000120
 8000e3c:	2000011e 	.word	0x2000011e
 8000e40:	00000000 	.word	0x00000000
    p = 1048576 - adc_P;
 8000e44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000e48:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8000e4c:	17da      	asrs	r2, r3, #31
 8000e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000e52:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000e56:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p<<31) - var2)*3125)/var1;
 8000e5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000e5e:	105b      	asrs	r3, r3, #1
 8000e60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000e64:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000e68:	07db      	lsls	r3, r3, #31
 8000e6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000e6e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000e72:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8000e76:	4621      	mov	r1, r4
 8000e78:	1a89      	subs	r1, r1, r2
 8000e7a:	67b9      	str	r1, [r7, #120]	@ 0x78
 8000e7c:	4629      	mov	r1, r5
 8000e7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000e84:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8000e88:	4622      	mov	r2, r4
 8000e8a:	462b      	mov	r3, r5
 8000e8c:	1891      	adds	r1, r2, r2
 8000e8e:	6239      	str	r1, [r7, #32]
 8000e90:	415b      	adcs	r3, r3
 8000e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e94:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000e98:	4621      	mov	r1, r4
 8000e9a:	1851      	adds	r1, r2, r1
 8000e9c:	61b9      	str	r1, [r7, #24]
 8000e9e:	4629      	mov	r1, r5
 8000ea0:	414b      	adcs	r3, r1
 8000ea2:	61fb      	str	r3, [r7, #28]
 8000ea4:	f04f 0200 	mov.w	r2, #0
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000eb0:	4649      	mov	r1, r9
 8000eb2:	018b      	lsls	r3, r1, #6
 8000eb4:	4641      	mov	r1, r8
 8000eb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000eba:	4641      	mov	r1, r8
 8000ebc:	018a      	lsls	r2, r1, #6
 8000ebe:	4641      	mov	r1, r8
 8000ec0:	1889      	adds	r1, r1, r2
 8000ec2:	6139      	str	r1, [r7, #16]
 8000ec4:	4649      	mov	r1, r9
 8000ec6:	eb43 0101 	adc.w	r1, r3, r1
 8000eca:	6179      	str	r1, [r7, #20]
 8000ecc:	f04f 0200 	mov.w	r2, #0
 8000ed0:	f04f 0300 	mov.w	r3, #0
 8000ed4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000ed8:	4649      	mov	r1, r9
 8000eda:	008b      	lsls	r3, r1, #2
 8000edc:	4641      	mov	r1, r8
 8000ede:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000ee2:	4641      	mov	r1, r8
 8000ee4:	008a      	lsls	r2, r1, #2
 8000ee6:	4610      	mov	r0, r2
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4603      	mov	r3, r0
 8000eec:	4622      	mov	r2, r4
 8000eee:	189b      	adds	r3, r3, r2
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	462a      	mov	r2, r5
 8000ef6:	eb42 0303 	adc.w	r3, r2, r3
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	f04f 0300 	mov.w	r3, #0
 8000f04:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000f08:	4649      	mov	r1, r9
 8000f0a:	008b      	lsls	r3, r1, #2
 8000f0c:	4641      	mov	r1, r8
 8000f0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000f12:	4641      	mov	r1, r8
 8000f14:	008a      	lsls	r2, r1, #2
 8000f16:	4610      	mov	r0, r2
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4622      	mov	r2, r4
 8000f1e:	189b      	adds	r3, r3, r2
 8000f20:	673b      	str	r3, [r7, #112]	@ 0x70
 8000f22:	462b      	mov	r3, r5
 8000f24:	460a      	mov	r2, r1
 8000f26:	eb42 0303 	adc.w	r3, r2, r3
 8000f2a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000f2c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000f30:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8000f34:	f7ff fad2 	bl	80004dc <__aeabi_ldivmod>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
    var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8000f40:	4b6b      	ldr	r3, [pc, #428]	@ (80010f0 <BMP280_CompensatePressure+0x598>)
 8000f42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f46:	b21b      	sxth	r3, r3
 8000f48:	17da      	asrs	r2, r3, #31
 8000f4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000f4c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000f4e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000f52:	f04f 0000 	mov.w	r0, #0
 8000f56:	f04f 0100 	mov.w	r1, #0
 8000f5a:	0b50      	lsrs	r0, r2, #13
 8000f5c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000f60:	1359      	asrs	r1, r3, #13
 8000f62:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8000f66:	462b      	mov	r3, r5
 8000f68:	fb00 f203 	mul.w	r2, r0, r3
 8000f6c:	4623      	mov	r3, r4
 8000f6e:	fb03 f301 	mul.w	r3, r3, r1
 8000f72:	4413      	add	r3, r2
 8000f74:	4622      	mov	r2, r4
 8000f76:	fba2 1200 	umull	r1, r2, r2, r0
 8000f7a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8000f7e:	460a      	mov	r2, r1
 8000f80:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8000f84:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000f88:	4413      	add	r3, r2
 8000f8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000f8e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000f92:	f04f 0000 	mov.w	r0, #0
 8000f96:	f04f 0100 	mov.w	r1, #0
 8000f9a:	0b50      	lsrs	r0, r2, #13
 8000f9c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000fa0:	1359      	asrs	r1, r3, #13
 8000fa2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8000fa6:	462b      	mov	r3, r5
 8000fa8:	fb00 f203 	mul.w	r2, r0, r3
 8000fac:	4623      	mov	r3, r4
 8000fae:	fb03 f301 	mul.w	r3, r3, r1
 8000fb2:	4413      	add	r3, r2
 8000fb4:	4622      	mov	r2, r4
 8000fb6:	fba2 1200 	umull	r1, r2, r2, r0
 8000fba:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8000fbe:	460a      	mov	r2, r1
 8000fc0:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8000fc4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8000fc8:	4413      	add	r3, r2
 8000fca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000fce:	f04f 0200 	mov.w	r2, #0
 8000fd2:	f04f 0300 	mov.w	r3, #0
 8000fd6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8000fda:	4621      	mov	r1, r4
 8000fdc:	0e4a      	lsrs	r2, r1, #25
 8000fde:	4629      	mov	r1, r5
 8000fe0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000fe4:	4629      	mov	r1, r5
 8000fe6:	164b      	asrs	r3, r1, #25
 8000fe8:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (((int64_t)dig_P8) * p) >> 19;
 8000fec:	4b41      	ldr	r3, [pc, #260]	@ (80010f4 <BMP280_CompensatePressure+0x59c>)
 8000fee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	17da      	asrs	r2, r3, #31
 8000ff6:	663b      	str	r3, [r7, #96]	@ 0x60
 8000ff8:	667a      	str	r2, [r7, #100]	@ 0x64
 8000ffa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000ffe:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001002:	462a      	mov	r2, r5
 8001004:	fb02 f203 	mul.w	r2, r2, r3
 8001008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800100c:	4621      	mov	r1, r4
 800100e:	fb01 f303 	mul.w	r3, r1, r3
 8001012:	4413      	add	r3, r2
 8001014:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001018:	4621      	mov	r1, r4
 800101a:	fba2 1201 	umull	r1, r2, r2, r1
 800101e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001022:	460a      	mov	r2, r1
 8001024:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001028:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800102c:	4413      	add	r3, r2
 800102e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001032:	f04f 0200 	mov.w	r2, #0
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 800103e:	4621      	mov	r1, r4
 8001040:	0cca      	lsrs	r2, r1, #19
 8001042:	4629      	mov	r1, r5
 8001044:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001048:	4629      	mov	r1, r5
 800104a:	14cb      	asrs	r3, r1, #19
 800104c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001050:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001054:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001058:	1884      	adds	r4, r0, r2
 800105a:	65bc      	str	r4, [r7, #88]	@ 0x58
 800105c:	eb41 0303 	adc.w	r3, r1, r3
 8001060:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001062:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001066:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800106a:	4621      	mov	r1, r4
 800106c:	1889      	adds	r1, r1, r2
 800106e:	6539      	str	r1, [r7, #80]	@ 0x50
 8001070:	4629      	mov	r1, r5
 8001072:	eb43 0101 	adc.w	r1, r3, r1
 8001076:	6579      	str	r1, [r7, #84]	@ 0x54
 8001078:	f04f 0000 	mov.w	r0, #0
 800107c:	f04f 0100 	mov.w	r1, #0
 8001080:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001084:	4623      	mov	r3, r4
 8001086:	0a18      	lsrs	r0, r3, #8
 8001088:	462b      	mov	r3, r5
 800108a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800108e:	462b      	mov	r3, r5
 8001090:	1219      	asrs	r1, r3, #8
 8001092:	4b19      	ldr	r3, [pc, #100]	@ (80010f8 <BMP280_CompensatePressure+0x5a0>)
 8001094:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001098:	b21b      	sxth	r3, r3
 800109a:	17da      	asrs	r2, r3, #31
 800109c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800109e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80010ac:	464c      	mov	r4, r9
 80010ae:	0123      	lsls	r3, r4, #4
 80010b0:	4644      	mov	r4, r8
 80010b2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80010b6:	4644      	mov	r4, r8
 80010b8:	0122      	lsls	r2, r4, #4
 80010ba:	1884      	adds	r4, r0, r2
 80010bc:	603c      	str	r4, [r7, #0]
 80010be:	eb41 0303 	adc.w	r3, r1, r3
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80010c8:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    return (float)p / 25600.0f; // hPa
 80010cc:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 80010d0:	f7ff f9c6 	bl	8000460 <__aeabi_l2f>
 80010d4:	ee06 0a90 	vmov	s13, r0
 80010d8:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80010fc <BMP280_CompensatePressure+0x5a4>
 80010dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 80010e0:	eeb0 0a67 	vmov.f32	s0, s15
 80010e4:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80010e8:	46bd      	mov	sp, r7
 80010ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80010ee:	bf00      	nop
 80010f0:	2000012e 	.word	0x2000012e
 80010f4:	2000012c 	.word	0x2000012c
 80010f8:	2000012a 	.word	0x2000012a
 80010fc:	46c80000 	.word	0x46c80000

08001100 <BMP280_CalcAltitudeRelative>:

// Altitude relative to ground (0 m)
float BMP280_CalcAltitudeRelative(float pressure, float p0)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	ed87 0a01 	vstr	s0, [r7, #4]
 800110a:	edc7 0a00 	vstr	s1, [r7]
    return 44330.0f * (1.0f - powf(pressure / p0, 0.1903f));
 800110e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001112:	edd7 7a00 	vldr	s15, [r7]
 8001116:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800111a:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 8001144 <BMP280_CalcAltitudeRelative+0x44>
 800111e:	eeb0 0a66 	vmov.f32	s0, s13
 8001122:	f003 fd8b 	bl	8004c3c <powf>
 8001126:	eef0 7a40 	vmov.f32	s15, s0
 800112a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800112e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001132:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001148 <BMP280_CalcAltitudeRelative+0x48>
 8001136:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800113a:	eeb0 0a67 	vmov.f32	s0, s15
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	3e42de01 	.word	0x3e42de01
 8001148:	472d2a00 	.word	0x472d2a00

0800114c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800114c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114e:	b09f      	sub	sp, #124	@ 0x7c
 8001150:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001152:	f000 fb77 	bl	8001844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001156:	f000 f8e1 	bl	800131c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800115a:	f000 f9a5 	bl	80014a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800115e:	f000 f979 	bl	8001454 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001162:	f000 f949 	bl	80013f8 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */

  // Initialize sensor
  BMP280_Init(&hi2c1);
 8001166:	4866      	ldr	r0, [pc, #408]	@ (8001300 <main+0x1b4>)
 8001168:	f7ff fc4c 	bl	8000a04 <BMP280_Init>

  HAL_Delay(100);  // give sensor time to start
 800116c:	2064      	movs	r0, #100	@ 0x64
 800116e:	f000 fbdb 	bl	8001928 <HAL_Delay>

  // Read calibration
  BMP280_ReadCalibration(&hi2c1);
 8001172:	4863      	ldr	r0, [pc, #396]	@ (8001300 <main+0x1b4>)
 8001174:	f7ff fb98 	bl	80008a8 <BMP280_ReadCalibration>

  char msg[64];

  HAL_Delay(1000);  // let BMP280 fully stabilize
 8001178:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800117c:	f000 fbd4 	bl	8001928 <HAL_Delay>

  // Measure ground pressure (average of 10 samples)
  float p_sum = 0.0f;
 8001180:	f04f 0300 	mov.w	r3, #0
 8001184:	667b      	str	r3, [r7, #100]	@ 0x64

  for (int i = 0; i < 10; i++) {
 8001186:	2300      	movs	r3, #0
 8001188:	663b      	str	r3, [r7, #96]	@ 0x60
 800118a:	e01b      	b.n	80011c4 <main+0x78>
      int32_t rt = BMP280_ReadRawTemperature(&hi2c1);
 800118c:	485c      	ldr	r0, [pc, #368]	@ (8001300 <main+0x1b4>)
 800118e:	f7ff fc5f 	bl	8000a50 <BMP280_ReadRawTemperature>
 8001192:	64b8      	str	r0, [r7, #72]	@ 0x48
      BMP280_CompensateTemperature(rt);
 8001194:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001196:	f7ff fc97 	bl	8000ac8 <BMP280_CompensateTemperature>

      int32_t rp = BMP280_ReadRawPressure(&hi2c1);
 800119a:	4859      	ldr	r0, [pc, #356]	@ (8001300 <main+0x1b4>)
 800119c:	f7ff fc76 	bl	8000a8c <BMP280_ReadRawPressure>
 80011a0:	6478      	str	r0, [r7, #68]	@ 0x44
      p_sum += BMP280_CompensatePressure(rp);
 80011a2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80011a4:	f7ff fcd8 	bl	8000b58 <BMP280_CompensatePressure>
 80011a8:	eeb0 7a40 	vmov.f32	s14, s0
 80011ac:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80011b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b4:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

      HAL_Delay(100);
 80011b8:	2064      	movs	r0, #100	@ 0x64
 80011ba:	f000 fbb5 	bl	8001928 <HAL_Delay>
  for (int i = 0; i < 10; i++) {
 80011be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80011c0:	3301      	adds	r3, #1
 80011c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80011c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80011c6:	2b09      	cmp	r3, #9
 80011c8:	dde0      	ble.n	800118c <main+0x40>
  }

  ground_pressure = p_sum / 10.0f;
 80011ca:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 80011ce:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80011d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011d6:	4b4b      	ldr	r3, [pc, #300]	@ (8001304 <main+0x1b8>)
 80011d8:	edc3 7a00 	vstr	s15, [r3]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Read raw data
	  int32_t raw_temp = BMP280_ReadRawTemperature(&hi2c1);
 80011dc:	4848      	ldr	r0, [pc, #288]	@ (8001300 <main+0x1b4>)
 80011de:	f7ff fc37 	bl	8000a50 <BMP280_ReadRawTemperature>
 80011e2:	65f8      	str	r0, [r7, #92]	@ 0x5c
	  int32_t raw_press = BMP280_ReadRawPressure(&hi2c1);
 80011e4:	4846      	ldr	r0, [pc, #280]	@ (8001300 <main+0x1b4>)
 80011e6:	f7ff fc51 	bl	8000a8c <BMP280_ReadRawPressure>
 80011ea:	65b8      	str	r0, [r7, #88]	@ 0x58

	  // Convert to real values
	  float temp = BMP280_CompensateTemperature(raw_temp);
 80011ec:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80011ee:	f7ff fc6b 	bl	8000ac8 <BMP280_CompensateTemperature>
 80011f2:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54
	  float press = BMP280_CompensatePressure(raw_press);
 80011f6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80011f8:	f7ff fcae 	bl	8000b58 <BMP280_CompensatePressure>
 80011fc:	ed87 0a14 	vstr	s0, [r7, #80]	@ 0x50
	  float alt = BMP280_CalcAltitudeRelative(press, ground_pressure);
 8001200:	4b40      	ldr	r3, [pc, #256]	@ (8001304 <main+0x1b8>)
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	eef0 0a67 	vmov.f32	s1, s15
 800120a:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 800120e:	f7ff ff77 	bl	8001100 <BMP280_CalcAltitudeRelative>
 8001212:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c

	  // Print to Serial Monitor
	  sprintf(msg, "Temp: %d.%02d C, Pressure: %d.%02d hPa, Alt: %d.%02d m\r\n",
 8001216:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800121a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
	          (int)temp, (int)(temp*100) % 100,
 800121e:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001222:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001308 <main+0x1bc>
 8001226:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800122e:	ee17 3a90 	vmov	r3, s15
	  sprintf(msg, "Temp: %d.%02d C, Pressure: %d.%02d hPa, Alt: %d.%02d m\r\n",
 8001232:	4a36      	ldr	r2, [pc, #216]	@ (800130c <main+0x1c0>)
 8001234:	fb82 1203 	smull	r1, r2, r2, r3
 8001238:	1151      	asrs	r1, r2, #5
 800123a:	17da      	asrs	r2, r3, #31
 800123c:	1a89      	subs	r1, r1, r2
 800123e:	2264      	movs	r2, #100	@ 0x64
 8001240:	fb01 f202 	mul.w	r2, r1, r2
 8001244:	1a99      	subs	r1, r3, r2
 8001246:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800124a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800124e:	ee17 5a90 	vmov	r5, s15
	          (int)press, (int)(press*100) % 100,
 8001252:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001256:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001308 <main+0x1bc>
 800125a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800125e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001262:	ee17 2a90 	vmov	r2, s15
	  sprintf(msg, "Temp: %d.%02d C, Pressure: %d.%02d hPa, Alt: %d.%02d m\r\n",
 8001266:	4b29      	ldr	r3, [pc, #164]	@ (800130c <main+0x1c0>)
 8001268:	fb83 0302 	smull	r0, r3, r3, r2
 800126c:	1158      	asrs	r0, r3, #5
 800126e:	17d3      	asrs	r3, r2, #31
 8001270:	1ac3      	subs	r3, r0, r3
 8001272:	2064      	movs	r0, #100	@ 0x64
 8001274:	fb00 f303 	mul.w	r3, r0, r3
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800127e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001282:	ee17 6a90 	vmov	r6, s15
	          (int)alt, abs((int)(alt*100) % 100));
 8001286:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800128a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001308 <main+0x1bc>
 800128e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001292:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001296:	ee17 0a90 	vmov	r0, s15
 800129a:	4a1c      	ldr	r2, [pc, #112]	@ (800130c <main+0x1c0>)
 800129c:	fb82 4200 	smull	r4, r2, r2, r0
 80012a0:	1154      	asrs	r4, r2, #5
 80012a2:	17c2      	asrs	r2, r0, #31
 80012a4:	1aa2      	subs	r2, r4, r2
 80012a6:	2464      	movs	r4, #100	@ 0x64
 80012a8:	fb04 f202 	mul.w	r2, r4, r2
 80012ac:	1a82      	subs	r2, r0, r2
	  sprintf(msg, "Temp: %d.%02d C, Pressure: %d.%02d hPa, Alt: %d.%02d m\r\n",
 80012ae:	2a00      	cmp	r2, #0
 80012b0:	bfb8      	it	lt
 80012b2:	4252      	neglt	r2, r2
 80012b4:	1d38      	adds	r0, r7, #4
 80012b6:	9203      	str	r2, [sp, #12]
 80012b8:	9602      	str	r6, [sp, #8]
 80012ba:	9301      	str	r3, [sp, #4]
 80012bc:	9500      	str	r5, [sp, #0]
 80012be:	460b      	mov	r3, r1
 80012c0:	ee16 2a90 	vmov	r2, s13
 80012c4:	4912      	ldr	r1, [pc, #72]	@ (8001310 <main+0x1c4>)
 80012c6:	f003 f819 	bl	80042fc <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012ca:	1d3b      	adds	r3, r7, #4
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7fe ff9f 	bl	8000210 <strlen>
 80012d2:	4603      	mov	r3, r0
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	1d39      	adds	r1, r7, #4
 80012d8:	f04f 33ff 	mov.w	r3, #4294967295
 80012dc:	480d      	ldr	r0, [pc, #52]	@ (8001314 <main+0x1c8>)
 80012de:	f002 fc51 	bl	8003b84 <HAL_UART_Transmit>

	  HAL_Delay(1000); // 1-second delay
 80012e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012e6:	f000 fb1f 	bl	8001928 <HAL_Delay>

	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80012ea:	2120      	movs	r1, #32
 80012ec:	480a      	ldr	r0, [pc, #40]	@ (8001318 <main+0x1cc>)
 80012ee:	f000 fdd2 	bl	8001e96 <HAL_GPIO_TogglePin>
	  HAL_Delay(500); // blink every 0.5 seconds
 80012f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012f6:	f000 fb17 	bl	8001928 <HAL_Delay>
  {
 80012fa:	bf00      	nop
 80012fc:	e76e      	b.n	80011dc <main+0x90>
 80012fe:	bf00      	nop
 8001300:	2000007c 	.word	0x2000007c
 8001304:	20000000 	.word	0x20000000
 8001308:	42c80000 	.word	0x42c80000
 800130c:	51eb851f 	.word	0x51eb851f
 8001310:	080053e4 	.word	0x080053e4
 8001314:	200000d0 	.word	0x200000d0
 8001318:	40020000 	.word	0x40020000

0800131c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b094      	sub	sp, #80	@ 0x50
 8001320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001322:	f107 031c 	add.w	r3, r7, #28
 8001326:	2234      	movs	r2, #52	@ 0x34
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f003 f808 	bl	8004340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001330:	f107 0308 	add.w	r3, r7, #8
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001340:	2300      	movs	r3, #0
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <SystemClock_Config+0xd4>)
 8001346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001348:	4a29      	ldr	r2, [pc, #164]	@ (80013f0 <SystemClock_Config+0xd4>)
 800134a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800134e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001350:	4b27      	ldr	r3, [pc, #156]	@ (80013f0 <SystemClock_Config+0xd4>)
 8001352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800135c:	2300      	movs	r3, #0
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	4b24      	ldr	r3, [pc, #144]	@ (80013f4 <SystemClock_Config+0xd8>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001368:	4a22      	ldr	r2, [pc, #136]	@ (80013f4 <SystemClock_Config+0xd8>)
 800136a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800136e:	6013      	str	r3, [r2, #0]
 8001370:	4b20      	ldr	r3, [pc, #128]	@ (80013f4 <SystemClock_Config+0xd8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001378:	603b      	str	r3, [r7, #0]
 800137a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800137c:	2302      	movs	r3, #2
 800137e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001380:	2301      	movs	r3, #1
 8001382:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001384:	2310      	movs	r3, #16
 8001386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001388:	2302      	movs	r3, #2
 800138a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800138c:	2300      	movs	r3, #0
 800138e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001390:	2310      	movs	r3, #16
 8001392:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001394:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001398:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800139a:	2304      	movs	r3, #4
 800139c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800139e:	2302      	movs	r3, #2
 80013a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013a2:	2302      	movs	r3, #2
 80013a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4618      	mov	r0, r3
 80013ac:	f002 f8fc 	bl	80035a8 <HAL_RCC_OscConfig>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80013b6:	f000 f8e5 	bl	8001584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ba:	230f      	movs	r3, #15
 80013bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013be:	2302      	movs	r3, #2
 80013c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d0:	f107 0308 	add.w	r3, r7, #8
 80013d4:	2102      	movs	r1, #2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f001 fd9c 	bl	8002f14 <HAL_RCC_ClockConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80013e2:	f000 f8cf 	bl	8001584 <Error_Handler>
  }
}
 80013e6:	bf00      	nop
 80013e8:	3750      	adds	r7, #80	@ 0x50
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40007000 	.word	0x40007000

080013f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <MX_I2C1_Init+0x50>)
 80013fe:	4a13      	ldr	r2, [pc, #76]	@ (800144c <MX_I2C1_Init+0x54>)
 8001400:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001402:	4b11      	ldr	r3, [pc, #68]	@ (8001448 <MX_I2C1_Init+0x50>)
 8001404:	4a12      	ldr	r2, [pc, #72]	@ (8001450 <MX_I2C1_Init+0x58>)
 8001406:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001408:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <MX_I2C1_Init+0x50>)
 800140a:	2200      	movs	r2, #0
 800140c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800140e:	4b0e      	ldr	r3, [pc, #56]	@ (8001448 <MX_I2C1_Init+0x50>)
 8001410:	2200      	movs	r2, #0
 8001412:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001414:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <MX_I2C1_Init+0x50>)
 8001416:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800141a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800141c:	4b0a      	ldr	r3, [pc, #40]	@ (8001448 <MX_I2C1_Init+0x50>)
 800141e:	2200      	movs	r2, #0
 8001420:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <MX_I2C1_Init+0x50>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001428:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <MX_I2C1_Init+0x50>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <MX_I2C1_Init+0x50>)
 8001430:	2200      	movs	r2, #0
 8001432:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001434:	4804      	ldr	r0, [pc, #16]	@ (8001448 <MX_I2C1_Init+0x50>)
 8001436:	f000 fd49 	bl	8001ecc <HAL_I2C_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001440:	f000 f8a0 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	2000007c 	.word	0x2000007c
 800144c:	40005400 	.word	0x40005400
 8001450:	000186a0 	.word	0x000186a0

08001454 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001458:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 800145a:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <MX_USART2_UART_Init+0x50>)
 800145c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800145e:	4b10      	ldr	r3, [pc, #64]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001460:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001464:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001466:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800146c:	4b0c      	ldr	r3, [pc, #48]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 800146e:	2200      	movs	r2, #0
 8001470:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001472:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001478:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 800147a:	220c      	movs	r2, #12
 800147c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001484:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001486:	2200      	movs	r2, #0
 8001488:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800148a:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 800148c:	f002 fb2a 	bl	8003ae4 <HAL_UART_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001496:	f000 f875 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200000d0 	.word	0x200000d0
 80014a4:	40004400 	.word	0x40004400

080014a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	@ 0x28
 80014ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001578 <MX_GPIO_Init+0xd0>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001578 <MX_GPIO_Init+0xd0>)
 80014c8:	f043 0304 	orr.w	r3, r3, #4
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001578 <MX_GPIO_Init+0xd0>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f003 0304 	and.w	r3, r3, #4
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	4b26      	ldr	r3, [pc, #152]	@ (8001578 <MX_GPIO_Init+0xd0>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a25      	ldr	r2, [pc, #148]	@ (8001578 <MX_GPIO_Init+0xd0>)
 80014e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <MX_GPIO_Init+0xd0>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001578 <MX_GPIO_Init+0xd0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a1e      	ldr	r2, [pc, #120]	@ (8001578 <MX_GPIO_Init+0xd0>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b1c      	ldr	r3, [pc, #112]	@ (8001578 <MX_GPIO_Init+0xd0>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	607b      	str	r3, [r7, #4]
 8001516:	4b18      	ldr	r3, [pc, #96]	@ (8001578 <MX_GPIO_Init+0xd0>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a17      	ldr	r2, [pc, #92]	@ (8001578 <MX_GPIO_Init+0xd0>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <MX_GPIO_Init+0xd0>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800152e:	2200      	movs	r2, #0
 8001530:	2120      	movs	r1, #32
 8001532:	4812      	ldr	r0, [pc, #72]	@ (800157c <MX_GPIO_Init+0xd4>)
 8001534:	f000 fc96 	bl	8001e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001538:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800153c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800153e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	480c      	ldr	r0, [pc, #48]	@ (8001580 <MX_GPIO_Init+0xd8>)
 8001550:	f000 faf4 	bl	8001b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001554:	2320      	movs	r3, #32
 8001556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001558:	2301      	movs	r3, #1
 800155a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001560:	2300      	movs	r3, #0
 8001562:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001564:	f107 0314 	add.w	r3, r7, #20
 8001568:	4619      	mov	r1, r3
 800156a:	4804      	ldr	r0, [pc, #16]	@ (800157c <MX_GPIO_Init+0xd4>)
 800156c:	f000 fae6 	bl	8001b3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001570:	bf00      	nop
 8001572:	3728      	adds	r7, #40	@ 0x28
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40023800 	.word	0x40023800
 800157c:	40020000 	.word	0x40020000
 8001580:	40020800 	.word	0x40020800

08001584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001588:	b672      	cpsid	i
}
 800158a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <Error_Handler+0x8>

08001590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4b10      	ldr	r3, [pc, #64]	@ (80015dc <HAL_MspInit+0x4c>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159e:	4a0f      	ldr	r2, [pc, #60]	@ (80015dc <HAL_MspInit+0x4c>)
 80015a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015a6:	4b0d      	ldr	r3, [pc, #52]	@ (80015dc <HAL_MspInit+0x4c>)
 80015a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	603b      	str	r3, [r7, #0]
 80015b6:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <HAL_MspInit+0x4c>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	4a08      	ldr	r2, [pc, #32]	@ (80015dc <HAL_MspInit+0x4c>)
 80015bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015c2:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <HAL_MspInit+0x4c>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015ce:	2007      	movs	r0, #7
 80015d0:	f000 fa80 	bl	8001ad4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40023800 	.word	0x40023800

080015e0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	@ 0x28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a19      	ldr	r2, [pc, #100]	@ (8001664 <HAL_I2C_MspInit+0x84>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d12c      	bne.n	800165c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	4b18      	ldr	r3, [pc, #96]	@ (8001668 <HAL_I2C_MspInit+0x88>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a17      	ldr	r2, [pc, #92]	@ (8001668 <HAL_I2C_MspInit+0x88>)
 800160c:	f043 0302 	orr.w	r3, r3, #2
 8001610:	6313      	str	r3, [r2, #48]	@ 0x30
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <HAL_I2C_MspInit+0x88>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	613b      	str	r3, [r7, #16]
 800161c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800161e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001622:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001624:	2312      	movs	r3, #18
 8001626:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001630:	2304      	movs	r3, #4
 8001632:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	4619      	mov	r1, r3
 800163a:	480c      	ldr	r0, [pc, #48]	@ (800166c <HAL_I2C_MspInit+0x8c>)
 800163c:	f000 fa7e 	bl	8001b3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001640:	2300      	movs	r3, #0
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <HAL_I2C_MspInit+0x88>)
 8001646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001648:	4a07      	ldr	r2, [pc, #28]	@ (8001668 <HAL_I2C_MspInit+0x88>)
 800164a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800164e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001650:	4b05      	ldr	r3, [pc, #20]	@ (8001668 <HAL_I2C_MspInit+0x88>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001654:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800165c:	bf00      	nop
 800165e:	3728      	adds	r7, #40	@ 0x28
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40005400 	.word	0x40005400
 8001668:	40023800 	.word	0x40023800
 800166c:	40020400 	.word	0x40020400

08001670 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	@ 0x28
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a19      	ldr	r2, [pc, #100]	@ (80016f4 <HAL_UART_MspInit+0x84>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d12b      	bne.n	80016ea <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]
 8001696:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <HAL_UART_MspInit+0x88>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169a:	4a17      	ldr	r2, [pc, #92]	@ (80016f8 <HAL_UART_MspInit+0x88>)
 800169c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016a2:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <HAL_UART_MspInit+0x88>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <HAL_UART_MspInit+0x88>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	4a10      	ldr	r2, [pc, #64]	@ (80016f8 <HAL_UART_MspInit+0x88>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016be:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <HAL_UART_MspInit+0x88>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016ca:	230c      	movs	r3, #12
 80016cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ce:	2302      	movs	r3, #2
 80016d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d6:	2303      	movs	r3, #3
 80016d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016da:	2307      	movs	r3, #7
 80016dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	4619      	mov	r1, r3
 80016e4:	4805      	ldr	r0, [pc, #20]	@ (80016fc <HAL_UART_MspInit+0x8c>)
 80016e6:	f000 fa29 	bl	8001b3c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80016ea:	bf00      	nop
 80016ec:	3728      	adds	r7, #40	@ 0x28
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40004400 	.word	0x40004400
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40020000 	.word	0x40020000

08001700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <NMI_Handler+0x4>

08001708 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <HardFault_Handler+0x4>

08001710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <MemManage_Handler+0x4>

08001718 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <BusFault_Handler+0x4>

08001720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <UsageFault_Handler+0x4>

08001728 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001756:	f000 f8c7 	bl	80018e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001768:	4a14      	ldr	r2, [pc, #80]	@ (80017bc <_sbrk+0x5c>)
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <_sbrk+0x60>)
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001774:	4b13      	ldr	r3, [pc, #76]	@ (80017c4 <_sbrk+0x64>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800177c:	4b11      	ldr	r3, [pc, #68]	@ (80017c4 <_sbrk+0x64>)
 800177e:	4a12      	ldr	r2, [pc, #72]	@ (80017c8 <_sbrk+0x68>)
 8001780:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001782:	4b10      	ldr	r3, [pc, #64]	@ (80017c4 <_sbrk+0x64>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	429a      	cmp	r2, r3
 800178e:	d207      	bcs.n	80017a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001790:	f002 fdde 	bl	8004350 <__errno>
 8001794:	4603      	mov	r3, r0
 8001796:	220c      	movs	r2, #12
 8001798:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
 800179e:	e009      	b.n	80017b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a0:	4b08      	ldr	r3, [pc, #32]	@ (80017c4 <_sbrk+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017a6:	4b07      	ldr	r3, [pc, #28]	@ (80017c4 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	4a05      	ldr	r2, [pc, #20]	@ (80017c4 <_sbrk+0x64>)
 80017b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b2:	68fb      	ldr	r3, [r7, #12]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20020000 	.word	0x20020000
 80017c0:	00000400 	.word	0x00000400
 80017c4:	20000134 	.word	0x20000134
 80017c8:	20000288 	.word	0x20000288

080017cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <SystemInit+0x20>)
 80017d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017d6:	4a05      	ldr	r2, [pc, #20]	@ (80017ec <SystemInit+0x20>)
 80017d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001828 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017f4:	f7ff ffea 	bl	80017cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017f8:	480c      	ldr	r0, [pc, #48]	@ (800182c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017fa:	490d      	ldr	r1, [pc, #52]	@ (8001830 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001834 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001800:	e002      	b.n	8001808 <LoopCopyDataInit>

08001802 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001802:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001804:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001806:	3304      	adds	r3, #4

08001808 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001808:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800180c:	d3f9      	bcc.n	8001802 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800180e:	4a0a      	ldr	r2, [pc, #40]	@ (8001838 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001810:	4c0a      	ldr	r4, [pc, #40]	@ (800183c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001812:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001814:	e001      	b.n	800181a <LoopFillZerobss>

08001816 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001816:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001818:	3204      	adds	r2, #4

0800181a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800181c:	d3fb      	bcc.n	8001816 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800181e:	f002 fd9d 	bl	800435c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001822:	f7ff fc93 	bl	800114c <main>
  bx  lr    
 8001826:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001828:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800182c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001830:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001834:	08005494 	.word	0x08005494
  ldr r2, =_sbss
 8001838:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800183c:	20000284 	.word	0x20000284

08001840 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001840:	e7fe      	b.n	8001840 <ADC_IRQHandler>
	...

08001844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001848:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <HAL_Init+0x40>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a0d      	ldr	r2, [pc, #52]	@ (8001884 <HAL_Init+0x40>)
 800184e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001852:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001854:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <HAL_Init+0x40>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a0a      	ldr	r2, [pc, #40]	@ (8001884 <HAL_Init+0x40>)
 800185a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800185e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001860:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <HAL_Init+0x40>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a07      	ldr	r2, [pc, #28]	@ (8001884 <HAL_Init+0x40>)
 8001866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800186a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800186c:	2003      	movs	r0, #3
 800186e:	f000 f931 	bl	8001ad4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001872:	2000      	movs	r0, #0
 8001874:	f000 f808 	bl	8001888 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001878:	f7ff fe8a 	bl	8001590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40023c00 	.word	0x40023c00

08001888 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001890:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <HAL_InitTick+0x54>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4b12      	ldr	r3, [pc, #72]	@ (80018e0 <HAL_InitTick+0x58>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	4619      	mov	r1, r3
 800189a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800189e:	fbb3 f3f1 	udiv	r3, r3, r1
 80018a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a6:	4618      	mov	r0, r3
 80018a8:	f000 f93b 	bl	8001b22 <HAL_SYSTICK_Config>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e00e      	b.n	80018d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b0f      	cmp	r3, #15
 80018ba:	d80a      	bhi.n	80018d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018bc:	2200      	movs	r2, #0
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	f04f 30ff 	mov.w	r0, #4294967295
 80018c4:	f000 f911 	bl	8001aea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018c8:	4a06      	ldr	r2, [pc, #24]	@ (80018e4 <HAL_InitTick+0x5c>)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e000      	b.n	80018d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20000004 	.word	0x20000004
 80018e0:	2000000c 	.word	0x2000000c
 80018e4:	20000008 	.word	0x20000008

080018e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <HAL_IncTick+0x20>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	461a      	mov	r2, r3
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <HAL_IncTick+0x24>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4413      	add	r3, r2
 80018f8:	4a04      	ldr	r2, [pc, #16]	@ (800190c <HAL_IncTick+0x24>)
 80018fa:	6013      	str	r3, [r2, #0]
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	2000000c 	.word	0x2000000c
 800190c:	20000138 	.word	0x20000138

08001910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return uwTick;
 8001914:	4b03      	ldr	r3, [pc, #12]	@ (8001924 <HAL_GetTick+0x14>)
 8001916:	681b      	ldr	r3, [r3, #0]
}
 8001918:	4618      	mov	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	20000138 	.word	0x20000138

08001928 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001930:	f7ff ffee 	bl	8001910 <HAL_GetTick>
 8001934:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001940:	d005      	beq.n	800194e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001942:	4b0a      	ldr	r3, [pc, #40]	@ (800196c <HAL_Delay+0x44>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	461a      	mov	r2, r3
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	4413      	add	r3, r2
 800194c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800194e:	bf00      	nop
 8001950:	f7ff ffde 	bl	8001910 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	68fa      	ldr	r2, [r7, #12]
 800195c:	429a      	cmp	r2, r3
 800195e:	d8f7      	bhi.n	8001950 <HAL_Delay+0x28>
  {
  }
}
 8001960:	bf00      	nop
 8001962:	bf00      	nop
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	2000000c 	.word	0x2000000c

08001970 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001980:	4b0c      	ldr	r3, [pc, #48]	@ (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800198c:	4013      	ands	r3, r2
 800198e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001998:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800199c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019a2:	4a04      	ldr	r2, [pc, #16]	@ (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	60d3      	str	r3, [r2, #12]
}
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019bc:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <__NVIC_GetPriorityGrouping+0x18>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	f003 0307 	and.w	r3, r3, #7
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	6039      	str	r1, [r7, #0]
 80019de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	db0a      	blt.n	80019fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	490c      	ldr	r1, [pc, #48]	@ (8001a20 <__NVIC_SetPriority+0x4c>)
 80019ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f2:	0112      	lsls	r2, r2, #4
 80019f4:	b2d2      	uxtb	r2, r2
 80019f6:	440b      	add	r3, r1
 80019f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019fc:	e00a      	b.n	8001a14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	4908      	ldr	r1, [pc, #32]	@ (8001a24 <__NVIC_SetPriority+0x50>)
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	f003 030f 	and.w	r3, r3, #15
 8001a0a:	3b04      	subs	r3, #4
 8001a0c:	0112      	lsls	r2, r2, #4
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	440b      	add	r3, r1
 8001a12:	761a      	strb	r2, [r3, #24]
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	e000e100 	.word	0xe000e100
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b089      	sub	sp, #36	@ 0x24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	60b9      	str	r1, [r7, #8]
 8001a32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	f1c3 0307 	rsb	r3, r3, #7
 8001a42:	2b04      	cmp	r3, #4
 8001a44:	bf28      	it	cs
 8001a46:	2304      	movcs	r3, #4
 8001a48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3304      	adds	r3, #4
 8001a4e:	2b06      	cmp	r3, #6
 8001a50:	d902      	bls.n	8001a58 <NVIC_EncodePriority+0x30>
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	3b03      	subs	r3, #3
 8001a56:	e000      	b.n	8001a5a <NVIC_EncodePriority+0x32>
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43da      	mvns	r2, r3
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	401a      	ands	r2, r3
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a70:	f04f 31ff 	mov.w	r1, #4294967295
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	fa01 f303 	lsl.w	r3, r1, r3
 8001a7a:	43d9      	mvns	r1, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a80:	4313      	orrs	r3, r2
         );
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3724      	adds	r7, #36	@ 0x24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
	...

08001a90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001aa0:	d301      	bcc.n	8001aa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e00f      	b.n	8001ac6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad0 <SysTick_Config+0x40>)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aae:	210f      	movs	r1, #15
 8001ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ab4:	f7ff ff8e 	bl	80019d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ab8:	4b05      	ldr	r3, [pc, #20]	@ (8001ad0 <SysTick_Config+0x40>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001abe:	4b04      	ldr	r3, [pc, #16]	@ (8001ad0 <SysTick_Config+0x40>)
 8001ac0:	2207      	movs	r2, #7
 8001ac2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	e000e010 	.word	0xe000e010

08001ad4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7ff ff47 	bl	8001970 <__NVIC_SetPriorityGrouping>
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b086      	sub	sp, #24
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	4603      	mov	r3, r0
 8001af2:	60b9      	str	r1, [r7, #8]
 8001af4:	607a      	str	r2, [r7, #4]
 8001af6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001afc:	f7ff ff5c 	bl	80019b8 <__NVIC_GetPriorityGrouping>
 8001b00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	68b9      	ldr	r1, [r7, #8]
 8001b06:	6978      	ldr	r0, [r7, #20]
 8001b08:	f7ff ff8e 	bl	8001a28 <NVIC_EncodePriority>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b12:	4611      	mov	r1, r2
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff ff5d 	bl	80019d4 <__NVIC_SetPriority>
}
 8001b1a:	bf00      	nop
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f7ff ffb0 	bl	8001a90 <SysTick_Config>
 8001b30:	4603      	mov	r3, r0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b089      	sub	sp, #36	@ 0x24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
 8001b56:	e165      	b.n	8001e24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b58:	2201      	movs	r2, #1
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	697a      	ldr	r2, [r7, #20]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	f040 8154 	bne.w	8001e1e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d005      	beq.n	8001b8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d130      	bne.n	8001bf0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	2203      	movs	r2, #3
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	68da      	ldr	r2, [r3, #12]
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	091b      	lsrs	r3, r3, #4
 8001bda:	f003 0201 	and.w	r2, r3, #1
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f003 0303 	and.w	r3, r3, #3
 8001bf8:	2b03      	cmp	r3, #3
 8001bfa:	d017      	beq.n	8001c2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	2203      	movs	r2, #3
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f003 0303 	and.w	r3, r3, #3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d123      	bne.n	8001c80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	08da      	lsrs	r2, r3, #3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3208      	adds	r2, #8
 8001c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	f003 0307 	and.w	r3, r3, #7
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	220f      	movs	r2, #15
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	43db      	mvns	r3, r3
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	08da      	lsrs	r2, r3, #3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3208      	adds	r2, #8
 8001c7a:	69b9      	ldr	r1, [r7, #24]
 8001c7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4013      	ands	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f003 0203 	and.w	r2, r3, #3
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f000 80ae 	beq.w	8001e1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	4b5d      	ldr	r3, [pc, #372]	@ (8001e3c <HAL_GPIO_Init+0x300>)
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cca:	4a5c      	ldr	r2, [pc, #368]	@ (8001e3c <HAL_GPIO_Init+0x300>)
 8001ccc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd2:	4b5a      	ldr	r3, [pc, #360]	@ (8001e3c <HAL_GPIO_Init+0x300>)
 8001cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cde:	4a58      	ldr	r2, [pc, #352]	@ (8001e40 <HAL_GPIO_Init+0x304>)
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	089b      	lsrs	r3, r3, #2
 8001ce4:	3302      	adds	r3, #2
 8001ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f003 0303 	and.w	r3, r3, #3
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	220f      	movs	r2, #15
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a4f      	ldr	r2, [pc, #316]	@ (8001e44 <HAL_GPIO_Init+0x308>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d025      	beq.n	8001d56 <HAL_GPIO_Init+0x21a>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a4e      	ldr	r2, [pc, #312]	@ (8001e48 <HAL_GPIO_Init+0x30c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d01f      	beq.n	8001d52 <HAL_GPIO_Init+0x216>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a4d      	ldr	r2, [pc, #308]	@ (8001e4c <HAL_GPIO_Init+0x310>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d019      	beq.n	8001d4e <HAL_GPIO_Init+0x212>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a4c      	ldr	r2, [pc, #304]	@ (8001e50 <HAL_GPIO_Init+0x314>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d013      	beq.n	8001d4a <HAL_GPIO_Init+0x20e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a4b      	ldr	r2, [pc, #300]	@ (8001e54 <HAL_GPIO_Init+0x318>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d00d      	beq.n	8001d46 <HAL_GPIO_Init+0x20a>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a4a      	ldr	r2, [pc, #296]	@ (8001e58 <HAL_GPIO_Init+0x31c>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d007      	beq.n	8001d42 <HAL_GPIO_Init+0x206>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a49      	ldr	r2, [pc, #292]	@ (8001e5c <HAL_GPIO_Init+0x320>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d101      	bne.n	8001d3e <HAL_GPIO_Init+0x202>
 8001d3a:	2306      	movs	r3, #6
 8001d3c:	e00c      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d3e:	2307      	movs	r3, #7
 8001d40:	e00a      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d42:	2305      	movs	r3, #5
 8001d44:	e008      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d46:	2304      	movs	r3, #4
 8001d48:	e006      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e004      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d4e:	2302      	movs	r3, #2
 8001d50:	e002      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d52:	2301      	movs	r3, #1
 8001d54:	e000      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d56:	2300      	movs	r3, #0
 8001d58:	69fa      	ldr	r2, [r7, #28]
 8001d5a:	f002 0203 	and.w	r2, r2, #3
 8001d5e:	0092      	lsls	r2, r2, #2
 8001d60:	4093      	lsls	r3, r2
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d68:	4935      	ldr	r1, [pc, #212]	@ (8001e40 <HAL_GPIO_Init+0x304>)
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	089b      	lsrs	r3, r3, #2
 8001d6e:	3302      	adds	r3, #2
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d76:	4b3a      	ldr	r3, [pc, #232]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4013      	ands	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d003      	beq.n	8001d9a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d9a:	4a31      	ldr	r2, [pc, #196]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001da0:	4b2f      	ldr	r3, [pc, #188]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	43db      	mvns	r3, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4013      	ands	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d003      	beq.n	8001dc4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dc4:	4a26      	ldr	r2, [pc, #152]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dca:	4b25      	ldr	r3, [pc, #148]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dee:	4a1c      	ldr	r2, [pc, #112]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001df4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e18:	4a11      	ldr	r2, [pc, #68]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3301      	adds	r3, #1
 8001e22:	61fb      	str	r3, [r7, #28]
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	2b0f      	cmp	r3, #15
 8001e28:	f67f ae96 	bls.w	8001b58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	bf00      	nop
 8001e30:	3724      	adds	r7, #36	@ 0x24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40013800 	.word	0x40013800
 8001e44:	40020000 	.word	0x40020000
 8001e48:	40020400 	.word	0x40020400
 8001e4c:	40020800 	.word	0x40020800
 8001e50:	40020c00 	.word	0x40020c00
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40021400 	.word	0x40021400
 8001e5c:	40021800 	.word	0x40021800
 8001e60:	40013c00 	.word	0x40013c00

08001e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	807b      	strh	r3, [r7, #2]
 8001e70:	4613      	mov	r3, r2
 8001e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e74:	787b      	ldrb	r3, [r7, #1]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e7a:	887a      	ldrh	r2, [r7, #2]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e80:	e003      	b.n	8001e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e82:	887b      	ldrh	r3, [r7, #2]
 8001e84:	041a      	lsls	r2, r3, #16
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	619a      	str	r2, [r3, #24]
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b085      	sub	sp, #20
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ea8:	887a      	ldrh	r2, [r7, #2]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	4013      	ands	r3, r2
 8001eae:	041a      	lsls	r2, r3, #16
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	43d9      	mvns	r1, r3
 8001eb4:	887b      	ldrh	r3, [r7, #2]
 8001eb6:	400b      	ands	r3, r1
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	619a      	str	r2, [r3, #24]
}
 8001ebe:	bf00      	nop
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
	...

08001ecc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e12b      	b.n	8002136 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff fb74 	bl	80015e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2224      	movs	r2, #36	@ 0x24
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0201 	bic.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f30:	f001 f8e2 	bl	80030f8 <HAL_RCC_GetPCLK1Freq>
 8001f34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	4a81      	ldr	r2, [pc, #516]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d807      	bhi.n	8001f50 <HAL_I2C_Init+0x84>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4a80      	ldr	r2, [pc, #512]	@ (8002144 <HAL_I2C_Init+0x278>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	bf94      	ite	ls
 8001f48:	2301      	movls	r3, #1
 8001f4a:	2300      	movhi	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	e006      	b.n	8001f5e <HAL_I2C_Init+0x92>
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4a7d      	ldr	r2, [pc, #500]	@ (8002148 <HAL_I2C_Init+0x27c>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	bf94      	ite	ls
 8001f58:	2301      	movls	r3, #1
 8001f5a:	2300      	movhi	r3, #0
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0e7      	b.n	8002136 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	4a78      	ldr	r2, [pc, #480]	@ (800214c <HAL_I2C_Init+0x280>)
 8001f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6e:	0c9b      	lsrs	r3, r3, #18
 8001f70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6a1b      	ldr	r3, [r3, #32]
 8001f8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	4a6a      	ldr	r2, [pc, #424]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d802      	bhi.n	8001fa0 <HAL_I2C_Init+0xd4>
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	e009      	b.n	8001fb4 <HAL_I2C_Init+0xe8>
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001fa6:	fb02 f303 	mul.w	r3, r2, r3
 8001faa:	4a69      	ldr	r2, [pc, #420]	@ (8002150 <HAL_I2C_Init+0x284>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	099b      	lsrs	r3, r3, #6
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	430b      	orrs	r3, r1
 8001fba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001fc6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	495c      	ldr	r1, [pc, #368]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001fd0:	428b      	cmp	r3, r1
 8001fd2:	d819      	bhi.n	8002008 <HAL_I2C_Init+0x13c>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	1e59      	subs	r1, r3, #1
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fe2:	1c59      	adds	r1, r3, #1
 8001fe4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001fe8:	400b      	ands	r3, r1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00a      	beq.n	8002004 <HAL_I2C_Init+0x138>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1e59      	subs	r1, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002002:	e051      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002004:	2304      	movs	r3, #4
 8002006:	e04f      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d111      	bne.n	8002034 <HAL_I2C_Init+0x168>
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1e58      	subs	r0, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6859      	ldr	r1, [r3, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	440b      	add	r3, r1
 800201e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002022:	3301      	adds	r3, #1
 8002024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002028:	2b00      	cmp	r3, #0
 800202a:	bf0c      	ite	eq
 800202c:	2301      	moveq	r3, #1
 800202e:	2300      	movne	r3, #0
 8002030:	b2db      	uxtb	r3, r3
 8002032:	e012      	b.n	800205a <HAL_I2C_Init+0x18e>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	1e58      	subs	r0, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6859      	ldr	r1, [r3, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	0099      	lsls	r1, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	fbb0 f3f3 	udiv	r3, r0, r3
 800204a:	3301      	adds	r3, #1
 800204c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002050:	2b00      	cmp	r3, #0
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <HAL_I2C_Init+0x196>
 800205e:	2301      	movs	r3, #1
 8002060:	e022      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10e      	bne.n	8002088 <HAL_I2C_Init+0x1bc>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1e58      	subs	r0, r3, #1
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6859      	ldr	r1, [r3, #4]
 8002072:	460b      	mov	r3, r1
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	440b      	add	r3, r1
 8002078:	fbb0 f3f3 	udiv	r3, r0, r3
 800207c:	3301      	adds	r3, #1
 800207e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002082:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002086:	e00f      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	1e58      	subs	r0, r3, #1
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6859      	ldr	r1, [r3, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	440b      	add	r3, r1
 8002096:	0099      	lsls	r1, r3, #2
 8002098:	440b      	add	r3, r1
 800209a:	fbb0 f3f3 	udiv	r3, r0, r3
 800209e:	3301      	adds	r3, #1
 80020a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	6809      	ldr	r1, [r1, #0]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69da      	ldr	r2, [r3, #28]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a1b      	ldr	r3, [r3, #32]
 80020c2:	431a      	orrs	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80020d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6911      	ldr	r1, [r2, #16]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	68d2      	ldr	r2, [r2, #12]
 80020e2:	4311      	orrs	r1, r2
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f042 0201 	orr.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2220      	movs	r2, #32
 8002122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	000186a0 	.word	0x000186a0
 8002144:	001e847f 	.word	0x001e847f
 8002148:	003d08ff 	.word	0x003d08ff
 800214c:	431bde83 	.word	0x431bde83
 8002150:	10624dd3 	.word	0x10624dd3

08002154 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af02      	add	r7, sp, #8
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	4608      	mov	r0, r1
 800215e:	4611      	mov	r1, r2
 8002160:	461a      	mov	r2, r3
 8002162:	4603      	mov	r3, r0
 8002164:	817b      	strh	r3, [r7, #10]
 8002166:	460b      	mov	r3, r1
 8002168:	813b      	strh	r3, [r7, #8]
 800216a:	4613      	mov	r3, r2
 800216c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800216e:	f7ff fbcf 	bl	8001910 <HAL_GetTick>
 8002172:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b20      	cmp	r3, #32
 800217e:	f040 80d9 	bne.w	8002334 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	2319      	movs	r3, #25
 8002188:	2201      	movs	r2, #1
 800218a:	496d      	ldr	r1, [pc, #436]	@ (8002340 <HAL_I2C_Mem_Write+0x1ec>)
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f000 fc8b 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002198:	2302      	movs	r3, #2
 800219a:	e0cc      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_I2C_Mem_Write+0x56>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e0c5      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d007      	beq.n	80021d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f042 0201 	orr.w	r2, r2, #1
 80021ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2221      	movs	r2, #33	@ 0x21
 80021e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2240      	movs	r2, #64	@ 0x40
 80021ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6a3a      	ldr	r2, [r7, #32]
 80021fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002200:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002206:	b29a      	uxth	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4a4d      	ldr	r2, [pc, #308]	@ (8002344 <HAL_I2C_Mem_Write+0x1f0>)
 8002210:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002212:	88f8      	ldrh	r0, [r7, #6]
 8002214:	893a      	ldrh	r2, [r7, #8]
 8002216:	8979      	ldrh	r1, [r7, #10]
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	9301      	str	r3, [sp, #4]
 800221c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	4603      	mov	r3, r0
 8002222:	68f8      	ldr	r0, [r7, #12]
 8002224:	f000 fac2 	bl	80027ac <I2C_RequestMemoryWrite>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d052      	beq.n	80022d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e081      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002236:	68f8      	ldr	r0, [r7, #12]
 8002238:	f000 fd50 	bl	8002cdc <I2C_WaitOnTXEFlagUntilTimeout>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00d      	beq.n	800225e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	2b04      	cmp	r3, #4
 8002248:	d107      	bne.n	800225a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002258:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e06b      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002262:	781a      	ldrb	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002278:	3b01      	subs	r3, #1
 800227a:	b29a      	uxth	r2, r3
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002284:	b29b      	uxth	r3, r3
 8002286:	3b01      	subs	r3, #1
 8002288:	b29a      	uxth	r2, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b04      	cmp	r3, #4
 800229a:	d11b      	bne.n	80022d4 <HAL_I2C_Mem_Write+0x180>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d017      	beq.n	80022d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	781a      	ldrb	r2, [r3, #0]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	3b01      	subs	r3, #1
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1aa      	bne.n	8002232 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 fd43 	bl	8002d6c <I2C_WaitOnBTFFlagUntilTimeout>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00d      	beq.n	8002308 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	2b04      	cmp	r3, #4
 80022f2:	d107      	bne.n	8002304 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002302:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e016      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002316:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2220      	movs	r2, #32
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	e000      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002334:	2302      	movs	r3, #2
  }
}
 8002336:	4618      	mov	r0, r3
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	00100002 	.word	0x00100002
 8002344:	ffff0000 	.word	0xffff0000

08002348 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08c      	sub	sp, #48	@ 0x30
 800234c:	af02      	add	r7, sp, #8
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	4608      	mov	r0, r1
 8002352:	4611      	mov	r1, r2
 8002354:	461a      	mov	r2, r3
 8002356:	4603      	mov	r3, r0
 8002358:	817b      	strh	r3, [r7, #10]
 800235a:	460b      	mov	r3, r1
 800235c:	813b      	strh	r3, [r7, #8]
 800235e:	4613      	mov	r3, r2
 8002360:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002362:	f7ff fad5 	bl	8001910 <HAL_GetTick>
 8002366:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b20      	cmp	r3, #32
 8002372:	f040 8214 	bne.w	800279e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2319      	movs	r3, #25
 800237c:	2201      	movs	r2, #1
 800237e:	497b      	ldr	r1, [pc, #492]	@ (800256c <HAL_I2C_Mem_Read+0x224>)
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 fb91 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800238c:	2302      	movs	r3, #2
 800238e:	e207      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002396:	2b01      	cmp	r3, #1
 8002398:	d101      	bne.n	800239e <HAL_I2C_Mem_Read+0x56>
 800239a:	2302      	movs	r3, #2
 800239c:	e200      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d007      	beq.n	80023c4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2222      	movs	r2, #34	@ 0x22
 80023d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2240      	movs	r2, #64	@ 0x40
 80023e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80023f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	4a5b      	ldr	r2, [pc, #364]	@ (8002570 <HAL_I2C_Mem_Read+0x228>)
 8002404:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002406:	88f8      	ldrh	r0, [r7, #6]
 8002408:	893a      	ldrh	r2, [r7, #8]
 800240a:	8979      	ldrh	r1, [r7, #10]
 800240c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	4603      	mov	r3, r0
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f000 fa5e 	bl	80028d8 <I2C_RequestMemoryRead>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e1bc      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800242a:	2b00      	cmp	r3, #0
 800242c:	d113      	bne.n	8002456 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	695b      	ldr	r3, [r3, #20]
 8002438:	623b      	str	r3, [r7, #32]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	623b      	str	r3, [r7, #32]
 8002442:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	e190      	b.n	8002778 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245a:	2b01      	cmp	r3, #1
 800245c:	d11b      	bne.n	8002496 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800246c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800246e:	2300      	movs	r3, #0
 8002470:	61fb      	str	r3, [r7, #28]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	61fb      	str	r3, [r7, #28]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	61fb      	str	r3, [r7, #28]
 8002482:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	e170      	b.n	8002778 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800249a:	2b02      	cmp	r3, #2
 800249c:	d11b      	bne.n	80024d6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024be:	2300      	movs	r3, #0
 80024c0:	61bb      	str	r3, [r7, #24]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	695b      	ldr	r3, [r3, #20]
 80024c8:	61bb      	str	r3, [r7, #24]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	61bb      	str	r3, [r7, #24]
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	e150      	b.n	8002778 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80024ec:	e144      	b.n	8002778 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f2:	2b03      	cmp	r3, #3
 80024f4:	f200 80f1 	bhi.w	80026da <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d123      	bne.n	8002548 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002500:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002502:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002504:	68f8      	ldr	r0, [r7, #12]
 8002506:	f000 fc79 	bl	8002dfc <I2C_WaitOnRXNEFlagUntilTimeout>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e145      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	691a      	ldr	r2, [r3, #16]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251e:	b2d2      	uxtb	r2, r2
 8002520:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002526:	1c5a      	adds	r2, r3, #1
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002530:	3b01      	subs	r3, #1
 8002532:	b29a      	uxth	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800253c:	b29b      	uxth	r3, r3
 800253e:	3b01      	subs	r3, #1
 8002540:	b29a      	uxth	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002546:	e117      	b.n	8002778 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800254c:	2b02      	cmp	r3, #2
 800254e:	d14e      	bne.n	80025ee <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002556:	2200      	movs	r2, #0
 8002558:	4906      	ldr	r1, [pc, #24]	@ (8002574 <HAL_I2C_Mem_Read+0x22c>)
 800255a:	68f8      	ldr	r0, [r7, #12]
 800255c:	f000 faa4 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d008      	beq.n	8002578 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e11a      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
 800256a:	bf00      	nop
 800256c:	00100002 	.word	0x00100002
 8002570:	ffff0000 	.word	0xffff0000
 8002574:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002586:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	691a      	ldr	r2, [r3, #16]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259a:	1c5a      	adds	r2, r3, #1
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a4:	3b01      	subs	r3, #1
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	3b01      	subs	r3, #1
 80025b4:	b29a      	uxth	r2, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	691a      	ldr	r2, [r3, #16]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c4:	b2d2      	uxtb	r2, r2
 80025c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025cc:	1c5a      	adds	r2, r3, #1
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025d6:	3b01      	subs	r3, #1
 80025d8:	b29a      	uxth	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80025ec:	e0c4      	b.n	8002778 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025f4:	2200      	movs	r2, #0
 80025f6:	496c      	ldr	r1, [pc, #432]	@ (80027a8 <HAL_I2C_Mem_Read+0x460>)
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f000 fa55 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e0cb      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002616:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	691a      	ldr	r2, [r3, #16]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002622:	b2d2      	uxtb	r2, r2
 8002624:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262a:	1c5a      	adds	r2, r3, #1
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002634:	3b01      	subs	r3, #1
 8002636:	b29a      	uxth	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002640:	b29b      	uxth	r3, r3
 8002642:	3b01      	subs	r3, #1
 8002644:	b29a      	uxth	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800264a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002650:	2200      	movs	r2, #0
 8002652:	4955      	ldr	r1, [pc, #340]	@ (80027a8 <HAL_I2C_Mem_Read+0x460>)
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f000 fa27 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e09d      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002672:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	691a      	ldr	r2, [r3, #16]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002686:	1c5a      	adds	r2, r3, #1
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002690:	3b01      	subs	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800269c:	b29b      	uxth	r3, r3
 800269e:	3b01      	subs	r3, #1
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b8:	1c5a      	adds	r2, r3, #1
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c2:	3b01      	subs	r3, #1
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	3b01      	subs	r3, #1
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80026d8:	e04e      	b.n	8002778 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026dc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 fb8c 	bl	8002dfc <I2C_WaitOnRXNEFlagUntilTimeout>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e058      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	691a      	ldr	r2, [r3, #16]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f8:	b2d2      	uxtb	r2, r2
 80026fa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002700:	1c5a      	adds	r2, r3, #1
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800270a:	3b01      	subs	r3, #1
 800270c:	b29a      	uxth	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002716:	b29b      	uxth	r3, r3
 8002718:	3b01      	subs	r3, #1
 800271a:	b29a      	uxth	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	f003 0304 	and.w	r3, r3, #4
 800272a:	2b04      	cmp	r3, #4
 800272c:	d124      	bne.n	8002778 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002732:	2b03      	cmp	r3, #3
 8002734:	d107      	bne.n	8002746 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002744:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002750:	b2d2      	uxtb	r2, r2
 8002752:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002762:	3b01      	subs	r3, #1
 8002764:	b29a      	uxth	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800276e:	b29b      	uxth	r3, r3
 8002770:	3b01      	subs	r3, #1
 8002772:	b29a      	uxth	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800277c:	2b00      	cmp	r3, #0
 800277e:	f47f aeb6 	bne.w	80024ee <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800279a:	2300      	movs	r3, #0
 800279c:	e000      	b.n	80027a0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800279e:	2302      	movs	r3, #2
  }
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3728      	adds	r7, #40	@ 0x28
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	00010004 	.word	0x00010004

080027ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b088      	sub	sp, #32
 80027b0:	af02      	add	r7, sp, #8
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	4608      	mov	r0, r1
 80027b6:	4611      	mov	r1, r2
 80027b8:	461a      	mov	r2, r3
 80027ba:	4603      	mov	r3, r0
 80027bc:	817b      	strh	r3, [r7, #10]
 80027be:	460b      	mov	r3, r1
 80027c0:	813b      	strh	r3, [r7, #8]
 80027c2:	4613      	mov	r3, r2
 80027c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	6a3b      	ldr	r3, [r7, #32]
 80027dc:	2200      	movs	r2, #0
 80027de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f000 f960 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d00d      	beq.n	800280a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027fc:	d103      	bne.n	8002806 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002804:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e05f      	b.n	80028ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800280a:	897b      	ldrh	r3, [r7, #10]
 800280c:	b2db      	uxtb	r3, r3
 800280e:	461a      	mov	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002818:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800281a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281c:	6a3a      	ldr	r2, [r7, #32]
 800281e:	492d      	ldr	r1, [pc, #180]	@ (80028d4 <I2C_RequestMemoryWrite+0x128>)
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f000 f9bb 	bl	8002b9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e04c      	b.n	80028ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	617b      	str	r3, [r7, #20]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002848:	6a39      	ldr	r1, [r7, #32]
 800284a:	68f8      	ldr	r0, [r7, #12]
 800284c:	f000 fa46 	bl	8002cdc <I2C_WaitOnTXEFlagUntilTimeout>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00d      	beq.n	8002872 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	2b04      	cmp	r3, #4
 800285c:	d107      	bne.n	800286e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800286c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e02b      	b.n	80028ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002872:	88fb      	ldrh	r3, [r7, #6]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d105      	bne.n	8002884 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002878:	893b      	ldrh	r3, [r7, #8]
 800287a:	b2da      	uxtb	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	611a      	str	r2, [r3, #16]
 8002882:	e021      	b.n	80028c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002884:	893b      	ldrh	r3, [r7, #8]
 8002886:	0a1b      	lsrs	r3, r3, #8
 8002888:	b29b      	uxth	r3, r3
 800288a:	b2da      	uxtb	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002894:	6a39      	ldr	r1, [r7, #32]
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	f000 fa20 	bl	8002cdc <I2C_WaitOnTXEFlagUntilTimeout>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00d      	beq.n	80028be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d107      	bne.n	80028ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e005      	b.n	80028ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80028be:	893b      	ldrh	r3, [r7, #8]
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	00010002 	.word	0x00010002

080028d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b088      	sub	sp, #32
 80028dc:	af02      	add	r7, sp, #8
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	4608      	mov	r0, r1
 80028e2:	4611      	mov	r1, r2
 80028e4:	461a      	mov	r2, r3
 80028e6:	4603      	mov	r3, r0
 80028e8:	817b      	strh	r3, [r7, #10]
 80028ea:	460b      	mov	r3, r1
 80028ec:	813b      	strh	r3, [r7, #8]
 80028ee:	4613      	mov	r3, r2
 80028f0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002900:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002910:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	6a3b      	ldr	r3, [r7, #32]
 8002918:	2200      	movs	r2, #0
 800291a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 f8c2 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00d      	beq.n	8002946 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002934:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002938:	d103      	bne.n	8002942 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002940:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e0aa      	b.n	8002a9c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002946:	897b      	ldrh	r3, [r7, #10]
 8002948:	b2db      	uxtb	r3, r3
 800294a:	461a      	mov	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002954:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	6a3a      	ldr	r2, [r7, #32]
 800295a:	4952      	ldr	r1, [pc, #328]	@ (8002aa4 <I2C_RequestMemoryRead+0x1cc>)
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f000 f91d 	bl	8002b9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e097      	b.n	8002a9c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	617b      	str	r3, [r7, #20]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	617b      	str	r3, [r7, #20]
 8002980:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002982:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002984:	6a39      	ldr	r1, [r7, #32]
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 f9a8 	bl	8002cdc <I2C_WaitOnTXEFlagUntilTimeout>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00d      	beq.n	80029ae <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002996:	2b04      	cmp	r3, #4
 8002998:	d107      	bne.n	80029aa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e076      	b.n	8002a9c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029ae:	88fb      	ldrh	r3, [r7, #6]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d105      	bne.n	80029c0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80029b4:	893b      	ldrh	r3, [r7, #8]
 80029b6:	b2da      	uxtb	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	611a      	str	r2, [r3, #16]
 80029be:	e021      	b.n	8002a04 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80029c0:	893b      	ldrh	r3, [r7, #8]
 80029c2:	0a1b      	lsrs	r3, r3, #8
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029d0:	6a39      	ldr	r1, [r7, #32]
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 f982 	bl	8002cdc <I2C_WaitOnTXEFlagUntilTimeout>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00d      	beq.n	80029fa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d107      	bne.n	80029f6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e050      	b.n	8002a9c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80029fa:	893b      	ldrh	r3, [r7, #8]
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a06:	6a39      	ldr	r1, [r7, #32]
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f000 f967 	bl	8002cdc <I2C_WaitOnTXEFlagUntilTimeout>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00d      	beq.n	8002a30 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	d107      	bne.n	8002a2c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a2a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e035      	b.n	8002a9c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a3e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 f82b 	bl	8002aa8 <I2C_WaitOnFlagUntilTimeout>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00d      	beq.n	8002a74 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a66:	d103      	bne.n	8002a70 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e013      	b.n	8002a9c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002a74:	897b      	ldrh	r3, [r7, #10]
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	f043 0301 	orr.w	r3, r3, #1
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a86:	6a3a      	ldr	r2, [r7, #32]
 8002a88:	4906      	ldr	r1, [pc, #24]	@ (8002aa4 <I2C_RequestMemoryRead+0x1cc>)
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 f886 	bl	8002b9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e000      	b.n	8002a9c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3718      	adds	r7, #24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	00010002 	.word	0x00010002

08002aa8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	603b      	str	r3, [r7, #0]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ab8:	e048      	b.n	8002b4c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac0:	d044      	beq.n	8002b4c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ac2:	f7fe ff25 	bl	8001910 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d302      	bcc.n	8002ad8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d139      	bne.n	8002b4c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	0c1b      	lsrs	r3, r3, #16
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d10d      	bne.n	8002afe <I2C_WaitOnFlagUntilTimeout+0x56>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	695b      	ldr	r3, [r3, #20]
 8002ae8:	43da      	mvns	r2, r3
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	4013      	ands	r3, r2
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	bf0c      	ite	eq
 8002af4:	2301      	moveq	r3, #1
 8002af6:	2300      	movne	r3, #0
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	461a      	mov	r2, r3
 8002afc:	e00c      	b.n	8002b18 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	43da      	mvns	r2, r3
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	bf0c      	ite	eq
 8002b10:	2301      	moveq	r3, #1
 8002b12:	2300      	movne	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	461a      	mov	r2, r3
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d116      	bne.n	8002b4c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	f043 0220 	orr.w	r2, r3, #32
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e023      	b.n	8002b94 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	0c1b      	lsrs	r3, r3, #16
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d10d      	bne.n	8002b72 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	43da      	mvns	r2, r3
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	4013      	ands	r3, r2
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	bf0c      	ite	eq
 8002b68:	2301      	moveq	r3, #1
 8002b6a:	2300      	movne	r3, #0
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	461a      	mov	r2, r3
 8002b70:	e00c      	b.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	43da      	mvns	r2, r3
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	bf0c      	ite	eq
 8002b84:	2301      	moveq	r3, #1
 8002b86:	2300      	movne	r3, #0
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d093      	beq.n	8002aba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002baa:	e071      	b.n	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bba:	d123      	bne.n	8002c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002bd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2220      	movs	r2, #32
 8002be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf0:	f043 0204 	orr.w	r2, r3, #4
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e067      	b.n	8002cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c0a:	d041      	beq.n	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c0c:	f7fe fe80 	bl	8001910 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d302      	bcc.n	8002c22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d136      	bne.n	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	0c1b      	lsrs	r3, r3, #16
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d10c      	bne.n	8002c46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	43da      	mvns	r2, r3
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	4013      	ands	r3, r2
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	bf14      	ite	ne
 8002c3e:	2301      	movne	r3, #1
 8002c40:	2300      	moveq	r3, #0
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	e00b      	b.n	8002c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	43da      	mvns	r2, r3
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	4013      	ands	r3, r2
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	bf14      	ite	ne
 8002c58:	2301      	movne	r3, #1
 8002c5a:	2300      	moveq	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d016      	beq.n	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7c:	f043 0220 	orr.w	r2, r3, #32
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e021      	b.n	8002cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	0c1b      	lsrs	r3, r3, #16
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d10c      	bne.n	8002cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	695b      	ldr	r3, [r3, #20]
 8002ca0:	43da      	mvns	r2, r3
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	bf14      	ite	ne
 8002cac:	2301      	movne	r3, #1
 8002cae:	2300      	moveq	r3, #0
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	e00b      	b.n	8002ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	43da      	mvns	r2, r3
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	bf14      	ite	ne
 8002cc6:	2301      	movne	r3, #1
 8002cc8:	2300      	moveq	r3, #0
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f47f af6d 	bne.w	8002bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ce8:	e034      	b.n	8002d54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 f8e3 	bl	8002eb6 <I2C_IsAcknowledgeFailed>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e034      	b.n	8002d64 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d00:	d028      	beq.n	8002d54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d02:	f7fe fe05 	bl	8001910 <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d302      	bcc.n	8002d18 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d11d      	bne.n	8002d54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d22:	2b80      	cmp	r3, #128	@ 0x80
 8002d24:	d016      	beq.n	8002d54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2220      	movs	r2, #32
 8002d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d40:	f043 0220 	orr.w	r2, r3, #32
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e007      	b.n	8002d64 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	695b      	ldr	r3, [r3, #20]
 8002d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d5e:	2b80      	cmp	r3, #128	@ 0x80
 8002d60:	d1c3      	bne.n	8002cea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d78:	e034      	b.n	8002de4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f000 f89b 	bl	8002eb6 <I2C_IsAcknowledgeFailed>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e034      	b.n	8002df4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d90:	d028      	beq.n	8002de4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d92:	f7fe fdbd 	bl	8001910 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	68ba      	ldr	r2, [r7, #8]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d302      	bcc.n	8002da8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d11d      	bne.n	8002de4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	f003 0304 	and.w	r3, r3, #4
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	d016      	beq.n	8002de4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd0:	f043 0220 	orr.w	r2, r3, #32
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e007      	b.n	8002df4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	f003 0304 	and.w	r3, r3, #4
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d1c3      	bne.n	8002d7a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e08:	e049      	b.n	8002e9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	f003 0310 	and.w	r3, r3, #16
 8002e14:	2b10      	cmp	r3, #16
 8002e16:	d119      	bne.n	8002e4c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f06f 0210 	mvn.w	r2, #16
 8002e20:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e030      	b.n	8002eae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e4c:	f7fe fd60 	bl	8001910 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d302      	bcc.n	8002e62 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d11d      	bne.n	8002e9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e6c:	2b40      	cmp	r3, #64	@ 0x40
 8002e6e:	d016      	beq.n	8002e9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2220      	movs	r2, #32
 8002e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8a:	f043 0220 	orr.w	r2, r3, #32
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e007      	b.n	8002eae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	695b      	ldr	r3, [r3, #20]
 8002ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ea8:	2b40      	cmp	r3, #64	@ 0x40
 8002eaa:	d1ae      	bne.n	8002e0a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3710      	adds	r7, #16
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ecc:	d11b      	bne.n	8002f06 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ed6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	f043 0204 	orr.w	r2, r3, #4
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e000      	b.n	8002f08 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e0cc      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f28:	4b68      	ldr	r3, [pc, #416]	@ (80030cc <HAL_RCC_ClockConfig+0x1b8>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 030f 	and.w	r3, r3, #15
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d90c      	bls.n	8002f50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f36:	4b65      	ldr	r3, [pc, #404]	@ (80030cc <HAL_RCC_ClockConfig+0x1b8>)
 8002f38:	683a      	ldr	r2, [r7, #0]
 8002f3a:	b2d2      	uxtb	r2, r2
 8002f3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3e:	4b63      	ldr	r3, [pc, #396]	@ (80030cc <HAL_RCC_ClockConfig+0x1b8>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d001      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0b8      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d020      	beq.n	8002f9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f68:	4b59      	ldr	r3, [pc, #356]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	4a58      	ldr	r2, [pc, #352]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f72:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0308 	and.w	r3, r3, #8
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f80:	4b53      	ldr	r3, [pc, #332]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	4a52      	ldr	r2, [pc, #328]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f8c:	4b50      	ldr	r3, [pc, #320]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	494d      	ldr	r1, [pc, #308]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d044      	beq.n	8003034 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d107      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb2:	4b47      	ldr	r3, [pc, #284]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d119      	bne.n	8002ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e07f      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d003      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	d107      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fd2:	4b3f      	ldr	r3, [pc, #252]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d109      	bne.n	8002ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e06f      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fe2:	4b3b      	ldr	r3, [pc, #236]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e067      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ff2:	4b37      	ldr	r3, [pc, #220]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f023 0203 	bic.w	r2, r3, #3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	4934      	ldr	r1, [pc, #208]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003000:	4313      	orrs	r3, r2
 8003002:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003004:	f7fe fc84 	bl	8001910 <HAL_GetTick>
 8003008:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800300a:	e00a      	b.n	8003022 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800300c:	f7fe fc80 	bl	8001910 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800301a:	4293      	cmp	r3, r2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e04f      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003022:	4b2b      	ldr	r3, [pc, #172]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 020c 	and.w	r2, r3, #12
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	429a      	cmp	r2, r3
 8003032:	d1eb      	bne.n	800300c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003034:	4b25      	ldr	r3, [pc, #148]	@ (80030cc <HAL_RCC_ClockConfig+0x1b8>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 030f 	and.w	r3, r3, #15
 800303c:	683a      	ldr	r2, [r7, #0]
 800303e:	429a      	cmp	r2, r3
 8003040:	d20c      	bcs.n	800305c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003042:	4b22      	ldr	r3, [pc, #136]	@ (80030cc <HAL_RCC_ClockConfig+0x1b8>)
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800304a:	4b20      	ldr	r3, [pc, #128]	@ (80030cc <HAL_RCC_ClockConfig+0x1b8>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	429a      	cmp	r2, r3
 8003056:	d001      	beq.n	800305c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e032      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	2b00      	cmp	r3, #0
 8003066:	d008      	beq.n	800307a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003068:	4b19      	ldr	r3, [pc, #100]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	4916      	ldr	r1, [pc, #88]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003076:	4313      	orrs	r3, r2
 8003078:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d009      	beq.n	800309a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003086:	4b12      	ldr	r3, [pc, #72]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	490e      	ldr	r1, [pc, #56]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003096:	4313      	orrs	r3, r2
 8003098:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800309a:	f000 f855 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 800309e:	4602      	mov	r2, r0
 80030a0:	4b0b      	ldr	r3, [pc, #44]	@ (80030d0 <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	091b      	lsrs	r3, r3, #4
 80030a6:	f003 030f 	and.w	r3, r3, #15
 80030aa:	490a      	ldr	r1, [pc, #40]	@ (80030d4 <HAL_RCC_ClockConfig+0x1c0>)
 80030ac:	5ccb      	ldrb	r3, [r1, r3]
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	4a09      	ldr	r2, [pc, #36]	@ (80030d8 <HAL_RCC_ClockConfig+0x1c4>)
 80030b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80030b6:	4b09      	ldr	r3, [pc, #36]	@ (80030dc <HAL_RCC_ClockConfig+0x1c8>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fe fbe4 	bl	8001888 <HAL_InitTick>

  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	40023c00 	.word	0x40023c00
 80030d0:	40023800 	.word	0x40023800
 80030d4:	08005420 	.word	0x08005420
 80030d8:	20000004 	.word	0x20000004
 80030dc:	20000008 	.word	0x20000008

080030e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e4:	4b03      	ldr	r3, [pc, #12]	@ (80030f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030e6:	681b      	ldr	r3, [r3, #0]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	20000004 	.word	0x20000004

080030f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030fc:	f7ff fff0 	bl	80030e0 <HAL_RCC_GetHCLKFreq>
 8003100:	4602      	mov	r2, r0
 8003102:	4b05      	ldr	r3, [pc, #20]	@ (8003118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	0a9b      	lsrs	r3, r3, #10
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	4903      	ldr	r1, [pc, #12]	@ (800311c <HAL_RCC_GetPCLK1Freq+0x24>)
 800310e:	5ccb      	ldrb	r3, [r1, r3]
 8003110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003114:	4618      	mov	r0, r3
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40023800 	.word	0x40023800
 800311c:	08005430 	.word	0x08005430

08003120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003124:	f7ff ffdc 	bl	80030e0 <HAL_RCC_GetHCLKFreq>
 8003128:	4602      	mov	r2, r0
 800312a:	4b05      	ldr	r3, [pc, #20]	@ (8003140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	0b5b      	lsrs	r3, r3, #13
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	4903      	ldr	r1, [pc, #12]	@ (8003144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003136:	5ccb      	ldrb	r3, [r1, r3]
 8003138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800313c:	4618      	mov	r0, r3
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40023800 	.word	0x40023800
 8003144:	08005430 	.word	0x08005430

08003148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800314c:	b0ae      	sub	sp, #184	@ 0xb8
 800314e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003150:	2300      	movs	r3, #0
 8003152:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003156:	2300      	movs	r3, #0
 8003158:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800316e:	4bcb      	ldr	r3, [pc, #812]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 030c 	and.w	r3, r3, #12
 8003176:	2b0c      	cmp	r3, #12
 8003178:	f200 8206 	bhi.w	8003588 <HAL_RCC_GetSysClockFreq+0x440>
 800317c:	a201      	add	r2, pc, #4	@ (adr r2, 8003184 <HAL_RCC_GetSysClockFreq+0x3c>)
 800317e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003182:	bf00      	nop
 8003184:	080031b9 	.word	0x080031b9
 8003188:	08003589 	.word	0x08003589
 800318c:	08003589 	.word	0x08003589
 8003190:	08003589 	.word	0x08003589
 8003194:	080031c1 	.word	0x080031c1
 8003198:	08003589 	.word	0x08003589
 800319c:	08003589 	.word	0x08003589
 80031a0:	08003589 	.word	0x08003589
 80031a4:	080031c9 	.word	0x080031c9
 80031a8:	08003589 	.word	0x08003589
 80031ac:	08003589 	.word	0x08003589
 80031b0:	08003589 	.word	0x08003589
 80031b4:	080033b9 	.word	0x080033b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031b8:	4bb9      	ldr	r3, [pc, #740]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x358>)
 80031ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80031be:	e1e7      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031c0:	4bb8      	ldr	r3, [pc, #736]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80031c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80031c6:	e1e3      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031c8:	4bb4      	ldr	r3, [pc, #720]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031d4:	4bb1      	ldr	r3, [pc, #708]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d071      	beq.n	80032c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031e0:	4bae      	ldr	r3, [pc, #696]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	099b      	lsrs	r3, r3, #6
 80031e6:	2200      	movs	r2, #0
 80031e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031ec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80031f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80031fc:	2300      	movs	r3, #0
 80031fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003202:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003206:	4622      	mov	r2, r4
 8003208:	462b      	mov	r3, r5
 800320a:	f04f 0000 	mov.w	r0, #0
 800320e:	f04f 0100 	mov.w	r1, #0
 8003212:	0159      	lsls	r1, r3, #5
 8003214:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003218:	0150      	lsls	r0, r2, #5
 800321a:	4602      	mov	r2, r0
 800321c:	460b      	mov	r3, r1
 800321e:	4621      	mov	r1, r4
 8003220:	1a51      	subs	r1, r2, r1
 8003222:	6439      	str	r1, [r7, #64]	@ 0x40
 8003224:	4629      	mov	r1, r5
 8003226:	eb63 0301 	sbc.w	r3, r3, r1
 800322a:	647b      	str	r3, [r7, #68]	@ 0x44
 800322c:	f04f 0200 	mov.w	r2, #0
 8003230:	f04f 0300 	mov.w	r3, #0
 8003234:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003238:	4649      	mov	r1, r9
 800323a:	018b      	lsls	r3, r1, #6
 800323c:	4641      	mov	r1, r8
 800323e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003242:	4641      	mov	r1, r8
 8003244:	018a      	lsls	r2, r1, #6
 8003246:	4641      	mov	r1, r8
 8003248:	1a51      	subs	r1, r2, r1
 800324a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800324c:	4649      	mov	r1, r9
 800324e:	eb63 0301 	sbc.w	r3, r3, r1
 8003252:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003254:	f04f 0200 	mov.w	r2, #0
 8003258:	f04f 0300 	mov.w	r3, #0
 800325c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003260:	4649      	mov	r1, r9
 8003262:	00cb      	lsls	r3, r1, #3
 8003264:	4641      	mov	r1, r8
 8003266:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800326a:	4641      	mov	r1, r8
 800326c:	00ca      	lsls	r2, r1, #3
 800326e:	4610      	mov	r0, r2
 8003270:	4619      	mov	r1, r3
 8003272:	4603      	mov	r3, r0
 8003274:	4622      	mov	r2, r4
 8003276:	189b      	adds	r3, r3, r2
 8003278:	633b      	str	r3, [r7, #48]	@ 0x30
 800327a:	462b      	mov	r3, r5
 800327c:	460a      	mov	r2, r1
 800327e:	eb42 0303 	adc.w	r3, r2, r3
 8003282:	637b      	str	r3, [r7, #52]	@ 0x34
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003290:	4629      	mov	r1, r5
 8003292:	024b      	lsls	r3, r1, #9
 8003294:	4621      	mov	r1, r4
 8003296:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800329a:	4621      	mov	r1, r4
 800329c:	024a      	lsls	r2, r1, #9
 800329e:	4610      	mov	r0, r2
 80032a0:	4619      	mov	r1, r3
 80032a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032a6:	2200      	movs	r2, #0
 80032a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80032b4:	f7fd f962 	bl	800057c <__aeabi_uldivmod>
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	4613      	mov	r3, r2
 80032be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032c2:	e067      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032c4:	4b75      	ldr	r3, [pc, #468]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	099b      	lsrs	r3, r3, #6
 80032ca:	2200      	movs	r2, #0
 80032cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032d0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80032d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032de:	2300      	movs	r3, #0
 80032e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80032e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80032e6:	4622      	mov	r2, r4
 80032e8:	462b      	mov	r3, r5
 80032ea:	f04f 0000 	mov.w	r0, #0
 80032ee:	f04f 0100 	mov.w	r1, #0
 80032f2:	0159      	lsls	r1, r3, #5
 80032f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032f8:	0150      	lsls	r0, r2, #5
 80032fa:	4602      	mov	r2, r0
 80032fc:	460b      	mov	r3, r1
 80032fe:	4621      	mov	r1, r4
 8003300:	1a51      	subs	r1, r2, r1
 8003302:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003304:	4629      	mov	r1, r5
 8003306:	eb63 0301 	sbc.w	r3, r3, r1
 800330a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800330c:	f04f 0200 	mov.w	r2, #0
 8003310:	f04f 0300 	mov.w	r3, #0
 8003314:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003318:	4649      	mov	r1, r9
 800331a:	018b      	lsls	r3, r1, #6
 800331c:	4641      	mov	r1, r8
 800331e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003322:	4641      	mov	r1, r8
 8003324:	018a      	lsls	r2, r1, #6
 8003326:	4641      	mov	r1, r8
 8003328:	ebb2 0a01 	subs.w	sl, r2, r1
 800332c:	4649      	mov	r1, r9
 800332e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003332:	f04f 0200 	mov.w	r2, #0
 8003336:	f04f 0300 	mov.w	r3, #0
 800333a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800333e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003342:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003346:	4692      	mov	sl, r2
 8003348:	469b      	mov	fp, r3
 800334a:	4623      	mov	r3, r4
 800334c:	eb1a 0303 	adds.w	r3, sl, r3
 8003350:	623b      	str	r3, [r7, #32]
 8003352:	462b      	mov	r3, r5
 8003354:	eb4b 0303 	adc.w	r3, fp, r3
 8003358:	627b      	str	r3, [r7, #36]	@ 0x24
 800335a:	f04f 0200 	mov.w	r2, #0
 800335e:	f04f 0300 	mov.w	r3, #0
 8003362:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003366:	4629      	mov	r1, r5
 8003368:	028b      	lsls	r3, r1, #10
 800336a:	4621      	mov	r1, r4
 800336c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003370:	4621      	mov	r1, r4
 8003372:	028a      	lsls	r2, r1, #10
 8003374:	4610      	mov	r0, r2
 8003376:	4619      	mov	r1, r3
 8003378:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800337c:	2200      	movs	r2, #0
 800337e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003380:	677a      	str	r2, [r7, #116]	@ 0x74
 8003382:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003386:	f7fd f8f9 	bl	800057c <__aeabi_uldivmod>
 800338a:	4602      	mov	r2, r0
 800338c:	460b      	mov	r3, r1
 800338e:	4613      	mov	r3, r2
 8003390:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003394:	4b41      	ldr	r3, [pc, #260]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	0c1b      	lsrs	r3, r3, #16
 800339a:	f003 0303 	and.w	r3, r3, #3
 800339e:	3301      	adds	r3, #1
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80033a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80033b6:	e0eb      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033b8:	4b38      	ldr	r3, [pc, #224]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033c4:	4b35      	ldr	r3, [pc, #212]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d06b      	beq.n	80034a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d0:	4b32      	ldr	r3, [pc, #200]	@ (800349c <HAL_RCC_GetSysClockFreq+0x354>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	099b      	lsrs	r3, r3, #6
 80033d6:	2200      	movs	r2, #0
 80033d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80033dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80033e4:	2300      	movs	r3, #0
 80033e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80033e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80033ec:	4622      	mov	r2, r4
 80033ee:	462b      	mov	r3, r5
 80033f0:	f04f 0000 	mov.w	r0, #0
 80033f4:	f04f 0100 	mov.w	r1, #0
 80033f8:	0159      	lsls	r1, r3, #5
 80033fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033fe:	0150      	lsls	r0, r2, #5
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	4621      	mov	r1, r4
 8003406:	1a51      	subs	r1, r2, r1
 8003408:	61b9      	str	r1, [r7, #24]
 800340a:	4629      	mov	r1, r5
 800340c:	eb63 0301 	sbc.w	r3, r3, r1
 8003410:	61fb      	str	r3, [r7, #28]
 8003412:	f04f 0200 	mov.w	r2, #0
 8003416:	f04f 0300 	mov.w	r3, #0
 800341a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800341e:	4659      	mov	r1, fp
 8003420:	018b      	lsls	r3, r1, #6
 8003422:	4651      	mov	r1, sl
 8003424:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003428:	4651      	mov	r1, sl
 800342a:	018a      	lsls	r2, r1, #6
 800342c:	4651      	mov	r1, sl
 800342e:	ebb2 0801 	subs.w	r8, r2, r1
 8003432:	4659      	mov	r1, fp
 8003434:	eb63 0901 	sbc.w	r9, r3, r1
 8003438:	f04f 0200 	mov.w	r2, #0
 800343c:	f04f 0300 	mov.w	r3, #0
 8003440:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003444:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003448:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800344c:	4690      	mov	r8, r2
 800344e:	4699      	mov	r9, r3
 8003450:	4623      	mov	r3, r4
 8003452:	eb18 0303 	adds.w	r3, r8, r3
 8003456:	613b      	str	r3, [r7, #16]
 8003458:	462b      	mov	r3, r5
 800345a:	eb49 0303 	adc.w	r3, r9, r3
 800345e:	617b      	str	r3, [r7, #20]
 8003460:	f04f 0200 	mov.w	r2, #0
 8003464:	f04f 0300 	mov.w	r3, #0
 8003468:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800346c:	4629      	mov	r1, r5
 800346e:	024b      	lsls	r3, r1, #9
 8003470:	4621      	mov	r1, r4
 8003472:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003476:	4621      	mov	r1, r4
 8003478:	024a      	lsls	r2, r1, #9
 800347a:	4610      	mov	r0, r2
 800347c:	4619      	mov	r1, r3
 800347e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003482:	2200      	movs	r2, #0
 8003484:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003486:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003488:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800348c:	f7fd f876 	bl	800057c <__aeabi_uldivmod>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4613      	mov	r3, r2
 8003496:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800349a:	e065      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x420>
 800349c:	40023800 	.word	0x40023800
 80034a0:	00f42400 	.word	0x00f42400
 80034a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034a8:	4b3d      	ldr	r3, [pc, #244]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	099b      	lsrs	r3, r3, #6
 80034ae:	2200      	movs	r2, #0
 80034b0:	4618      	mov	r0, r3
 80034b2:	4611      	mov	r1, r2
 80034b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80034ba:	2300      	movs	r3, #0
 80034bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80034be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80034c2:	4642      	mov	r2, r8
 80034c4:	464b      	mov	r3, r9
 80034c6:	f04f 0000 	mov.w	r0, #0
 80034ca:	f04f 0100 	mov.w	r1, #0
 80034ce:	0159      	lsls	r1, r3, #5
 80034d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034d4:	0150      	lsls	r0, r2, #5
 80034d6:	4602      	mov	r2, r0
 80034d8:	460b      	mov	r3, r1
 80034da:	4641      	mov	r1, r8
 80034dc:	1a51      	subs	r1, r2, r1
 80034de:	60b9      	str	r1, [r7, #8]
 80034e0:	4649      	mov	r1, r9
 80034e2:	eb63 0301 	sbc.w	r3, r3, r1
 80034e6:	60fb      	str	r3, [r7, #12]
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	f04f 0300 	mov.w	r3, #0
 80034f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80034f4:	4659      	mov	r1, fp
 80034f6:	018b      	lsls	r3, r1, #6
 80034f8:	4651      	mov	r1, sl
 80034fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034fe:	4651      	mov	r1, sl
 8003500:	018a      	lsls	r2, r1, #6
 8003502:	4651      	mov	r1, sl
 8003504:	1a54      	subs	r4, r2, r1
 8003506:	4659      	mov	r1, fp
 8003508:	eb63 0501 	sbc.w	r5, r3, r1
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	f04f 0300 	mov.w	r3, #0
 8003514:	00eb      	lsls	r3, r5, #3
 8003516:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800351a:	00e2      	lsls	r2, r4, #3
 800351c:	4614      	mov	r4, r2
 800351e:	461d      	mov	r5, r3
 8003520:	4643      	mov	r3, r8
 8003522:	18e3      	adds	r3, r4, r3
 8003524:	603b      	str	r3, [r7, #0]
 8003526:	464b      	mov	r3, r9
 8003528:	eb45 0303 	adc.w	r3, r5, r3
 800352c:	607b      	str	r3, [r7, #4]
 800352e:	f04f 0200 	mov.w	r2, #0
 8003532:	f04f 0300 	mov.w	r3, #0
 8003536:	e9d7 4500 	ldrd	r4, r5, [r7]
 800353a:	4629      	mov	r1, r5
 800353c:	028b      	lsls	r3, r1, #10
 800353e:	4621      	mov	r1, r4
 8003540:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003544:	4621      	mov	r1, r4
 8003546:	028a      	lsls	r2, r1, #10
 8003548:	4610      	mov	r0, r2
 800354a:	4619      	mov	r1, r3
 800354c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003550:	2200      	movs	r2, #0
 8003552:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003554:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003556:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800355a:	f7fd f80f 	bl	800057c <__aeabi_uldivmod>
 800355e:	4602      	mov	r2, r0
 8003560:	460b      	mov	r3, r1
 8003562:	4613      	mov	r3, r2
 8003564:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003568:	4b0d      	ldr	r3, [pc, #52]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	0f1b      	lsrs	r3, r3, #28
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003576:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800357a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800357e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003582:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003586:	e003      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003588:	4b06      	ldr	r3, [pc, #24]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800358a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800358e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003590:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003594:	4618      	mov	r0, r3
 8003596:	37b8      	adds	r7, #184	@ 0xb8
 8003598:	46bd      	mov	sp, r7
 800359a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800359e:	bf00      	nop
 80035a0:	40023800 	.word	0x40023800
 80035a4:	00f42400 	.word	0x00f42400

080035a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e28d      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f000 8083 	beq.w	80036ce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80035c8:	4b94      	ldr	r3, [pc, #592]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f003 030c 	and.w	r3, r3, #12
 80035d0:	2b04      	cmp	r3, #4
 80035d2:	d019      	beq.n	8003608 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80035d4:	4b91      	ldr	r3, [pc, #580]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f003 030c 	and.w	r3, r3, #12
        || \
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d106      	bne.n	80035ee <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80035e0:	4b8e      	ldr	r3, [pc, #568]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035ec:	d00c      	beq.n	8003608 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ee:	4b8b      	ldr	r3, [pc, #556]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80035f6:	2b0c      	cmp	r3, #12
 80035f8:	d112      	bne.n	8003620 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035fa:	4b88      	ldr	r3, [pc, #544]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003602:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003606:	d10b      	bne.n	8003620 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003608:	4b84      	ldr	r3, [pc, #528]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d05b      	beq.n	80036cc <HAL_RCC_OscConfig+0x124>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d157      	bne.n	80036cc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e25a      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003628:	d106      	bne.n	8003638 <HAL_RCC_OscConfig+0x90>
 800362a:	4b7c      	ldr	r3, [pc, #496]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a7b      	ldr	r2, [pc, #492]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003634:	6013      	str	r3, [r2, #0]
 8003636:	e01d      	b.n	8003674 <HAL_RCC_OscConfig+0xcc>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003640:	d10c      	bne.n	800365c <HAL_RCC_OscConfig+0xb4>
 8003642:	4b76      	ldr	r3, [pc, #472]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a75      	ldr	r2, [pc, #468]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003648:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800364c:	6013      	str	r3, [r2, #0]
 800364e:	4b73      	ldr	r3, [pc, #460]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a72      	ldr	r2, [pc, #456]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	e00b      	b.n	8003674 <HAL_RCC_OscConfig+0xcc>
 800365c:	4b6f      	ldr	r3, [pc, #444]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a6e      	ldr	r2, [pc, #440]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003662:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003666:	6013      	str	r3, [r2, #0]
 8003668:	4b6c      	ldr	r3, [pc, #432]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a6b      	ldr	r2, [pc, #428]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800366e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367c:	f7fe f948 	bl	8001910 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003684:	f7fe f944 	bl	8001910 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b64      	cmp	r3, #100	@ 0x64
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e21f      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003696:	4b61      	ldr	r3, [pc, #388]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0f0      	beq.n	8003684 <HAL_RCC_OscConfig+0xdc>
 80036a2:	e014      	b.n	80036ce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a4:	f7fe f934 	bl	8001910 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036ac:	f7fe f930 	bl	8001910 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	@ 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e20b      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036be:	4b57      	ldr	r3, [pc, #348]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f0      	bne.n	80036ac <HAL_RCC_OscConfig+0x104>
 80036ca:	e000      	b.n	80036ce <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d06f      	beq.n	80037ba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80036da:	4b50      	ldr	r3, [pc, #320]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 030c 	and.w	r3, r3, #12
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d017      	beq.n	8003716 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80036e6:	4b4d      	ldr	r3, [pc, #308]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
        || \
 80036ee:	2b08      	cmp	r3, #8
 80036f0:	d105      	bne.n	80036fe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80036f2:	4b4a      	ldr	r3, [pc, #296]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00b      	beq.n	8003716 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036fe:	4b47      	ldr	r3, [pc, #284]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003706:	2b0c      	cmp	r3, #12
 8003708:	d11c      	bne.n	8003744 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800370a:	4b44      	ldr	r3, [pc, #272]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d116      	bne.n	8003744 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003716:	4b41      	ldr	r3, [pc, #260]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d005      	beq.n	800372e <HAL_RCC_OscConfig+0x186>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d001      	beq.n	800372e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e1d3      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800372e:	4b3b      	ldr	r3, [pc, #236]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	4937      	ldr	r1, [pc, #220]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800373e:	4313      	orrs	r3, r2
 8003740:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003742:	e03a      	b.n	80037ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d020      	beq.n	800378e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800374c:	4b34      	ldr	r3, [pc, #208]	@ (8003820 <HAL_RCC_OscConfig+0x278>)
 800374e:	2201      	movs	r2, #1
 8003750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003752:	f7fe f8dd 	bl	8001910 <HAL_GetTick>
 8003756:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003758:	e008      	b.n	800376c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800375a:	f7fe f8d9 	bl	8001910 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d901      	bls.n	800376c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e1b4      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800376c:	4b2b      	ldr	r3, [pc, #172]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d0f0      	beq.n	800375a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003778:	4b28      	ldr	r3, [pc, #160]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	4925      	ldr	r1, [pc, #148]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 8003788:	4313      	orrs	r3, r2
 800378a:	600b      	str	r3, [r1, #0]
 800378c:	e015      	b.n	80037ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800378e:	4b24      	ldr	r3, [pc, #144]	@ (8003820 <HAL_RCC_OscConfig+0x278>)
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003794:	f7fe f8bc 	bl	8001910 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800379c:	f7fe f8b8 	bl	8001910 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e193      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ae:	4b1b      	ldr	r3, [pc, #108]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d036      	beq.n	8003834 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d016      	beq.n	80037fc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ce:	4b15      	ldr	r3, [pc, #84]	@ (8003824 <HAL_RCC_OscConfig+0x27c>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d4:	f7fe f89c 	bl	8001910 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037dc:	f7fe f898 	bl	8001910 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e173      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ee:	4b0b      	ldr	r3, [pc, #44]	@ (800381c <HAL_RCC_OscConfig+0x274>)
 80037f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f0      	beq.n	80037dc <HAL_RCC_OscConfig+0x234>
 80037fa:	e01b      	b.n	8003834 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037fc:	4b09      	ldr	r3, [pc, #36]	@ (8003824 <HAL_RCC_OscConfig+0x27c>)
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003802:	f7fe f885 	bl	8001910 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003808:	e00e      	b.n	8003828 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800380a:	f7fe f881 	bl	8001910 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b02      	cmp	r3, #2
 8003816:	d907      	bls.n	8003828 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e15c      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
 800381c:	40023800 	.word	0x40023800
 8003820:	42470000 	.word	0x42470000
 8003824:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003828:	4b8a      	ldr	r3, [pc, #552]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 800382a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1ea      	bne.n	800380a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b00      	cmp	r3, #0
 800383e:	f000 8097 	beq.w	8003970 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003842:	2300      	movs	r3, #0
 8003844:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003846:	4b83      	ldr	r3, [pc, #524]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10f      	bne.n	8003872 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003852:	2300      	movs	r3, #0
 8003854:	60bb      	str	r3, [r7, #8]
 8003856:	4b7f      	ldr	r3, [pc, #508]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 800385c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003860:	6413      	str	r3, [r2, #64]	@ 0x40
 8003862:	4b7c      	ldr	r3, [pc, #496]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800386a:	60bb      	str	r3, [r7, #8]
 800386c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800386e:	2301      	movs	r3, #1
 8003870:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003872:	4b79      	ldr	r3, [pc, #484]	@ (8003a58 <HAL_RCC_OscConfig+0x4b0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800387a:	2b00      	cmp	r3, #0
 800387c:	d118      	bne.n	80038b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800387e:	4b76      	ldr	r3, [pc, #472]	@ (8003a58 <HAL_RCC_OscConfig+0x4b0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a75      	ldr	r2, [pc, #468]	@ (8003a58 <HAL_RCC_OscConfig+0x4b0>)
 8003884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003888:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800388a:	f7fe f841 	bl	8001910 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003892:	f7fe f83d 	bl	8001910 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e118      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038a4:	4b6c      	ldr	r3, [pc, #432]	@ (8003a58 <HAL_RCC_OscConfig+0x4b0>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0f0      	beq.n	8003892 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d106      	bne.n	80038c6 <HAL_RCC_OscConfig+0x31e>
 80038b8:	4b66      	ldr	r3, [pc, #408]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038bc:	4a65      	ldr	r2, [pc, #404]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038be:	f043 0301 	orr.w	r3, r3, #1
 80038c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80038c4:	e01c      	b.n	8003900 <HAL_RCC_OscConfig+0x358>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	2b05      	cmp	r3, #5
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCC_OscConfig+0x340>
 80038ce:	4b61      	ldr	r3, [pc, #388]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d2:	4a60      	ldr	r2, [pc, #384]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038d4:	f043 0304 	orr.w	r3, r3, #4
 80038d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80038da:	4b5e      	ldr	r3, [pc, #376]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038de:	4a5d      	ldr	r2, [pc, #372]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038e0:	f043 0301 	orr.w	r3, r3, #1
 80038e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80038e6:	e00b      	b.n	8003900 <HAL_RCC_OscConfig+0x358>
 80038e8:	4b5a      	ldr	r3, [pc, #360]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ec:	4a59      	ldr	r2, [pc, #356]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038ee:	f023 0301 	bic.w	r3, r3, #1
 80038f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80038f4:	4b57      	ldr	r3, [pc, #348]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f8:	4a56      	ldr	r2, [pc, #344]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80038fa:	f023 0304 	bic.w	r3, r3, #4
 80038fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d015      	beq.n	8003934 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003908:	f7fe f802 	bl	8001910 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800390e:	e00a      	b.n	8003926 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003910:	f7fd fffe 	bl	8001910 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800391e:	4293      	cmp	r3, r2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e0d7      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003926:	4b4b      	ldr	r3, [pc, #300]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0ee      	beq.n	8003910 <HAL_RCC_OscConfig+0x368>
 8003932:	e014      	b.n	800395e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003934:	f7fd ffec 	bl	8001910 <HAL_GetTick>
 8003938:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800393a:	e00a      	b.n	8003952 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800393c:	f7fd ffe8 	bl	8001910 <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800394a:	4293      	cmp	r3, r2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e0c1      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003952:	4b40      	ldr	r3, [pc, #256]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1ee      	bne.n	800393c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800395e:	7dfb      	ldrb	r3, [r7, #23]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d105      	bne.n	8003970 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003964:	4b3b      	ldr	r3, [pc, #236]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	4a3a      	ldr	r2, [pc, #232]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 800396a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800396e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 80ad 	beq.w	8003ad4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800397a:	4b36      	ldr	r3, [pc, #216]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 030c 	and.w	r3, r3, #12
 8003982:	2b08      	cmp	r3, #8
 8003984:	d060      	beq.n	8003a48 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	2b02      	cmp	r3, #2
 800398c:	d145      	bne.n	8003a1a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800398e:	4b33      	ldr	r3, [pc, #204]	@ (8003a5c <HAL_RCC_OscConfig+0x4b4>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003994:	f7fd ffbc 	bl	8001910 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800399c:	f7fd ffb8 	bl	8001910 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e093      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ae:	4b29      	ldr	r3, [pc, #164]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f0      	bne.n	800399c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	69da      	ldr	r2, [r3, #28]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c8:	019b      	lsls	r3, r3, #6
 80039ca:	431a      	orrs	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d0:	085b      	lsrs	r3, r3, #1
 80039d2:	3b01      	subs	r3, #1
 80039d4:	041b      	lsls	r3, r3, #16
 80039d6:	431a      	orrs	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039dc:	061b      	lsls	r3, r3, #24
 80039de:	431a      	orrs	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e4:	071b      	lsls	r3, r3, #28
 80039e6:	491b      	ldr	r1, [pc, #108]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039ec:	4b1b      	ldr	r3, [pc, #108]	@ (8003a5c <HAL_RCC_OscConfig+0x4b4>)
 80039ee:	2201      	movs	r2, #1
 80039f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f2:	f7fd ff8d 	bl	8001910 <HAL_GetTick>
 80039f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f8:	e008      	b.n	8003a0c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039fa:	f7fd ff89 	bl	8001910 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d901      	bls.n	8003a0c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e064      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a0c:	4b11      	ldr	r3, [pc, #68]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0f0      	beq.n	80039fa <HAL_RCC_OscConfig+0x452>
 8003a18:	e05c      	b.n	8003ad4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a1a:	4b10      	ldr	r3, [pc, #64]	@ (8003a5c <HAL_RCC_OscConfig+0x4b4>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a20:	f7fd ff76 	bl	8001910 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a28:	f7fd ff72 	bl	8001910 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e04d      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a3a:	4b06      	ldr	r3, [pc, #24]	@ (8003a54 <HAL_RCC_OscConfig+0x4ac>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCC_OscConfig+0x480>
 8003a46:	e045      	b.n	8003ad4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d107      	bne.n	8003a60 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e040      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
 8003a54:	40023800 	.word	0x40023800
 8003a58:	40007000 	.word	0x40007000
 8003a5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a60:	4b1f      	ldr	r3, [pc, #124]	@ (8003ae0 <HAL_RCC_OscConfig+0x538>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d030      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d129      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d122      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a90:	4013      	ands	r3, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d119      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa6:	085b      	lsrs	r3, r3, #1
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d10f      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d107      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d001      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e000      	b.n	8003ad6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3718      	adds	r7, #24
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40023800 	.word	0x40023800

08003ae4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e042      	b.n	8003b7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d106      	bne.n	8003b10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f7fd fdb0 	bl	8001670 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2224      	movs	r2, #36	@ 0x24
 8003b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f973 	bl	8003e14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	691a      	ldr	r2, [r3, #16]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695a      	ldr	r2, [r3, #20]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68da      	ldr	r2, [r3, #12]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2220      	movs	r2, #32
 8003b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2220      	movs	r2, #32
 8003b70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3708      	adds	r7, #8
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b08a      	sub	sp, #40	@ 0x28
 8003b88:	af02      	add	r7, sp, #8
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	603b      	str	r3, [r7, #0]
 8003b90:	4613      	mov	r3, r2
 8003b92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b20      	cmp	r3, #32
 8003ba2:	d175      	bne.n	8003c90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d002      	beq.n	8003bb0 <HAL_UART_Transmit+0x2c>
 8003baa:	88fb      	ldrh	r3, [r7, #6]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e06e      	b.n	8003c92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2221      	movs	r2, #33	@ 0x21
 8003bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bc2:	f7fd fea5 	bl	8001910 <HAL_GetTick>
 8003bc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	88fa      	ldrh	r2, [r7, #6]
 8003bcc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	88fa      	ldrh	r2, [r7, #6]
 8003bd2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bdc:	d108      	bne.n	8003bf0 <HAL_UART_Transmit+0x6c>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d104      	bne.n	8003bf0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	61bb      	str	r3, [r7, #24]
 8003bee:	e003      	b.n	8003bf8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bf8:	e02e      	b.n	8003c58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	2200      	movs	r2, #0
 8003c02:	2180      	movs	r1, #128	@ 0x80
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 f848 	bl	8003c9a <UART_WaitOnFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d005      	beq.n	8003c1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e03a      	b.n	8003c92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10b      	bne.n	8003c3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	881b      	ldrh	r3, [r3, #0]
 8003c26:	461a      	mov	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	3302      	adds	r3, #2
 8003c36:	61bb      	str	r3, [r7, #24]
 8003c38:	e007      	b.n	8003c4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	781a      	ldrb	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	3301      	adds	r3, #1
 8003c48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	3b01      	subs	r3, #1
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1cb      	bne.n	8003bfa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	2140      	movs	r1, #64	@ 0x40
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 f814 	bl	8003c9a <UART_WaitOnFlagUntilTimeout>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d005      	beq.n	8003c84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e006      	b.n	8003c92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2220      	movs	r2, #32
 8003c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	e000      	b.n	8003c92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c90:	2302      	movs	r3, #2
  }
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3720      	adds	r7, #32
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b086      	sub	sp, #24
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	60f8      	str	r0, [r7, #12]
 8003ca2:	60b9      	str	r1, [r7, #8]
 8003ca4:	603b      	str	r3, [r7, #0]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003caa:	e03b      	b.n	8003d24 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cac:	6a3b      	ldr	r3, [r7, #32]
 8003cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb2:	d037      	beq.n	8003d24 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cb4:	f7fd fe2c 	bl	8001910 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	6a3a      	ldr	r2, [r7, #32]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d302      	bcc.n	8003cca <UART_WaitOnFlagUntilTimeout+0x30>
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e03a      	b.n	8003d44 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d023      	beq.n	8003d24 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b80      	cmp	r3, #128	@ 0x80
 8003ce0:	d020      	beq.n	8003d24 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b40      	cmp	r3, #64	@ 0x40
 8003ce6:	d01d      	beq.n	8003d24 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b08      	cmp	r3, #8
 8003cf4:	d116      	bne.n	8003d24 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	617b      	str	r3, [r7, #20]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	617b      	str	r3, [r7, #20]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	617b      	str	r3, [r7, #20]
 8003d0a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f000 f81d 	bl	8003d4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2208      	movs	r2, #8
 8003d16:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e00f      	b.n	8003d44 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	bf0c      	ite	eq
 8003d34:	2301      	moveq	r3, #1
 8003d36:	2300      	movne	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	79fb      	ldrb	r3, [r7, #7]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d0b4      	beq.n	8003cac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b095      	sub	sp, #84	@ 0x54
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	330c      	adds	r3, #12
 8003d5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d5e:	e853 3f00 	ldrex	r3, [r3]
 8003d62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	330c      	adds	r3, #12
 8003d72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d74:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d7c:	e841 2300 	strex	r3, r2, [r1]
 8003d80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1e5      	bne.n	8003d54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	3314      	adds	r3, #20
 8003d8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	e853 3f00 	ldrex	r3, [r3]
 8003d96:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	f023 0301 	bic.w	r3, r3, #1
 8003d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	3314      	adds	r3, #20
 8003da6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003da8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003daa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003db0:	e841 2300 	strex	r3, r2, [r1]
 8003db4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1e5      	bne.n	8003d88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d119      	bne.n	8003df8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	330c      	adds	r3, #12
 8003dca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	e853 3f00 	ldrex	r3, [r3]
 8003dd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	f023 0310 	bic.w	r3, r3, #16
 8003dda:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	330c      	adds	r3, #12
 8003de2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003de4:	61ba      	str	r2, [r7, #24]
 8003de6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de8:	6979      	ldr	r1, [r7, #20]
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	e841 2300 	strex	r3, r2, [r1]
 8003df0:	613b      	str	r3, [r7, #16]
   return(result);
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1e5      	bne.n	8003dc4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e06:	bf00      	nop
 8003e08:	3754      	adds	r7, #84	@ 0x54
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
	...

08003e14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e18:	b0c0      	sub	sp, #256	@ 0x100
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e30:	68d9      	ldr	r1, [r3, #12]
 8003e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	ea40 0301 	orr.w	r3, r0, r1
 8003e3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	431a      	orrs	r2, r3
 8003e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003e6c:	f021 010c 	bic.w	r1, r1, #12
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003e7a:	430b      	orrs	r3, r1
 8003e7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e8e:	6999      	ldr	r1, [r3, #24]
 8003e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	ea40 0301 	orr.w	r3, r0, r1
 8003e9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	4b8f      	ldr	r3, [pc, #572]	@ (80040e0 <UART_SetConfig+0x2cc>)
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d005      	beq.n	8003eb4 <UART_SetConfig+0xa0>
 8003ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	4b8d      	ldr	r3, [pc, #564]	@ (80040e4 <UART_SetConfig+0x2d0>)
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d104      	bne.n	8003ebe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003eb4:	f7ff f934 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8003eb8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ebc:	e003      	b.n	8003ec6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ebe:	f7ff f91b 	bl	80030f8 <HAL_RCC_GetPCLK1Freq>
 8003ec2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ed0:	f040 810c 	bne.w	80040ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ede:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003ee2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003ee6:	4622      	mov	r2, r4
 8003ee8:	462b      	mov	r3, r5
 8003eea:	1891      	adds	r1, r2, r2
 8003eec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003eee:	415b      	adcs	r3, r3
 8003ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ef2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ef6:	4621      	mov	r1, r4
 8003ef8:	eb12 0801 	adds.w	r8, r2, r1
 8003efc:	4629      	mov	r1, r5
 8003efe:	eb43 0901 	adc.w	r9, r3, r1
 8003f02:	f04f 0200 	mov.w	r2, #0
 8003f06:	f04f 0300 	mov.w	r3, #0
 8003f0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f16:	4690      	mov	r8, r2
 8003f18:	4699      	mov	r9, r3
 8003f1a:	4623      	mov	r3, r4
 8003f1c:	eb18 0303 	adds.w	r3, r8, r3
 8003f20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f24:	462b      	mov	r3, r5
 8003f26:	eb49 0303 	adc.w	r3, r9, r3
 8003f2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f3a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003f3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f42:	460b      	mov	r3, r1
 8003f44:	18db      	adds	r3, r3, r3
 8003f46:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f48:	4613      	mov	r3, r2
 8003f4a:	eb42 0303 	adc.w	r3, r2, r3
 8003f4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003f54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f58:	f7fc fb10 	bl	800057c <__aeabi_uldivmod>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	460b      	mov	r3, r1
 8003f60:	4b61      	ldr	r3, [pc, #388]	@ (80040e8 <UART_SetConfig+0x2d4>)
 8003f62:	fba3 2302 	umull	r2, r3, r3, r2
 8003f66:	095b      	lsrs	r3, r3, #5
 8003f68:	011c      	lsls	r4, r3, #4
 8003f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f74:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003f78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003f7c:	4642      	mov	r2, r8
 8003f7e:	464b      	mov	r3, r9
 8003f80:	1891      	adds	r1, r2, r2
 8003f82:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003f84:	415b      	adcs	r3, r3
 8003f86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f8c:	4641      	mov	r1, r8
 8003f8e:	eb12 0a01 	adds.w	sl, r2, r1
 8003f92:	4649      	mov	r1, r9
 8003f94:	eb43 0b01 	adc.w	fp, r3, r1
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fa4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fac:	4692      	mov	sl, r2
 8003fae:	469b      	mov	fp, r3
 8003fb0:	4643      	mov	r3, r8
 8003fb2:	eb1a 0303 	adds.w	r3, sl, r3
 8003fb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003fba:	464b      	mov	r3, r9
 8003fbc:	eb4b 0303 	adc.w	r3, fp, r3
 8003fc0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fd0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003fd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003fd8:	460b      	mov	r3, r1
 8003fda:	18db      	adds	r3, r3, r3
 8003fdc:	643b      	str	r3, [r7, #64]	@ 0x40
 8003fde:	4613      	mov	r3, r2
 8003fe0:	eb42 0303 	adc.w	r3, r2, r3
 8003fe4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fe6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003fea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003fee:	f7fc fac5 	bl	800057c <__aeabi_uldivmod>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	4b3b      	ldr	r3, [pc, #236]	@ (80040e8 <UART_SetConfig+0x2d4>)
 8003ffa:	fba3 2301 	umull	r2, r3, r3, r1
 8003ffe:	095b      	lsrs	r3, r3, #5
 8004000:	2264      	movs	r2, #100	@ 0x64
 8004002:	fb02 f303 	mul.w	r3, r2, r3
 8004006:	1acb      	subs	r3, r1, r3
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800400e:	4b36      	ldr	r3, [pc, #216]	@ (80040e8 <UART_SetConfig+0x2d4>)
 8004010:	fba3 2302 	umull	r2, r3, r3, r2
 8004014:	095b      	lsrs	r3, r3, #5
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800401c:	441c      	add	r4, r3
 800401e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004022:	2200      	movs	r2, #0
 8004024:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004028:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800402c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004030:	4642      	mov	r2, r8
 8004032:	464b      	mov	r3, r9
 8004034:	1891      	adds	r1, r2, r2
 8004036:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004038:	415b      	adcs	r3, r3
 800403a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800403c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004040:	4641      	mov	r1, r8
 8004042:	1851      	adds	r1, r2, r1
 8004044:	6339      	str	r1, [r7, #48]	@ 0x30
 8004046:	4649      	mov	r1, r9
 8004048:	414b      	adcs	r3, r1
 800404a:	637b      	str	r3, [r7, #52]	@ 0x34
 800404c:	f04f 0200 	mov.w	r2, #0
 8004050:	f04f 0300 	mov.w	r3, #0
 8004054:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004058:	4659      	mov	r1, fp
 800405a:	00cb      	lsls	r3, r1, #3
 800405c:	4651      	mov	r1, sl
 800405e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004062:	4651      	mov	r1, sl
 8004064:	00ca      	lsls	r2, r1, #3
 8004066:	4610      	mov	r0, r2
 8004068:	4619      	mov	r1, r3
 800406a:	4603      	mov	r3, r0
 800406c:	4642      	mov	r2, r8
 800406e:	189b      	adds	r3, r3, r2
 8004070:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004074:	464b      	mov	r3, r9
 8004076:	460a      	mov	r2, r1
 8004078:	eb42 0303 	adc.w	r3, r2, r3
 800407c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800408c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004090:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004094:	460b      	mov	r3, r1
 8004096:	18db      	adds	r3, r3, r3
 8004098:	62bb      	str	r3, [r7, #40]	@ 0x28
 800409a:	4613      	mov	r3, r2
 800409c:	eb42 0303 	adc.w	r3, r2, r3
 80040a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80040aa:	f7fc fa67 	bl	800057c <__aeabi_uldivmod>
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	4b0d      	ldr	r3, [pc, #52]	@ (80040e8 <UART_SetConfig+0x2d4>)
 80040b4:	fba3 1302 	umull	r1, r3, r3, r2
 80040b8:	095b      	lsrs	r3, r3, #5
 80040ba:	2164      	movs	r1, #100	@ 0x64
 80040bc:	fb01 f303 	mul.w	r3, r1, r3
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	3332      	adds	r3, #50	@ 0x32
 80040c6:	4a08      	ldr	r2, [pc, #32]	@ (80040e8 <UART_SetConfig+0x2d4>)
 80040c8:	fba2 2303 	umull	r2, r3, r2, r3
 80040cc:	095b      	lsrs	r3, r3, #5
 80040ce:	f003 0207 	and.w	r2, r3, #7
 80040d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4422      	add	r2, r4
 80040da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040dc:	e106      	b.n	80042ec <UART_SetConfig+0x4d8>
 80040de:	bf00      	nop
 80040e0:	40011000 	.word	0x40011000
 80040e4:	40011400 	.word	0x40011400
 80040e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040f0:	2200      	movs	r2, #0
 80040f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80040f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80040fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80040fe:	4642      	mov	r2, r8
 8004100:	464b      	mov	r3, r9
 8004102:	1891      	adds	r1, r2, r2
 8004104:	6239      	str	r1, [r7, #32]
 8004106:	415b      	adcs	r3, r3
 8004108:	627b      	str	r3, [r7, #36]	@ 0x24
 800410a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800410e:	4641      	mov	r1, r8
 8004110:	1854      	adds	r4, r2, r1
 8004112:	4649      	mov	r1, r9
 8004114:	eb43 0501 	adc.w	r5, r3, r1
 8004118:	f04f 0200 	mov.w	r2, #0
 800411c:	f04f 0300 	mov.w	r3, #0
 8004120:	00eb      	lsls	r3, r5, #3
 8004122:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004126:	00e2      	lsls	r2, r4, #3
 8004128:	4614      	mov	r4, r2
 800412a:	461d      	mov	r5, r3
 800412c:	4643      	mov	r3, r8
 800412e:	18e3      	adds	r3, r4, r3
 8004130:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004134:	464b      	mov	r3, r9
 8004136:	eb45 0303 	adc.w	r3, r5, r3
 800413a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800413e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800414a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800414e:	f04f 0200 	mov.w	r2, #0
 8004152:	f04f 0300 	mov.w	r3, #0
 8004156:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800415a:	4629      	mov	r1, r5
 800415c:	008b      	lsls	r3, r1, #2
 800415e:	4621      	mov	r1, r4
 8004160:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004164:	4621      	mov	r1, r4
 8004166:	008a      	lsls	r2, r1, #2
 8004168:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800416c:	f7fc fa06 	bl	800057c <__aeabi_uldivmod>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	4b60      	ldr	r3, [pc, #384]	@ (80042f8 <UART_SetConfig+0x4e4>)
 8004176:	fba3 2302 	umull	r2, r3, r3, r2
 800417a:	095b      	lsrs	r3, r3, #5
 800417c:	011c      	lsls	r4, r3, #4
 800417e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004182:	2200      	movs	r2, #0
 8004184:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004188:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800418c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004190:	4642      	mov	r2, r8
 8004192:	464b      	mov	r3, r9
 8004194:	1891      	adds	r1, r2, r2
 8004196:	61b9      	str	r1, [r7, #24]
 8004198:	415b      	adcs	r3, r3
 800419a:	61fb      	str	r3, [r7, #28]
 800419c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041a0:	4641      	mov	r1, r8
 80041a2:	1851      	adds	r1, r2, r1
 80041a4:	6139      	str	r1, [r7, #16]
 80041a6:	4649      	mov	r1, r9
 80041a8:	414b      	adcs	r3, r1
 80041aa:	617b      	str	r3, [r7, #20]
 80041ac:	f04f 0200 	mov.w	r2, #0
 80041b0:	f04f 0300 	mov.w	r3, #0
 80041b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041b8:	4659      	mov	r1, fp
 80041ba:	00cb      	lsls	r3, r1, #3
 80041bc:	4651      	mov	r1, sl
 80041be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041c2:	4651      	mov	r1, sl
 80041c4:	00ca      	lsls	r2, r1, #3
 80041c6:	4610      	mov	r0, r2
 80041c8:	4619      	mov	r1, r3
 80041ca:	4603      	mov	r3, r0
 80041cc:	4642      	mov	r2, r8
 80041ce:	189b      	adds	r3, r3, r2
 80041d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041d4:	464b      	mov	r3, r9
 80041d6:	460a      	mov	r2, r1
 80041d8:	eb42 0303 	adc.w	r3, r2, r3
 80041dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80041ec:	f04f 0200 	mov.w	r2, #0
 80041f0:	f04f 0300 	mov.w	r3, #0
 80041f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80041f8:	4649      	mov	r1, r9
 80041fa:	008b      	lsls	r3, r1, #2
 80041fc:	4641      	mov	r1, r8
 80041fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004202:	4641      	mov	r1, r8
 8004204:	008a      	lsls	r2, r1, #2
 8004206:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800420a:	f7fc f9b7 	bl	800057c <__aeabi_uldivmod>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4611      	mov	r1, r2
 8004214:	4b38      	ldr	r3, [pc, #224]	@ (80042f8 <UART_SetConfig+0x4e4>)
 8004216:	fba3 2301 	umull	r2, r3, r3, r1
 800421a:	095b      	lsrs	r3, r3, #5
 800421c:	2264      	movs	r2, #100	@ 0x64
 800421e:	fb02 f303 	mul.w	r3, r2, r3
 8004222:	1acb      	subs	r3, r1, r3
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	3332      	adds	r3, #50	@ 0x32
 8004228:	4a33      	ldr	r2, [pc, #204]	@ (80042f8 <UART_SetConfig+0x4e4>)
 800422a:	fba2 2303 	umull	r2, r3, r2, r3
 800422e:	095b      	lsrs	r3, r3, #5
 8004230:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004234:	441c      	add	r4, r3
 8004236:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800423a:	2200      	movs	r2, #0
 800423c:	673b      	str	r3, [r7, #112]	@ 0x70
 800423e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004240:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004244:	4642      	mov	r2, r8
 8004246:	464b      	mov	r3, r9
 8004248:	1891      	adds	r1, r2, r2
 800424a:	60b9      	str	r1, [r7, #8]
 800424c:	415b      	adcs	r3, r3
 800424e:	60fb      	str	r3, [r7, #12]
 8004250:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004254:	4641      	mov	r1, r8
 8004256:	1851      	adds	r1, r2, r1
 8004258:	6039      	str	r1, [r7, #0]
 800425a:	4649      	mov	r1, r9
 800425c:	414b      	adcs	r3, r1
 800425e:	607b      	str	r3, [r7, #4]
 8004260:	f04f 0200 	mov.w	r2, #0
 8004264:	f04f 0300 	mov.w	r3, #0
 8004268:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800426c:	4659      	mov	r1, fp
 800426e:	00cb      	lsls	r3, r1, #3
 8004270:	4651      	mov	r1, sl
 8004272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004276:	4651      	mov	r1, sl
 8004278:	00ca      	lsls	r2, r1, #3
 800427a:	4610      	mov	r0, r2
 800427c:	4619      	mov	r1, r3
 800427e:	4603      	mov	r3, r0
 8004280:	4642      	mov	r2, r8
 8004282:	189b      	adds	r3, r3, r2
 8004284:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004286:	464b      	mov	r3, r9
 8004288:	460a      	mov	r2, r1
 800428a:	eb42 0303 	adc.w	r3, r2, r3
 800428e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	663b      	str	r3, [r7, #96]	@ 0x60
 800429a:	667a      	str	r2, [r7, #100]	@ 0x64
 800429c:	f04f 0200 	mov.w	r2, #0
 80042a0:	f04f 0300 	mov.w	r3, #0
 80042a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80042a8:	4649      	mov	r1, r9
 80042aa:	008b      	lsls	r3, r1, #2
 80042ac:	4641      	mov	r1, r8
 80042ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042b2:	4641      	mov	r1, r8
 80042b4:	008a      	lsls	r2, r1, #2
 80042b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80042ba:	f7fc f95f 	bl	800057c <__aeabi_uldivmod>
 80042be:	4602      	mov	r2, r0
 80042c0:	460b      	mov	r3, r1
 80042c2:	4b0d      	ldr	r3, [pc, #52]	@ (80042f8 <UART_SetConfig+0x4e4>)
 80042c4:	fba3 1302 	umull	r1, r3, r3, r2
 80042c8:	095b      	lsrs	r3, r3, #5
 80042ca:	2164      	movs	r1, #100	@ 0x64
 80042cc:	fb01 f303 	mul.w	r3, r1, r3
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	3332      	adds	r3, #50	@ 0x32
 80042d6:	4a08      	ldr	r2, [pc, #32]	@ (80042f8 <UART_SetConfig+0x4e4>)
 80042d8:	fba2 2303 	umull	r2, r3, r2, r3
 80042dc:	095b      	lsrs	r3, r3, #5
 80042de:	f003 020f 	and.w	r2, r3, #15
 80042e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4422      	add	r2, r4
 80042ea:	609a      	str	r2, [r3, #8]
}
 80042ec:	bf00      	nop
 80042ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80042f2:	46bd      	mov	sp, r7
 80042f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042f8:	51eb851f 	.word	0x51eb851f

080042fc <siprintf>:
 80042fc:	b40e      	push	{r1, r2, r3}
 80042fe:	b510      	push	{r4, lr}
 8004300:	b09d      	sub	sp, #116	@ 0x74
 8004302:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004304:	9002      	str	r0, [sp, #8]
 8004306:	9006      	str	r0, [sp, #24]
 8004308:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800430c:	480a      	ldr	r0, [pc, #40]	@ (8004338 <siprintf+0x3c>)
 800430e:	9107      	str	r1, [sp, #28]
 8004310:	9104      	str	r1, [sp, #16]
 8004312:	490a      	ldr	r1, [pc, #40]	@ (800433c <siprintf+0x40>)
 8004314:	f853 2b04 	ldr.w	r2, [r3], #4
 8004318:	9105      	str	r1, [sp, #20]
 800431a:	2400      	movs	r4, #0
 800431c:	a902      	add	r1, sp, #8
 800431e:	6800      	ldr	r0, [r0, #0]
 8004320:	9301      	str	r3, [sp, #4]
 8004322:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004324:	f000 f994 	bl	8004650 <_svfiprintf_r>
 8004328:	9b02      	ldr	r3, [sp, #8]
 800432a:	701c      	strb	r4, [r3, #0]
 800432c:	b01d      	add	sp, #116	@ 0x74
 800432e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004332:	b003      	add	sp, #12
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	20000010 	.word	0x20000010
 800433c:	ffff0208 	.word	0xffff0208

08004340 <memset>:
 8004340:	4402      	add	r2, r0
 8004342:	4603      	mov	r3, r0
 8004344:	4293      	cmp	r3, r2
 8004346:	d100      	bne.n	800434a <memset+0xa>
 8004348:	4770      	bx	lr
 800434a:	f803 1b01 	strb.w	r1, [r3], #1
 800434e:	e7f9      	b.n	8004344 <memset+0x4>

08004350 <__errno>:
 8004350:	4b01      	ldr	r3, [pc, #4]	@ (8004358 <__errno+0x8>)
 8004352:	6818      	ldr	r0, [r3, #0]
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	20000010 	.word	0x20000010

0800435c <__libc_init_array>:
 800435c:	b570      	push	{r4, r5, r6, lr}
 800435e:	4d0d      	ldr	r5, [pc, #52]	@ (8004394 <__libc_init_array+0x38>)
 8004360:	4c0d      	ldr	r4, [pc, #52]	@ (8004398 <__libc_init_array+0x3c>)
 8004362:	1b64      	subs	r4, r4, r5
 8004364:	10a4      	asrs	r4, r4, #2
 8004366:	2600      	movs	r6, #0
 8004368:	42a6      	cmp	r6, r4
 800436a:	d109      	bne.n	8004380 <__libc_init_array+0x24>
 800436c:	4d0b      	ldr	r5, [pc, #44]	@ (800439c <__libc_init_array+0x40>)
 800436e:	4c0c      	ldr	r4, [pc, #48]	@ (80043a0 <__libc_init_array+0x44>)
 8004370:	f001 f82c 	bl	80053cc <_init>
 8004374:	1b64      	subs	r4, r4, r5
 8004376:	10a4      	asrs	r4, r4, #2
 8004378:	2600      	movs	r6, #0
 800437a:	42a6      	cmp	r6, r4
 800437c:	d105      	bne.n	800438a <__libc_init_array+0x2e>
 800437e:	bd70      	pop	{r4, r5, r6, pc}
 8004380:	f855 3b04 	ldr.w	r3, [r5], #4
 8004384:	4798      	blx	r3
 8004386:	3601      	adds	r6, #1
 8004388:	e7ee      	b.n	8004368 <__libc_init_array+0xc>
 800438a:	f855 3b04 	ldr.w	r3, [r5], #4
 800438e:	4798      	blx	r3
 8004390:	3601      	adds	r6, #1
 8004392:	e7f2      	b.n	800437a <__libc_init_array+0x1e>
 8004394:	0800548c 	.word	0x0800548c
 8004398:	0800548c 	.word	0x0800548c
 800439c:	0800548c 	.word	0x0800548c
 80043a0:	08005490 	.word	0x08005490

080043a4 <__retarget_lock_acquire_recursive>:
 80043a4:	4770      	bx	lr

080043a6 <__retarget_lock_release_recursive>:
 80043a6:	4770      	bx	lr

080043a8 <_free_r>:
 80043a8:	b538      	push	{r3, r4, r5, lr}
 80043aa:	4605      	mov	r5, r0
 80043ac:	2900      	cmp	r1, #0
 80043ae:	d041      	beq.n	8004434 <_free_r+0x8c>
 80043b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043b4:	1f0c      	subs	r4, r1, #4
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	bfb8      	it	lt
 80043ba:	18e4      	addlt	r4, r4, r3
 80043bc:	f000 f8e0 	bl	8004580 <__malloc_lock>
 80043c0:	4a1d      	ldr	r2, [pc, #116]	@ (8004438 <_free_r+0x90>)
 80043c2:	6813      	ldr	r3, [r2, #0]
 80043c4:	b933      	cbnz	r3, 80043d4 <_free_r+0x2c>
 80043c6:	6063      	str	r3, [r4, #4]
 80043c8:	6014      	str	r4, [r2, #0]
 80043ca:	4628      	mov	r0, r5
 80043cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043d0:	f000 b8dc 	b.w	800458c <__malloc_unlock>
 80043d4:	42a3      	cmp	r3, r4
 80043d6:	d908      	bls.n	80043ea <_free_r+0x42>
 80043d8:	6820      	ldr	r0, [r4, #0]
 80043da:	1821      	adds	r1, r4, r0
 80043dc:	428b      	cmp	r3, r1
 80043de:	bf01      	itttt	eq
 80043e0:	6819      	ldreq	r1, [r3, #0]
 80043e2:	685b      	ldreq	r3, [r3, #4]
 80043e4:	1809      	addeq	r1, r1, r0
 80043e6:	6021      	streq	r1, [r4, #0]
 80043e8:	e7ed      	b.n	80043c6 <_free_r+0x1e>
 80043ea:	461a      	mov	r2, r3
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	b10b      	cbz	r3, 80043f4 <_free_r+0x4c>
 80043f0:	42a3      	cmp	r3, r4
 80043f2:	d9fa      	bls.n	80043ea <_free_r+0x42>
 80043f4:	6811      	ldr	r1, [r2, #0]
 80043f6:	1850      	adds	r0, r2, r1
 80043f8:	42a0      	cmp	r0, r4
 80043fa:	d10b      	bne.n	8004414 <_free_r+0x6c>
 80043fc:	6820      	ldr	r0, [r4, #0]
 80043fe:	4401      	add	r1, r0
 8004400:	1850      	adds	r0, r2, r1
 8004402:	4283      	cmp	r3, r0
 8004404:	6011      	str	r1, [r2, #0]
 8004406:	d1e0      	bne.n	80043ca <_free_r+0x22>
 8004408:	6818      	ldr	r0, [r3, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	6053      	str	r3, [r2, #4]
 800440e:	4408      	add	r0, r1
 8004410:	6010      	str	r0, [r2, #0]
 8004412:	e7da      	b.n	80043ca <_free_r+0x22>
 8004414:	d902      	bls.n	800441c <_free_r+0x74>
 8004416:	230c      	movs	r3, #12
 8004418:	602b      	str	r3, [r5, #0]
 800441a:	e7d6      	b.n	80043ca <_free_r+0x22>
 800441c:	6820      	ldr	r0, [r4, #0]
 800441e:	1821      	adds	r1, r4, r0
 8004420:	428b      	cmp	r3, r1
 8004422:	bf04      	itt	eq
 8004424:	6819      	ldreq	r1, [r3, #0]
 8004426:	685b      	ldreq	r3, [r3, #4]
 8004428:	6063      	str	r3, [r4, #4]
 800442a:	bf04      	itt	eq
 800442c:	1809      	addeq	r1, r1, r0
 800442e:	6021      	streq	r1, [r4, #0]
 8004430:	6054      	str	r4, [r2, #4]
 8004432:	e7ca      	b.n	80043ca <_free_r+0x22>
 8004434:	bd38      	pop	{r3, r4, r5, pc}
 8004436:	bf00      	nop
 8004438:	20000280 	.word	0x20000280

0800443c <sbrk_aligned>:
 800443c:	b570      	push	{r4, r5, r6, lr}
 800443e:	4e0f      	ldr	r6, [pc, #60]	@ (800447c <sbrk_aligned+0x40>)
 8004440:	460c      	mov	r4, r1
 8004442:	6831      	ldr	r1, [r6, #0]
 8004444:	4605      	mov	r5, r0
 8004446:	b911      	cbnz	r1, 800444e <sbrk_aligned+0x12>
 8004448:	f000 fba4 	bl	8004b94 <_sbrk_r>
 800444c:	6030      	str	r0, [r6, #0]
 800444e:	4621      	mov	r1, r4
 8004450:	4628      	mov	r0, r5
 8004452:	f000 fb9f 	bl	8004b94 <_sbrk_r>
 8004456:	1c43      	adds	r3, r0, #1
 8004458:	d103      	bne.n	8004462 <sbrk_aligned+0x26>
 800445a:	f04f 34ff 	mov.w	r4, #4294967295
 800445e:	4620      	mov	r0, r4
 8004460:	bd70      	pop	{r4, r5, r6, pc}
 8004462:	1cc4      	adds	r4, r0, #3
 8004464:	f024 0403 	bic.w	r4, r4, #3
 8004468:	42a0      	cmp	r0, r4
 800446a:	d0f8      	beq.n	800445e <sbrk_aligned+0x22>
 800446c:	1a21      	subs	r1, r4, r0
 800446e:	4628      	mov	r0, r5
 8004470:	f000 fb90 	bl	8004b94 <_sbrk_r>
 8004474:	3001      	adds	r0, #1
 8004476:	d1f2      	bne.n	800445e <sbrk_aligned+0x22>
 8004478:	e7ef      	b.n	800445a <sbrk_aligned+0x1e>
 800447a:	bf00      	nop
 800447c:	2000027c 	.word	0x2000027c

08004480 <_malloc_r>:
 8004480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004484:	1ccd      	adds	r5, r1, #3
 8004486:	f025 0503 	bic.w	r5, r5, #3
 800448a:	3508      	adds	r5, #8
 800448c:	2d0c      	cmp	r5, #12
 800448e:	bf38      	it	cc
 8004490:	250c      	movcc	r5, #12
 8004492:	2d00      	cmp	r5, #0
 8004494:	4606      	mov	r6, r0
 8004496:	db01      	blt.n	800449c <_malloc_r+0x1c>
 8004498:	42a9      	cmp	r1, r5
 800449a:	d904      	bls.n	80044a6 <_malloc_r+0x26>
 800449c:	230c      	movs	r3, #12
 800449e:	6033      	str	r3, [r6, #0]
 80044a0:	2000      	movs	r0, #0
 80044a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800457c <_malloc_r+0xfc>
 80044aa:	f000 f869 	bl	8004580 <__malloc_lock>
 80044ae:	f8d8 3000 	ldr.w	r3, [r8]
 80044b2:	461c      	mov	r4, r3
 80044b4:	bb44      	cbnz	r4, 8004508 <_malloc_r+0x88>
 80044b6:	4629      	mov	r1, r5
 80044b8:	4630      	mov	r0, r6
 80044ba:	f7ff ffbf 	bl	800443c <sbrk_aligned>
 80044be:	1c43      	adds	r3, r0, #1
 80044c0:	4604      	mov	r4, r0
 80044c2:	d158      	bne.n	8004576 <_malloc_r+0xf6>
 80044c4:	f8d8 4000 	ldr.w	r4, [r8]
 80044c8:	4627      	mov	r7, r4
 80044ca:	2f00      	cmp	r7, #0
 80044cc:	d143      	bne.n	8004556 <_malloc_r+0xd6>
 80044ce:	2c00      	cmp	r4, #0
 80044d0:	d04b      	beq.n	800456a <_malloc_r+0xea>
 80044d2:	6823      	ldr	r3, [r4, #0]
 80044d4:	4639      	mov	r1, r7
 80044d6:	4630      	mov	r0, r6
 80044d8:	eb04 0903 	add.w	r9, r4, r3
 80044dc:	f000 fb5a 	bl	8004b94 <_sbrk_r>
 80044e0:	4581      	cmp	r9, r0
 80044e2:	d142      	bne.n	800456a <_malloc_r+0xea>
 80044e4:	6821      	ldr	r1, [r4, #0]
 80044e6:	1a6d      	subs	r5, r5, r1
 80044e8:	4629      	mov	r1, r5
 80044ea:	4630      	mov	r0, r6
 80044ec:	f7ff ffa6 	bl	800443c <sbrk_aligned>
 80044f0:	3001      	adds	r0, #1
 80044f2:	d03a      	beq.n	800456a <_malloc_r+0xea>
 80044f4:	6823      	ldr	r3, [r4, #0]
 80044f6:	442b      	add	r3, r5
 80044f8:	6023      	str	r3, [r4, #0]
 80044fa:	f8d8 3000 	ldr.w	r3, [r8]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	bb62      	cbnz	r2, 800455c <_malloc_r+0xdc>
 8004502:	f8c8 7000 	str.w	r7, [r8]
 8004506:	e00f      	b.n	8004528 <_malloc_r+0xa8>
 8004508:	6822      	ldr	r2, [r4, #0]
 800450a:	1b52      	subs	r2, r2, r5
 800450c:	d420      	bmi.n	8004550 <_malloc_r+0xd0>
 800450e:	2a0b      	cmp	r2, #11
 8004510:	d917      	bls.n	8004542 <_malloc_r+0xc2>
 8004512:	1961      	adds	r1, r4, r5
 8004514:	42a3      	cmp	r3, r4
 8004516:	6025      	str	r5, [r4, #0]
 8004518:	bf18      	it	ne
 800451a:	6059      	strne	r1, [r3, #4]
 800451c:	6863      	ldr	r3, [r4, #4]
 800451e:	bf08      	it	eq
 8004520:	f8c8 1000 	streq.w	r1, [r8]
 8004524:	5162      	str	r2, [r4, r5]
 8004526:	604b      	str	r3, [r1, #4]
 8004528:	4630      	mov	r0, r6
 800452a:	f000 f82f 	bl	800458c <__malloc_unlock>
 800452e:	f104 000b 	add.w	r0, r4, #11
 8004532:	1d23      	adds	r3, r4, #4
 8004534:	f020 0007 	bic.w	r0, r0, #7
 8004538:	1ac2      	subs	r2, r0, r3
 800453a:	bf1c      	itt	ne
 800453c:	1a1b      	subne	r3, r3, r0
 800453e:	50a3      	strne	r3, [r4, r2]
 8004540:	e7af      	b.n	80044a2 <_malloc_r+0x22>
 8004542:	6862      	ldr	r2, [r4, #4]
 8004544:	42a3      	cmp	r3, r4
 8004546:	bf0c      	ite	eq
 8004548:	f8c8 2000 	streq.w	r2, [r8]
 800454c:	605a      	strne	r2, [r3, #4]
 800454e:	e7eb      	b.n	8004528 <_malloc_r+0xa8>
 8004550:	4623      	mov	r3, r4
 8004552:	6864      	ldr	r4, [r4, #4]
 8004554:	e7ae      	b.n	80044b4 <_malloc_r+0x34>
 8004556:	463c      	mov	r4, r7
 8004558:	687f      	ldr	r7, [r7, #4]
 800455a:	e7b6      	b.n	80044ca <_malloc_r+0x4a>
 800455c:	461a      	mov	r2, r3
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	42a3      	cmp	r3, r4
 8004562:	d1fb      	bne.n	800455c <_malloc_r+0xdc>
 8004564:	2300      	movs	r3, #0
 8004566:	6053      	str	r3, [r2, #4]
 8004568:	e7de      	b.n	8004528 <_malloc_r+0xa8>
 800456a:	230c      	movs	r3, #12
 800456c:	6033      	str	r3, [r6, #0]
 800456e:	4630      	mov	r0, r6
 8004570:	f000 f80c 	bl	800458c <__malloc_unlock>
 8004574:	e794      	b.n	80044a0 <_malloc_r+0x20>
 8004576:	6005      	str	r5, [r0, #0]
 8004578:	e7d6      	b.n	8004528 <_malloc_r+0xa8>
 800457a:	bf00      	nop
 800457c:	20000280 	.word	0x20000280

08004580 <__malloc_lock>:
 8004580:	4801      	ldr	r0, [pc, #4]	@ (8004588 <__malloc_lock+0x8>)
 8004582:	f7ff bf0f 	b.w	80043a4 <__retarget_lock_acquire_recursive>
 8004586:	bf00      	nop
 8004588:	20000278 	.word	0x20000278

0800458c <__malloc_unlock>:
 800458c:	4801      	ldr	r0, [pc, #4]	@ (8004594 <__malloc_unlock+0x8>)
 800458e:	f7ff bf0a 	b.w	80043a6 <__retarget_lock_release_recursive>
 8004592:	bf00      	nop
 8004594:	20000278 	.word	0x20000278

08004598 <__ssputs_r>:
 8004598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800459c:	688e      	ldr	r6, [r1, #8]
 800459e:	461f      	mov	r7, r3
 80045a0:	42be      	cmp	r6, r7
 80045a2:	680b      	ldr	r3, [r1, #0]
 80045a4:	4682      	mov	sl, r0
 80045a6:	460c      	mov	r4, r1
 80045a8:	4690      	mov	r8, r2
 80045aa:	d82d      	bhi.n	8004608 <__ssputs_r+0x70>
 80045ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80045b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80045b4:	d026      	beq.n	8004604 <__ssputs_r+0x6c>
 80045b6:	6965      	ldr	r5, [r4, #20]
 80045b8:	6909      	ldr	r1, [r1, #16]
 80045ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80045be:	eba3 0901 	sub.w	r9, r3, r1
 80045c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80045c6:	1c7b      	adds	r3, r7, #1
 80045c8:	444b      	add	r3, r9
 80045ca:	106d      	asrs	r5, r5, #1
 80045cc:	429d      	cmp	r5, r3
 80045ce:	bf38      	it	cc
 80045d0:	461d      	movcc	r5, r3
 80045d2:	0553      	lsls	r3, r2, #21
 80045d4:	d527      	bpl.n	8004626 <__ssputs_r+0x8e>
 80045d6:	4629      	mov	r1, r5
 80045d8:	f7ff ff52 	bl	8004480 <_malloc_r>
 80045dc:	4606      	mov	r6, r0
 80045de:	b360      	cbz	r0, 800463a <__ssputs_r+0xa2>
 80045e0:	6921      	ldr	r1, [r4, #16]
 80045e2:	464a      	mov	r2, r9
 80045e4:	f000 fae6 	bl	8004bb4 <memcpy>
 80045e8:	89a3      	ldrh	r3, [r4, #12]
 80045ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80045ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045f2:	81a3      	strh	r3, [r4, #12]
 80045f4:	6126      	str	r6, [r4, #16]
 80045f6:	6165      	str	r5, [r4, #20]
 80045f8:	444e      	add	r6, r9
 80045fa:	eba5 0509 	sub.w	r5, r5, r9
 80045fe:	6026      	str	r6, [r4, #0]
 8004600:	60a5      	str	r5, [r4, #8]
 8004602:	463e      	mov	r6, r7
 8004604:	42be      	cmp	r6, r7
 8004606:	d900      	bls.n	800460a <__ssputs_r+0x72>
 8004608:	463e      	mov	r6, r7
 800460a:	6820      	ldr	r0, [r4, #0]
 800460c:	4632      	mov	r2, r6
 800460e:	4641      	mov	r1, r8
 8004610:	f000 faa6 	bl	8004b60 <memmove>
 8004614:	68a3      	ldr	r3, [r4, #8]
 8004616:	1b9b      	subs	r3, r3, r6
 8004618:	60a3      	str	r3, [r4, #8]
 800461a:	6823      	ldr	r3, [r4, #0]
 800461c:	4433      	add	r3, r6
 800461e:	6023      	str	r3, [r4, #0]
 8004620:	2000      	movs	r0, #0
 8004622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004626:	462a      	mov	r2, r5
 8004628:	f000 fad2 	bl	8004bd0 <_realloc_r>
 800462c:	4606      	mov	r6, r0
 800462e:	2800      	cmp	r0, #0
 8004630:	d1e0      	bne.n	80045f4 <__ssputs_r+0x5c>
 8004632:	6921      	ldr	r1, [r4, #16]
 8004634:	4650      	mov	r0, sl
 8004636:	f7ff feb7 	bl	80043a8 <_free_r>
 800463a:	230c      	movs	r3, #12
 800463c:	f8ca 3000 	str.w	r3, [sl]
 8004640:	89a3      	ldrh	r3, [r4, #12]
 8004642:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004646:	81a3      	strh	r3, [r4, #12]
 8004648:	f04f 30ff 	mov.w	r0, #4294967295
 800464c:	e7e9      	b.n	8004622 <__ssputs_r+0x8a>
	...

08004650 <_svfiprintf_r>:
 8004650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004654:	4698      	mov	r8, r3
 8004656:	898b      	ldrh	r3, [r1, #12]
 8004658:	061b      	lsls	r3, r3, #24
 800465a:	b09d      	sub	sp, #116	@ 0x74
 800465c:	4607      	mov	r7, r0
 800465e:	460d      	mov	r5, r1
 8004660:	4614      	mov	r4, r2
 8004662:	d510      	bpl.n	8004686 <_svfiprintf_r+0x36>
 8004664:	690b      	ldr	r3, [r1, #16]
 8004666:	b973      	cbnz	r3, 8004686 <_svfiprintf_r+0x36>
 8004668:	2140      	movs	r1, #64	@ 0x40
 800466a:	f7ff ff09 	bl	8004480 <_malloc_r>
 800466e:	6028      	str	r0, [r5, #0]
 8004670:	6128      	str	r0, [r5, #16]
 8004672:	b930      	cbnz	r0, 8004682 <_svfiprintf_r+0x32>
 8004674:	230c      	movs	r3, #12
 8004676:	603b      	str	r3, [r7, #0]
 8004678:	f04f 30ff 	mov.w	r0, #4294967295
 800467c:	b01d      	add	sp, #116	@ 0x74
 800467e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004682:	2340      	movs	r3, #64	@ 0x40
 8004684:	616b      	str	r3, [r5, #20]
 8004686:	2300      	movs	r3, #0
 8004688:	9309      	str	r3, [sp, #36]	@ 0x24
 800468a:	2320      	movs	r3, #32
 800468c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004690:	f8cd 800c 	str.w	r8, [sp, #12]
 8004694:	2330      	movs	r3, #48	@ 0x30
 8004696:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004834 <_svfiprintf_r+0x1e4>
 800469a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800469e:	f04f 0901 	mov.w	r9, #1
 80046a2:	4623      	mov	r3, r4
 80046a4:	469a      	mov	sl, r3
 80046a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046aa:	b10a      	cbz	r2, 80046b0 <_svfiprintf_r+0x60>
 80046ac:	2a25      	cmp	r2, #37	@ 0x25
 80046ae:	d1f9      	bne.n	80046a4 <_svfiprintf_r+0x54>
 80046b0:	ebba 0b04 	subs.w	fp, sl, r4
 80046b4:	d00b      	beq.n	80046ce <_svfiprintf_r+0x7e>
 80046b6:	465b      	mov	r3, fp
 80046b8:	4622      	mov	r2, r4
 80046ba:	4629      	mov	r1, r5
 80046bc:	4638      	mov	r0, r7
 80046be:	f7ff ff6b 	bl	8004598 <__ssputs_r>
 80046c2:	3001      	adds	r0, #1
 80046c4:	f000 80a7 	beq.w	8004816 <_svfiprintf_r+0x1c6>
 80046c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046ca:	445a      	add	r2, fp
 80046cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80046ce:	f89a 3000 	ldrb.w	r3, [sl]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 809f 	beq.w	8004816 <_svfiprintf_r+0x1c6>
 80046d8:	2300      	movs	r3, #0
 80046da:	f04f 32ff 	mov.w	r2, #4294967295
 80046de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80046e2:	f10a 0a01 	add.w	sl, sl, #1
 80046e6:	9304      	str	r3, [sp, #16]
 80046e8:	9307      	str	r3, [sp, #28]
 80046ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80046ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80046f0:	4654      	mov	r4, sl
 80046f2:	2205      	movs	r2, #5
 80046f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046f8:	484e      	ldr	r0, [pc, #312]	@ (8004834 <_svfiprintf_r+0x1e4>)
 80046fa:	f7fb fd91 	bl	8000220 <memchr>
 80046fe:	9a04      	ldr	r2, [sp, #16]
 8004700:	b9d8      	cbnz	r0, 800473a <_svfiprintf_r+0xea>
 8004702:	06d0      	lsls	r0, r2, #27
 8004704:	bf44      	itt	mi
 8004706:	2320      	movmi	r3, #32
 8004708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800470c:	0711      	lsls	r1, r2, #28
 800470e:	bf44      	itt	mi
 8004710:	232b      	movmi	r3, #43	@ 0x2b
 8004712:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004716:	f89a 3000 	ldrb.w	r3, [sl]
 800471a:	2b2a      	cmp	r3, #42	@ 0x2a
 800471c:	d015      	beq.n	800474a <_svfiprintf_r+0xfa>
 800471e:	9a07      	ldr	r2, [sp, #28]
 8004720:	4654      	mov	r4, sl
 8004722:	2000      	movs	r0, #0
 8004724:	f04f 0c0a 	mov.w	ip, #10
 8004728:	4621      	mov	r1, r4
 800472a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800472e:	3b30      	subs	r3, #48	@ 0x30
 8004730:	2b09      	cmp	r3, #9
 8004732:	d94b      	bls.n	80047cc <_svfiprintf_r+0x17c>
 8004734:	b1b0      	cbz	r0, 8004764 <_svfiprintf_r+0x114>
 8004736:	9207      	str	r2, [sp, #28]
 8004738:	e014      	b.n	8004764 <_svfiprintf_r+0x114>
 800473a:	eba0 0308 	sub.w	r3, r0, r8
 800473e:	fa09 f303 	lsl.w	r3, r9, r3
 8004742:	4313      	orrs	r3, r2
 8004744:	9304      	str	r3, [sp, #16]
 8004746:	46a2      	mov	sl, r4
 8004748:	e7d2      	b.n	80046f0 <_svfiprintf_r+0xa0>
 800474a:	9b03      	ldr	r3, [sp, #12]
 800474c:	1d19      	adds	r1, r3, #4
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	9103      	str	r1, [sp, #12]
 8004752:	2b00      	cmp	r3, #0
 8004754:	bfbb      	ittet	lt
 8004756:	425b      	neglt	r3, r3
 8004758:	f042 0202 	orrlt.w	r2, r2, #2
 800475c:	9307      	strge	r3, [sp, #28]
 800475e:	9307      	strlt	r3, [sp, #28]
 8004760:	bfb8      	it	lt
 8004762:	9204      	strlt	r2, [sp, #16]
 8004764:	7823      	ldrb	r3, [r4, #0]
 8004766:	2b2e      	cmp	r3, #46	@ 0x2e
 8004768:	d10a      	bne.n	8004780 <_svfiprintf_r+0x130>
 800476a:	7863      	ldrb	r3, [r4, #1]
 800476c:	2b2a      	cmp	r3, #42	@ 0x2a
 800476e:	d132      	bne.n	80047d6 <_svfiprintf_r+0x186>
 8004770:	9b03      	ldr	r3, [sp, #12]
 8004772:	1d1a      	adds	r2, r3, #4
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	9203      	str	r2, [sp, #12]
 8004778:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800477c:	3402      	adds	r4, #2
 800477e:	9305      	str	r3, [sp, #20]
 8004780:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004844 <_svfiprintf_r+0x1f4>
 8004784:	7821      	ldrb	r1, [r4, #0]
 8004786:	2203      	movs	r2, #3
 8004788:	4650      	mov	r0, sl
 800478a:	f7fb fd49 	bl	8000220 <memchr>
 800478e:	b138      	cbz	r0, 80047a0 <_svfiprintf_r+0x150>
 8004790:	9b04      	ldr	r3, [sp, #16]
 8004792:	eba0 000a 	sub.w	r0, r0, sl
 8004796:	2240      	movs	r2, #64	@ 0x40
 8004798:	4082      	lsls	r2, r0
 800479a:	4313      	orrs	r3, r2
 800479c:	3401      	adds	r4, #1
 800479e:	9304      	str	r3, [sp, #16]
 80047a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047a4:	4824      	ldr	r0, [pc, #144]	@ (8004838 <_svfiprintf_r+0x1e8>)
 80047a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80047aa:	2206      	movs	r2, #6
 80047ac:	f7fb fd38 	bl	8000220 <memchr>
 80047b0:	2800      	cmp	r0, #0
 80047b2:	d036      	beq.n	8004822 <_svfiprintf_r+0x1d2>
 80047b4:	4b21      	ldr	r3, [pc, #132]	@ (800483c <_svfiprintf_r+0x1ec>)
 80047b6:	bb1b      	cbnz	r3, 8004800 <_svfiprintf_r+0x1b0>
 80047b8:	9b03      	ldr	r3, [sp, #12]
 80047ba:	3307      	adds	r3, #7
 80047bc:	f023 0307 	bic.w	r3, r3, #7
 80047c0:	3308      	adds	r3, #8
 80047c2:	9303      	str	r3, [sp, #12]
 80047c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047c6:	4433      	add	r3, r6
 80047c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80047ca:	e76a      	b.n	80046a2 <_svfiprintf_r+0x52>
 80047cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80047d0:	460c      	mov	r4, r1
 80047d2:	2001      	movs	r0, #1
 80047d4:	e7a8      	b.n	8004728 <_svfiprintf_r+0xd8>
 80047d6:	2300      	movs	r3, #0
 80047d8:	3401      	adds	r4, #1
 80047da:	9305      	str	r3, [sp, #20]
 80047dc:	4619      	mov	r1, r3
 80047de:	f04f 0c0a 	mov.w	ip, #10
 80047e2:	4620      	mov	r0, r4
 80047e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80047e8:	3a30      	subs	r2, #48	@ 0x30
 80047ea:	2a09      	cmp	r2, #9
 80047ec:	d903      	bls.n	80047f6 <_svfiprintf_r+0x1a6>
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d0c6      	beq.n	8004780 <_svfiprintf_r+0x130>
 80047f2:	9105      	str	r1, [sp, #20]
 80047f4:	e7c4      	b.n	8004780 <_svfiprintf_r+0x130>
 80047f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80047fa:	4604      	mov	r4, r0
 80047fc:	2301      	movs	r3, #1
 80047fe:	e7f0      	b.n	80047e2 <_svfiprintf_r+0x192>
 8004800:	ab03      	add	r3, sp, #12
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	462a      	mov	r2, r5
 8004806:	4b0e      	ldr	r3, [pc, #56]	@ (8004840 <_svfiprintf_r+0x1f0>)
 8004808:	a904      	add	r1, sp, #16
 800480a:	4638      	mov	r0, r7
 800480c:	f3af 8000 	nop.w
 8004810:	1c42      	adds	r2, r0, #1
 8004812:	4606      	mov	r6, r0
 8004814:	d1d6      	bne.n	80047c4 <_svfiprintf_r+0x174>
 8004816:	89ab      	ldrh	r3, [r5, #12]
 8004818:	065b      	lsls	r3, r3, #25
 800481a:	f53f af2d 	bmi.w	8004678 <_svfiprintf_r+0x28>
 800481e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004820:	e72c      	b.n	800467c <_svfiprintf_r+0x2c>
 8004822:	ab03      	add	r3, sp, #12
 8004824:	9300      	str	r3, [sp, #0]
 8004826:	462a      	mov	r2, r5
 8004828:	4b05      	ldr	r3, [pc, #20]	@ (8004840 <_svfiprintf_r+0x1f0>)
 800482a:	a904      	add	r1, sp, #16
 800482c:	4638      	mov	r0, r7
 800482e:	f000 f879 	bl	8004924 <_printf_i>
 8004832:	e7ed      	b.n	8004810 <_svfiprintf_r+0x1c0>
 8004834:	08005438 	.word	0x08005438
 8004838:	08005442 	.word	0x08005442
 800483c:	00000000 	.word	0x00000000
 8004840:	08004599 	.word	0x08004599
 8004844:	0800543e 	.word	0x0800543e

08004848 <_printf_common>:
 8004848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800484c:	4616      	mov	r6, r2
 800484e:	4698      	mov	r8, r3
 8004850:	688a      	ldr	r2, [r1, #8]
 8004852:	690b      	ldr	r3, [r1, #16]
 8004854:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004858:	4293      	cmp	r3, r2
 800485a:	bfb8      	it	lt
 800485c:	4613      	movlt	r3, r2
 800485e:	6033      	str	r3, [r6, #0]
 8004860:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004864:	4607      	mov	r7, r0
 8004866:	460c      	mov	r4, r1
 8004868:	b10a      	cbz	r2, 800486e <_printf_common+0x26>
 800486a:	3301      	adds	r3, #1
 800486c:	6033      	str	r3, [r6, #0]
 800486e:	6823      	ldr	r3, [r4, #0]
 8004870:	0699      	lsls	r1, r3, #26
 8004872:	bf42      	ittt	mi
 8004874:	6833      	ldrmi	r3, [r6, #0]
 8004876:	3302      	addmi	r3, #2
 8004878:	6033      	strmi	r3, [r6, #0]
 800487a:	6825      	ldr	r5, [r4, #0]
 800487c:	f015 0506 	ands.w	r5, r5, #6
 8004880:	d106      	bne.n	8004890 <_printf_common+0x48>
 8004882:	f104 0a19 	add.w	sl, r4, #25
 8004886:	68e3      	ldr	r3, [r4, #12]
 8004888:	6832      	ldr	r2, [r6, #0]
 800488a:	1a9b      	subs	r3, r3, r2
 800488c:	42ab      	cmp	r3, r5
 800488e:	dc26      	bgt.n	80048de <_printf_common+0x96>
 8004890:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004894:	6822      	ldr	r2, [r4, #0]
 8004896:	3b00      	subs	r3, #0
 8004898:	bf18      	it	ne
 800489a:	2301      	movne	r3, #1
 800489c:	0692      	lsls	r2, r2, #26
 800489e:	d42b      	bmi.n	80048f8 <_printf_common+0xb0>
 80048a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80048a4:	4641      	mov	r1, r8
 80048a6:	4638      	mov	r0, r7
 80048a8:	47c8      	blx	r9
 80048aa:	3001      	adds	r0, #1
 80048ac:	d01e      	beq.n	80048ec <_printf_common+0xa4>
 80048ae:	6823      	ldr	r3, [r4, #0]
 80048b0:	6922      	ldr	r2, [r4, #16]
 80048b2:	f003 0306 	and.w	r3, r3, #6
 80048b6:	2b04      	cmp	r3, #4
 80048b8:	bf02      	ittt	eq
 80048ba:	68e5      	ldreq	r5, [r4, #12]
 80048bc:	6833      	ldreq	r3, [r6, #0]
 80048be:	1aed      	subeq	r5, r5, r3
 80048c0:	68a3      	ldr	r3, [r4, #8]
 80048c2:	bf0c      	ite	eq
 80048c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048c8:	2500      	movne	r5, #0
 80048ca:	4293      	cmp	r3, r2
 80048cc:	bfc4      	itt	gt
 80048ce:	1a9b      	subgt	r3, r3, r2
 80048d0:	18ed      	addgt	r5, r5, r3
 80048d2:	2600      	movs	r6, #0
 80048d4:	341a      	adds	r4, #26
 80048d6:	42b5      	cmp	r5, r6
 80048d8:	d11a      	bne.n	8004910 <_printf_common+0xc8>
 80048da:	2000      	movs	r0, #0
 80048dc:	e008      	b.n	80048f0 <_printf_common+0xa8>
 80048de:	2301      	movs	r3, #1
 80048e0:	4652      	mov	r2, sl
 80048e2:	4641      	mov	r1, r8
 80048e4:	4638      	mov	r0, r7
 80048e6:	47c8      	blx	r9
 80048e8:	3001      	adds	r0, #1
 80048ea:	d103      	bne.n	80048f4 <_printf_common+0xac>
 80048ec:	f04f 30ff 	mov.w	r0, #4294967295
 80048f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048f4:	3501      	adds	r5, #1
 80048f6:	e7c6      	b.n	8004886 <_printf_common+0x3e>
 80048f8:	18e1      	adds	r1, r4, r3
 80048fa:	1c5a      	adds	r2, r3, #1
 80048fc:	2030      	movs	r0, #48	@ 0x30
 80048fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004902:	4422      	add	r2, r4
 8004904:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004908:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800490c:	3302      	adds	r3, #2
 800490e:	e7c7      	b.n	80048a0 <_printf_common+0x58>
 8004910:	2301      	movs	r3, #1
 8004912:	4622      	mov	r2, r4
 8004914:	4641      	mov	r1, r8
 8004916:	4638      	mov	r0, r7
 8004918:	47c8      	blx	r9
 800491a:	3001      	adds	r0, #1
 800491c:	d0e6      	beq.n	80048ec <_printf_common+0xa4>
 800491e:	3601      	adds	r6, #1
 8004920:	e7d9      	b.n	80048d6 <_printf_common+0x8e>
	...

08004924 <_printf_i>:
 8004924:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004928:	7e0f      	ldrb	r7, [r1, #24]
 800492a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800492c:	2f78      	cmp	r7, #120	@ 0x78
 800492e:	4691      	mov	r9, r2
 8004930:	4680      	mov	r8, r0
 8004932:	460c      	mov	r4, r1
 8004934:	469a      	mov	sl, r3
 8004936:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800493a:	d807      	bhi.n	800494c <_printf_i+0x28>
 800493c:	2f62      	cmp	r7, #98	@ 0x62
 800493e:	d80a      	bhi.n	8004956 <_printf_i+0x32>
 8004940:	2f00      	cmp	r7, #0
 8004942:	f000 80d1 	beq.w	8004ae8 <_printf_i+0x1c4>
 8004946:	2f58      	cmp	r7, #88	@ 0x58
 8004948:	f000 80b8 	beq.w	8004abc <_printf_i+0x198>
 800494c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004950:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004954:	e03a      	b.n	80049cc <_printf_i+0xa8>
 8004956:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800495a:	2b15      	cmp	r3, #21
 800495c:	d8f6      	bhi.n	800494c <_printf_i+0x28>
 800495e:	a101      	add	r1, pc, #4	@ (adr r1, 8004964 <_printf_i+0x40>)
 8004960:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004964:	080049bd 	.word	0x080049bd
 8004968:	080049d1 	.word	0x080049d1
 800496c:	0800494d 	.word	0x0800494d
 8004970:	0800494d 	.word	0x0800494d
 8004974:	0800494d 	.word	0x0800494d
 8004978:	0800494d 	.word	0x0800494d
 800497c:	080049d1 	.word	0x080049d1
 8004980:	0800494d 	.word	0x0800494d
 8004984:	0800494d 	.word	0x0800494d
 8004988:	0800494d 	.word	0x0800494d
 800498c:	0800494d 	.word	0x0800494d
 8004990:	08004acf 	.word	0x08004acf
 8004994:	080049fb 	.word	0x080049fb
 8004998:	08004a89 	.word	0x08004a89
 800499c:	0800494d 	.word	0x0800494d
 80049a0:	0800494d 	.word	0x0800494d
 80049a4:	08004af1 	.word	0x08004af1
 80049a8:	0800494d 	.word	0x0800494d
 80049ac:	080049fb 	.word	0x080049fb
 80049b0:	0800494d 	.word	0x0800494d
 80049b4:	0800494d 	.word	0x0800494d
 80049b8:	08004a91 	.word	0x08004a91
 80049bc:	6833      	ldr	r3, [r6, #0]
 80049be:	1d1a      	adds	r2, r3, #4
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6032      	str	r2, [r6, #0]
 80049c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049cc:	2301      	movs	r3, #1
 80049ce:	e09c      	b.n	8004b0a <_printf_i+0x1e6>
 80049d0:	6833      	ldr	r3, [r6, #0]
 80049d2:	6820      	ldr	r0, [r4, #0]
 80049d4:	1d19      	adds	r1, r3, #4
 80049d6:	6031      	str	r1, [r6, #0]
 80049d8:	0606      	lsls	r6, r0, #24
 80049da:	d501      	bpl.n	80049e0 <_printf_i+0xbc>
 80049dc:	681d      	ldr	r5, [r3, #0]
 80049de:	e003      	b.n	80049e8 <_printf_i+0xc4>
 80049e0:	0645      	lsls	r5, r0, #25
 80049e2:	d5fb      	bpl.n	80049dc <_printf_i+0xb8>
 80049e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049e8:	2d00      	cmp	r5, #0
 80049ea:	da03      	bge.n	80049f4 <_printf_i+0xd0>
 80049ec:	232d      	movs	r3, #45	@ 0x2d
 80049ee:	426d      	negs	r5, r5
 80049f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049f4:	4858      	ldr	r0, [pc, #352]	@ (8004b58 <_printf_i+0x234>)
 80049f6:	230a      	movs	r3, #10
 80049f8:	e011      	b.n	8004a1e <_printf_i+0xfa>
 80049fa:	6821      	ldr	r1, [r4, #0]
 80049fc:	6833      	ldr	r3, [r6, #0]
 80049fe:	0608      	lsls	r0, r1, #24
 8004a00:	f853 5b04 	ldr.w	r5, [r3], #4
 8004a04:	d402      	bmi.n	8004a0c <_printf_i+0xe8>
 8004a06:	0649      	lsls	r1, r1, #25
 8004a08:	bf48      	it	mi
 8004a0a:	b2ad      	uxthmi	r5, r5
 8004a0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a0e:	4852      	ldr	r0, [pc, #328]	@ (8004b58 <_printf_i+0x234>)
 8004a10:	6033      	str	r3, [r6, #0]
 8004a12:	bf14      	ite	ne
 8004a14:	230a      	movne	r3, #10
 8004a16:	2308      	moveq	r3, #8
 8004a18:	2100      	movs	r1, #0
 8004a1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a1e:	6866      	ldr	r6, [r4, #4]
 8004a20:	60a6      	str	r6, [r4, #8]
 8004a22:	2e00      	cmp	r6, #0
 8004a24:	db05      	blt.n	8004a32 <_printf_i+0x10e>
 8004a26:	6821      	ldr	r1, [r4, #0]
 8004a28:	432e      	orrs	r6, r5
 8004a2a:	f021 0104 	bic.w	r1, r1, #4
 8004a2e:	6021      	str	r1, [r4, #0]
 8004a30:	d04b      	beq.n	8004aca <_printf_i+0x1a6>
 8004a32:	4616      	mov	r6, r2
 8004a34:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a38:	fb03 5711 	mls	r7, r3, r1, r5
 8004a3c:	5dc7      	ldrb	r7, [r0, r7]
 8004a3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a42:	462f      	mov	r7, r5
 8004a44:	42bb      	cmp	r3, r7
 8004a46:	460d      	mov	r5, r1
 8004a48:	d9f4      	bls.n	8004a34 <_printf_i+0x110>
 8004a4a:	2b08      	cmp	r3, #8
 8004a4c:	d10b      	bne.n	8004a66 <_printf_i+0x142>
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	07df      	lsls	r7, r3, #31
 8004a52:	d508      	bpl.n	8004a66 <_printf_i+0x142>
 8004a54:	6923      	ldr	r3, [r4, #16]
 8004a56:	6861      	ldr	r1, [r4, #4]
 8004a58:	4299      	cmp	r1, r3
 8004a5a:	bfde      	ittt	le
 8004a5c:	2330      	movle	r3, #48	@ 0x30
 8004a5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a66:	1b92      	subs	r2, r2, r6
 8004a68:	6122      	str	r2, [r4, #16]
 8004a6a:	f8cd a000 	str.w	sl, [sp]
 8004a6e:	464b      	mov	r3, r9
 8004a70:	aa03      	add	r2, sp, #12
 8004a72:	4621      	mov	r1, r4
 8004a74:	4640      	mov	r0, r8
 8004a76:	f7ff fee7 	bl	8004848 <_printf_common>
 8004a7a:	3001      	adds	r0, #1
 8004a7c:	d14a      	bne.n	8004b14 <_printf_i+0x1f0>
 8004a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8004a82:	b004      	add	sp, #16
 8004a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a88:	6823      	ldr	r3, [r4, #0]
 8004a8a:	f043 0320 	orr.w	r3, r3, #32
 8004a8e:	6023      	str	r3, [r4, #0]
 8004a90:	4832      	ldr	r0, [pc, #200]	@ (8004b5c <_printf_i+0x238>)
 8004a92:	2778      	movs	r7, #120	@ 0x78
 8004a94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	6831      	ldr	r1, [r6, #0]
 8004a9c:	061f      	lsls	r7, r3, #24
 8004a9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004aa2:	d402      	bmi.n	8004aaa <_printf_i+0x186>
 8004aa4:	065f      	lsls	r7, r3, #25
 8004aa6:	bf48      	it	mi
 8004aa8:	b2ad      	uxthmi	r5, r5
 8004aaa:	6031      	str	r1, [r6, #0]
 8004aac:	07d9      	lsls	r1, r3, #31
 8004aae:	bf44      	itt	mi
 8004ab0:	f043 0320 	orrmi.w	r3, r3, #32
 8004ab4:	6023      	strmi	r3, [r4, #0]
 8004ab6:	b11d      	cbz	r5, 8004ac0 <_printf_i+0x19c>
 8004ab8:	2310      	movs	r3, #16
 8004aba:	e7ad      	b.n	8004a18 <_printf_i+0xf4>
 8004abc:	4826      	ldr	r0, [pc, #152]	@ (8004b58 <_printf_i+0x234>)
 8004abe:	e7e9      	b.n	8004a94 <_printf_i+0x170>
 8004ac0:	6823      	ldr	r3, [r4, #0]
 8004ac2:	f023 0320 	bic.w	r3, r3, #32
 8004ac6:	6023      	str	r3, [r4, #0]
 8004ac8:	e7f6      	b.n	8004ab8 <_printf_i+0x194>
 8004aca:	4616      	mov	r6, r2
 8004acc:	e7bd      	b.n	8004a4a <_printf_i+0x126>
 8004ace:	6833      	ldr	r3, [r6, #0]
 8004ad0:	6825      	ldr	r5, [r4, #0]
 8004ad2:	6961      	ldr	r1, [r4, #20]
 8004ad4:	1d18      	adds	r0, r3, #4
 8004ad6:	6030      	str	r0, [r6, #0]
 8004ad8:	062e      	lsls	r6, r5, #24
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	d501      	bpl.n	8004ae2 <_printf_i+0x1be>
 8004ade:	6019      	str	r1, [r3, #0]
 8004ae0:	e002      	b.n	8004ae8 <_printf_i+0x1c4>
 8004ae2:	0668      	lsls	r0, r5, #25
 8004ae4:	d5fb      	bpl.n	8004ade <_printf_i+0x1ba>
 8004ae6:	8019      	strh	r1, [r3, #0]
 8004ae8:	2300      	movs	r3, #0
 8004aea:	6123      	str	r3, [r4, #16]
 8004aec:	4616      	mov	r6, r2
 8004aee:	e7bc      	b.n	8004a6a <_printf_i+0x146>
 8004af0:	6833      	ldr	r3, [r6, #0]
 8004af2:	1d1a      	adds	r2, r3, #4
 8004af4:	6032      	str	r2, [r6, #0]
 8004af6:	681e      	ldr	r6, [r3, #0]
 8004af8:	6862      	ldr	r2, [r4, #4]
 8004afa:	2100      	movs	r1, #0
 8004afc:	4630      	mov	r0, r6
 8004afe:	f7fb fb8f 	bl	8000220 <memchr>
 8004b02:	b108      	cbz	r0, 8004b08 <_printf_i+0x1e4>
 8004b04:	1b80      	subs	r0, r0, r6
 8004b06:	6060      	str	r0, [r4, #4]
 8004b08:	6863      	ldr	r3, [r4, #4]
 8004b0a:	6123      	str	r3, [r4, #16]
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b12:	e7aa      	b.n	8004a6a <_printf_i+0x146>
 8004b14:	6923      	ldr	r3, [r4, #16]
 8004b16:	4632      	mov	r2, r6
 8004b18:	4649      	mov	r1, r9
 8004b1a:	4640      	mov	r0, r8
 8004b1c:	47d0      	blx	sl
 8004b1e:	3001      	adds	r0, #1
 8004b20:	d0ad      	beq.n	8004a7e <_printf_i+0x15a>
 8004b22:	6823      	ldr	r3, [r4, #0]
 8004b24:	079b      	lsls	r3, r3, #30
 8004b26:	d413      	bmi.n	8004b50 <_printf_i+0x22c>
 8004b28:	68e0      	ldr	r0, [r4, #12]
 8004b2a:	9b03      	ldr	r3, [sp, #12]
 8004b2c:	4298      	cmp	r0, r3
 8004b2e:	bfb8      	it	lt
 8004b30:	4618      	movlt	r0, r3
 8004b32:	e7a6      	b.n	8004a82 <_printf_i+0x15e>
 8004b34:	2301      	movs	r3, #1
 8004b36:	4632      	mov	r2, r6
 8004b38:	4649      	mov	r1, r9
 8004b3a:	4640      	mov	r0, r8
 8004b3c:	47d0      	blx	sl
 8004b3e:	3001      	adds	r0, #1
 8004b40:	d09d      	beq.n	8004a7e <_printf_i+0x15a>
 8004b42:	3501      	adds	r5, #1
 8004b44:	68e3      	ldr	r3, [r4, #12]
 8004b46:	9903      	ldr	r1, [sp, #12]
 8004b48:	1a5b      	subs	r3, r3, r1
 8004b4a:	42ab      	cmp	r3, r5
 8004b4c:	dcf2      	bgt.n	8004b34 <_printf_i+0x210>
 8004b4e:	e7eb      	b.n	8004b28 <_printf_i+0x204>
 8004b50:	2500      	movs	r5, #0
 8004b52:	f104 0619 	add.w	r6, r4, #25
 8004b56:	e7f5      	b.n	8004b44 <_printf_i+0x220>
 8004b58:	08005449 	.word	0x08005449
 8004b5c:	0800545a 	.word	0x0800545a

08004b60 <memmove>:
 8004b60:	4288      	cmp	r0, r1
 8004b62:	b510      	push	{r4, lr}
 8004b64:	eb01 0402 	add.w	r4, r1, r2
 8004b68:	d902      	bls.n	8004b70 <memmove+0x10>
 8004b6a:	4284      	cmp	r4, r0
 8004b6c:	4623      	mov	r3, r4
 8004b6e:	d807      	bhi.n	8004b80 <memmove+0x20>
 8004b70:	1e43      	subs	r3, r0, #1
 8004b72:	42a1      	cmp	r1, r4
 8004b74:	d008      	beq.n	8004b88 <memmove+0x28>
 8004b76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b7e:	e7f8      	b.n	8004b72 <memmove+0x12>
 8004b80:	4402      	add	r2, r0
 8004b82:	4601      	mov	r1, r0
 8004b84:	428a      	cmp	r2, r1
 8004b86:	d100      	bne.n	8004b8a <memmove+0x2a>
 8004b88:	bd10      	pop	{r4, pc}
 8004b8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b92:	e7f7      	b.n	8004b84 <memmove+0x24>

08004b94 <_sbrk_r>:
 8004b94:	b538      	push	{r3, r4, r5, lr}
 8004b96:	4d06      	ldr	r5, [pc, #24]	@ (8004bb0 <_sbrk_r+0x1c>)
 8004b98:	2300      	movs	r3, #0
 8004b9a:	4604      	mov	r4, r0
 8004b9c:	4608      	mov	r0, r1
 8004b9e:	602b      	str	r3, [r5, #0]
 8004ba0:	f7fc fdde 	bl	8001760 <_sbrk>
 8004ba4:	1c43      	adds	r3, r0, #1
 8004ba6:	d102      	bne.n	8004bae <_sbrk_r+0x1a>
 8004ba8:	682b      	ldr	r3, [r5, #0]
 8004baa:	b103      	cbz	r3, 8004bae <_sbrk_r+0x1a>
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	bd38      	pop	{r3, r4, r5, pc}
 8004bb0:	20000274 	.word	0x20000274

08004bb4 <memcpy>:
 8004bb4:	440a      	add	r2, r1
 8004bb6:	4291      	cmp	r1, r2
 8004bb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bbc:	d100      	bne.n	8004bc0 <memcpy+0xc>
 8004bbe:	4770      	bx	lr
 8004bc0:	b510      	push	{r4, lr}
 8004bc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bca:	4291      	cmp	r1, r2
 8004bcc:	d1f9      	bne.n	8004bc2 <memcpy+0xe>
 8004bce:	bd10      	pop	{r4, pc}

08004bd0 <_realloc_r>:
 8004bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd4:	4607      	mov	r7, r0
 8004bd6:	4614      	mov	r4, r2
 8004bd8:	460d      	mov	r5, r1
 8004bda:	b921      	cbnz	r1, 8004be6 <_realloc_r+0x16>
 8004bdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004be0:	4611      	mov	r1, r2
 8004be2:	f7ff bc4d 	b.w	8004480 <_malloc_r>
 8004be6:	b92a      	cbnz	r2, 8004bf4 <_realloc_r+0x24>
 8004be8:	f7ff fbde 	bl	80043a8 <_free_r>
 8004bec:	4625      	mov	r5, r4
 8004bee:	4628      	mov	r0, r5
 8004bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bf4:	f000 f81a 	bl	8004c2c <_malloc_usable_size_r>
 8004bf8:	4284      	cmp	r4, r0
 8004bfa:	4606      	mov	r6, r0
 8004bfc:	d802      	bhi.n	8004c04 <_realloc_r+0x34>
 8004bfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004c02:	d8f4      	bhi.n	8004bee <_realloc_r+0x1e>
 8004c04:	4621      	mov	r1, r4
 8004c06:	4638      	mov	r0, r7
 8004c08:	f7ff fc3a 	bl	8004480 <_malloc_r>
 8004c0c:	4680      	mov	r8, r0
 8004c0e:	b908      	cbnz	r0, 8004c14 <_realloc_r+0x44>
 8004c10:	4645      	mov	r5, r8
 8004c12:	e7ec      	b.n	8004bee <_realloc_r+0x1e>
 8004c14:	42b4      	cmp	r4, r6
 8004c16:	4622      	mov	r2, r4
 8004c18:	4629      	mov	r1, r5
 8004c1a:	bf28      	it	cs
 8004c1c:	4632      	movcs	r2, r6
 8004c1e:	f7ff ffc9 	bl	8004bb4 <memcpy>
 8004c22:	4629      	mov	r1, r5
 8004c24:	4638      	mov	r0, r7
 8004c26:	f7ff fbbf 	bl	80043a8 <_free_r>
 8004c2a:	e7f1      	b.n	8004c10 <_realloc_r+0x40>

08004c2c <_malloc_usable_size_r>:
 8004c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c30:	1f18      	subs	r0, r3, #4
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	bfbc      	itt	lt
 8004c36:	580b      	ldrlt	r3, [r1, r0]
 8004c38:	18c0      	addlt	r0, r0, r3
 8004c3a:	4770      	bx	lr

08004c3c <powf>:
 8004c3c:	b508      	push	{r3, lr}
 8004c3e:	ed2d 8b04 	vpush	{d8-d9}
 8004c42:	eeb0 8a60 	vmov.f32	s16, s1
 8004c46:	eeb0 9a40 	vmov.f32	s18, s0
 8004c4a:	f000 f859 	bl	8004d00 <__ieee754_powf>
 8004c4e:	eeb4 8a48 	vcmp.f32	s16, s16
 8004c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c56:	eef0 8a40 	vmov.f32	s17, s0
 8004c5a:	d63e      	bvs.n	8004cda <powf+0x9e>
 8004c5c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8004c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c64:	d112      	bne.n	8004c8c <powf+0x50>
 8004c66:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c6e:	d039      	beq.n	8004ce4 <powf+0xa8>
 8004c70:	eeb0 0a48 	vmov.f32	s0, s16
 8004c74:	f000 f839 	bl	8004cea <finitef>
 8004c78:	b378      	cbz	r0, 8004cda <powf+0x9e>
 8004c7a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c82:	d52a      	bpl.n	8004cda <powf+0x9e>
 8004c84:	f7ff fb64 	bl	8004350 <__errno>
 8004c88:	2322      	movs	r3, #34	@ 0x22
 8004c8a:	e014      	b.n	8004cb6 <powf+0x7a>
 8004c8c:	f000 f82d 	bl	8004cea <finitef>
 8004c90:	b998      	cbnz	r0, 8004cba <powf+0x7e>
 8004c92:	eeb0 0a49 	vmov.f32	s0, s18
 8004c96:	f000 f828 	bl	8004cea <finitef>
 8004c9a:	b170      	cbz	r0, 8004cba <powf+0x7e>
 8004c9c:	eeb0 0a48 	vmov.f32	s0, s16
 8004ca0:	f000 f823 	bl	8004cea <finitef>
 8004ca4:	b148      	cbz	r0, 8004cba <powf+0x7e>
 8004ca6:	eef4 8a68 	vcmp.f32	s17, s17
 8004caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cae:	d7e9      	bvc.n	8004c84 <powf+0x48>
 8004cb0:	f7ff fb4e 	bl	8004350 <__errno>
 8004cb4:	2321      	movs	r3, #33	@ 0x21
 8004cb6:	6003      	str	r3, [r0, #0]
 8004cb8:	e00f      	b.n	8004cda <powf+0x9e>
 8004cba:	eef5 8a40 	vcmp.f32	s17, #0.0
 8004cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cc2:	d10a      	bne.n	8004cda <powf+0x9e>
 8004cc4:	eeb0 0a49 	vmov.f32	s0, s18
 8004cc8:	f000 f80f 	bl	8004cea <finitef>
 8004ccc:	b128      	cbz	r0, 8004cda <powf+0x9e>
 8004cce:	eeb0 0a48 	vmov.f32	s0, s16
 8004cd2:	f000 f80a 	bl	8004cea <finitef>
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	d1d4      	bne.n	8004c84 <powf+0x48>
 8004cda:	eeb0 0a68 	vmov.f32	s0, s17
 8004cde:	ecbd 8b04 	vpop	{d8-d9}
 8004ce2:	bd08      	pop	{r3, pc}
 8004ce4:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8004ce8:	e7f7      	b.n	8004cda <powf+0x9e>

08004cea <finitef>:
 8004cea:	ee10 3a10 	vmov	r3, s0
 8004cee:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8004cf2:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004cf6:	bfac      	ite	ge
 8004cf8:	2000      	movge	r0, #0
 8004cfa:	2001      	movlt	r0, #1
 8004cfc:	4770      	bx	lr
	...

08004d00 <__ieee754_powf>:
 8004d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d04:	ee10 4a90 	vmov	r4, s1
 8004d08:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8004d0c:	ed2d 8b02 	vpush	{d8}
 8004d10:	ee10 6a10 	vmov	r6, s0
 8004d14:	eeb0 8a40 	vmov.f32	s16, s0
 8004d18:	eef0 8a60 	vmov.f32	s17, s1
 8004d1c:	d10c      	bne.n	8004d38 <__ieee754_powf+0x38>
 8004d1e:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8004d22:	0076      	lsls	r6, r6, #1
 8004d24:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8004d28:	f240 8274 	bls.w	8005214 <__ieee754_powf+0x514>
 8004d2c:	ee38 0a28 	vadd.f32	s0, s16, s17
 8004d30:	ecbd 8b02 	vpop	{d8}
 8004d34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d38:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8004d3c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8004d40:	d802      	bhi.n	8004d48 <__ieee754_powf+0x48>
 8004d42:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8004d46:	d908      	bls.n	8004d5a <__ieee754_powf+0x5a>
 8004d48:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8004d4c:	d1ee      	bne.n	8004d2c <__ieee754_powf+0x2c>
 8004d4e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8004d52:	0064      	lsls	r4, r4, #1
 8004d54:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8004d58:	e7e6      	b.n	8004d28 <__ieee754_powf+0x28>
 8004d5a:	2e00      	cmp	r6, #0
 8004d5c:	da1f      	bge.n	8004d9e <__ieee754_powf+0x9e>
 8004d5e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8004d62:	f080 8260 	bcs.w	8005226 <__ieee754_powf+0x526>
 8004d66:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8004d6a:	d32f      	bcc.n	8004dcc <__ieee754_powf+0xcc>
 8004d6c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8004d70:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8004d74:	fa49 f503 	asr.w	r5, r9, r3
 8004d78:	fa05 f303 	lsl.w	r3, r5, r3
 8004d7c:	454b      	cmp	r3, r9
 8004d7e:	d123      	bne.n	8004dc8 <__ieee754_powf+0xc8>
 8004d80:	f005 0501 	and.w	r5, r5, #1
 8004d84:	f1c5 0502 	rsb	r5, r5, #2
 8004d88:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8004d8c:	d11f      	bne.n	8004dce <__ieee754_powf+0xce>
 8004d8e:	2c00      	cmp	r4, #0
 8004d90:	f280 8246 	bge.w	8005220 <__ieee754_powf+0x520>
 8004d94:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004d98:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8004d9c:	e7c8      	b.n	8004d30 <__ieee754_powf+0x30>
 8004d9e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8004da2:	d111      	bne.n	8004dc8 <__ieee754_powf+0xc8>
 8004da4:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8004da8:	f000 8234 	beq.w	8005214 <__ieee754_powf+0x514>
 8004dac:	d906      	bls.n	8004dbc <__ieee754_powf+0xbc>
 8004dae:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80050c4 <__ieee754_powf+0x3c4>
 8004db2:	2c00      	cmp	r4, #0
 8004db4:	bfa8      	it	ge
 8004db6:	eeb0 0a68 	vmovge.f32	s0, s17
 8004dba:	e7b9      	b.n	8004d30 <__ieee754_powf+0x30>
 8004dbc:	2c00      	cmp	r4, #0
 8004dbe:	f280 822c 	bge.w	800521a <__ieee754_powf+0x51a>
 8004dc2:	eeb1 0a68 	vneg.f32	s0, s17
 8004dc6:	e7b3      	b.n	8004d30 <__ieee754_powf+0x30>
 8004dc8:	2500      	movs	r5, #0
 8004dca:	e7dd      	b.n	8004d88 <__ieee754_powf+0x88>
 8004dcc:	2500      	movs	r5, #0
 8004dce:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8004dd2:	d102      	bne.n	8004dda <__ieee754_powf+0xda>
 8004dd4:	ee28 0a08 	vmul.f32	s0, s16, s16
 8004dd8:	e7aa      	b.n	8004d30 <__ieee754_powf+0x30>
 8004dda:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8004dde:	f040 8227 	bne.w	8005230 <__ieee754_powf+0x530>
 8004de2:	2e00      	cmp	r6, #0
 8004de4:	f2c0 8224 	blt.w	8005230 <__ieee754_powf+0x530>
 8004de8:	eeb0 0a48 	vmov.f32	s0, s16
 8004dec:	ecbd 8b02 	vpop	{d8}
 8004df0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004df4:	f000 bae6 	b.w	80053c4 <__ieee754_sqrtf>
 8004df8:	2d01      	cmp	r5, #1
 8004dfa:	d199      	bne.n	8004d30 <__ieee754_powf+0x30>
 8004dfc:	eeb1 0a40 	vneg.f32	s0, s0
 8004e00:	e796      	b.n	8004d30 <__ieee754_powf+0x30>
 8004e02:	0ff0      	lsrs	r0, r6, #31
 8004e04:	3801      	subs	r0, #1
 8004e06:	ea55 0300 	orrs.w	r3, r5, r0
 8004e0a:	d104      	bne.n	8004e16 <__ieee754_powf+0x116>
 8004e0c:	ee38 8a48 	vsub.f32	s16, s16, s16
 8004e10:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8004e14:	e78c      	b.n	8004d30 <__ieee754_powf+0x30>
 8004e16:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8004e1a:	d96d      	bls.n	8004ef8 <__ieee754_powf+0x1f8>
 8004e1c:	4baa      	ldr	r3, [pc, #680]	@ (80050c8 <__ieee754_powf+0x3c8>)
 8004e1e:	4598      	cmp	r8, r3
 8004e20:	d808      	bhi.n	8004e34 <__ieee754_powf+0x134>
 8004e22:	2c00      	cmp	r4, #0
 8004e24:	da0b      	bge.n	8004e3e <__ieee754_powf+0x13e>
 8004e26:	2000      	movs	r0, #0
 8004e28:	ecbd 8b02 	vpop	{d8}
 8004e2c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e30:	f000 bac2 	b.w	80053b8 <__math_oflowf>
 8004e34:	4ba5      	ldr	r3, [pc, #660]	@ (80050cc <__ieee754_powf+0x3cc>)
 8004e36:	4598      	cmp	r8, r3
 8004e38:	d908      	bls.n	8004e4c <__ieee754_powf+0x14c>
 8004e3a:	2c00      	cmp	r4, #0
 8004e3c:	dcf3      	bgt.n	8004e26 <__ieee754_powf+0x126>
 8004e3e:	2000      	movs	r0, #0
 8004e40:	ecbd 8b02 	vpop	{d8}
 8004e44:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e48:	f000 bab0 	b.w	80053ac <__math_uflowf>
 8004e4c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004e50:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004e54:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80050d0 <__ieee754_powf+0x3d0>
 8004e58:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8004e5c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8004e60:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004e64:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8004e68:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004e6c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80050d4 <__ieee754_powf+0x3d4>
 8004e70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e74:	eddf 7a98 	vldr	s15, [pc, #608]	@ 80050d8 <__ieee754_powf+0x3d8>
 8004e78:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8004e7c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80050dc <__ieee754_powf+0x3dc>
 8004e80:	eee0 7a07 	vfma.f32	s15, s0, s14
 8004e84:	eeb0 7a67 	vmov.f32	s14, s15
 8004e88:	eea0 7a26 	vfma.f32	s14, s0, s13
 8004e8c:	ee17 3a10 	vmov	r3, s14
 8004e90:	f36f 030b 	bfc	r3, #0, #12
 8004e94:	ee07 3a10 	vmov	s14, r3
 8004e98:	eeb0 6a47 	vmov.f32	s12, s14
 8004e9c:	eea0 6a66 	vfms.f32	s12, s0, s13
 8004ea0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004ea4:	3d01      	subs	r5, #1
 8004ea6:	4305      	orrs	r5, r0
 8004ea8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004eac:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8004eb0:	f36f 040b 	bfc	r4, #0, #12
 8004eb4:	bf18      	it	ne
 8004eb6:	eeb0 8a66 	vmovne.f32	s16, s13
 8004eba:	ee06 4a90 	vmov	s13, r4
 8004ebe:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8004ec2:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8004ec6:	ee67 7a26 	vmul.f32	s15, s14, s13
 8004eca:	eee6 0a07 	vfma.f32	s1, s12, s14
 8004ece:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8004ed2:	ee17 1a10 	vmov	r1, s14
 8004ed6:	2900      	cmp	r1, #0
 8004ed8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004edc:	f340 80dd 	ble.w	800509a <__ieee754_powf+0x39a>
 8004ee0:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8004ee4:	f240 80ca 	bls.w	800507c <__ieee754_powf+0x37c>
 8004ee8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef0:	bf4c      	ite	mi
 8004ef2:	2001      	movmi	r0, #1
 8004ef4:	2000      	movpl	r0, #0
 8004ef6:	e797      	b.n	8004e28 <__ieee754_powf+0x128>
 8004ef8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8004efc:	bf01      	itttt	eq
 8004efe:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80050e0 <__ieee754_powf+0x3e0>
 8004f02:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8004f06:	f06f 0317 	mvneq.w	r3, #23
 8004f0a:	ee17 7a90 	vmoveq	r7, s15
 8004f0e:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8004f12:	bf18      	it	ne
 8004f14:	2300      	movne	r3, #0
 8004f16:	3a7f      	subs	r2, #127	@ 0x7f
 8004f18:	441a      	add	r2, r3
 8004f1a:	4b72      	ldr	r3, [pc, #456]	@ (80050e4 <__ieee754_powf+0x3e4>)
 8004f1c:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8004f20:	429f      	cmp	r7, r3
 8004f22:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8004f26:	dd06      	ble.n	8004f36 <__ieee754_powf+0x236>
 8004f28:	4b6f      	ldr	r3, [pc, #444]	@ (80050e8 <__ieee754_powf+0x3e8>)
 8004f2a:	429f      	cmp	r7, r3
 8004f2c:	f340 80a4 	ble.w	8005078 <__ieee754_powf+0x378>
 8004f30:	3201      	adds	r2, #1
 8004f32:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8004f36:	2600      	movs	r6, #0
 8004f38:	4b6c      	ldr	r3, [pc, #432]	@ (80050ec <__ieee754_powf+0x3ec>)
 8004f3a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8004f3e:	ee07 1a10 	vmov	s14, r1
 8004f42:	edd3 5a00 	vldr	s11, [r3]
 8004f46:	4b6a      	ldr	r3, [pc, #424]	@ (80050f0 <__ieee754_powf+0x3f0>)
 8004f48:	ee75 7a87 	vadd.f32	s15, s11, s14
 8004f4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f50:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8004f54:	1049      	asrs	r1, r1, #1
 8004f56:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8004f5a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8004f5e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8004f62:	ee37 6a65 	vsub.f32	s12, s14, s11
 8004f66:	ee07 1a90 	vmov	s15, r1
 8004f6a:	ee26 5a24 	vmul.f32	s10, s12, s9
 8004f6e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8004f72:	ee15 7a10 	vmov	r7, s10
 8004f76:	401f      	ands	r7, r3
 8004f78:	ee06 7a90 	vmov	s13, r7
 8004f7c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8004f80:	ee37 7a65 	vsub.f32	s14, s14, s11
 8004f84:	ee65 7a05 	vmul.f32	s15, s10, s10
 8004f88:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8004f8c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80050f4 <__ieee754_powf+0x3f4>
 8004f90:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80050f8 <__ieee754_powf+0x3f8>
 8004f94:	eee7 5a87 	vfma.f32	s11, s15, s14
 8004f98:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80050fc <__ieee754_powf+0x3fc>
 8004f9c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8004fa0:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80050d0 <__ieee754_powf+0x3d0>
 8004fa4:	eee7 5a27 	vfma.f32	s11, s14, s15
 8004fa8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8005100 <__ieee754_powf+0x400>
 8004fac:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8004fb0:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8005104 <__ieee754_powf+0x404>
 8004fb4:	ee26 6a24 	vmul.f32	s12, s12, s9
 8004fb8:	eee7 5a27 	vfma.f32	s11, s14, s15
 8004fbc:	ee35 7a26 	vadd.f32	s14, s10, s13
 8004fc0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8004fc4:	ee27 7a06 	vmul.f32	s14, s14, s12
 8004fc8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8004fcc:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8004fd0:	eef0 5a67 	vmov.f32	s11, s15
 8004fd4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8004fd8:	ee75 5a87 	vadd.f32	s11, s11, s14
 8004fdc:	ee15 1a90 	vmov	r1, s11
 8004fe0:	4019      	ands	r1, r3
 8004fe2:	ee05 1a90 	vmov	s11, r1
 8004fe6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8004fea:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8004fee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ff2:	ee67 7a85 	vmul.f32	s15, s15, s10
 8004ff6:	eee6 7a25 	vfma.f32	s15, s12, s11
 8004ffa:	eeb0 6a67 	vmov.f32	s12, s15
 8004ffe:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8005002:	ee16 1a10 	vmov	r1, s12
 8005006:	4019      	ands	r1, r3
 8005008:	ee06 1a10 	vmov	s12, r1
 800500c:	eeb0 7a46 	vmov.f32	s14, s12
 8005010:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8005014:	493c      	ldr	r1, [pc, #240]	@ (8005108 <__ieee754_powf+0x408>)
 8005016:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800501a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800501e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800510c <__ieee754_powf+0x40c>
 8005022:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8005110 <__ieee754_powf+0x410>
 8005026:	ee67 7a87 	vmul.f32	s15, s15, s14
 800502a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8005114 <__ieee754_powf+0x414>
 800502e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005032:	ed91 7a00 	vldr	s14, [r1]
 8005036:	ee77 7a87 	vadd.f32	s15, s15, s14
 800503a:	ee07 2a10 	vmov	s14, r2
 800503e:	4a36      	ldr	r2, [pc, #216]	@ (8005118 <__ieee754_powf+0x418>)
 8005040:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8005044:	eeb0 7a67 	vmov.f32	s14, s15
 8005048:	eea6 7a25 	vfma.f32	s14, s12, s11
 800504c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8005050:	ed92 5a00 	vldr	s10, [r2]
 8005054:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005058:	ee37 7a26 	vadd.f32	s14, s14, s13
 800505c:	ee17 2a10 	vmov	r2, s14
 8005060:	401a      	ands	r2, r3
 8005062:	ee07 2a10 	vmov	s14, r2
 8005066:	ee77 6a66 	vsub.f32	s13, s14, s13
 800506a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800506e:	eee6 6a65 	vfms.f32	s13, s12, s11
 8005072:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005076:	e715      	b.n	8004ea4 <__ieee754_powf+0x1a4>
 8005078:	2601      	movs	r6, #1
 800507a:	e75d      	b.n	8004f38 <__ieee754_powf+0x238>
 800507c:	d152      	bne.n	8005124 <__ieee754_powf+0x424>
 800507e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800511c <__ieee754_powf+0x41c>
 8005082:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005086:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800508a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800508e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005092:	f73f af29 	bgt.w	8004ee8 <__ieee754_powf+0x1e8>
 8005096:	2386      	movs	r3, #134	@ 0x86
 8005098:	e048      	b.n	800512c <__ieee754_powf+0x42c>
 800509a:	4a21      	ldr	r2, [pc, #132]	@ (8005120 <__ieee754_powf+0x420>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d907      	bls.n	80050b0 <__ieee754_powf+0x3b0>
 80050a0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80050a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a8:	bf4c      	ite	mi
 80050aa:	2001      	movmi	r0, #1
 80050ac:	2000      	movpl	r0, #0
 80050ae:	e6c7      	b.n	8004e40 <__ieee754_powf+0x140>
 80050b0:	d138      	bne.n	8005124 <__ieee754_powf+0x424>
 80050b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80050b6:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80050ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050be:	dbea      	blt.n	8005096 <__ieee754_powf+0x396>
 80050c0:	e7ee      	b.n	80050a0 <__ieee754_powf+0x3a0>
 80050c2:	bf00      	nop
 80050c4:	00000000 	.word	0x00000000
 80050c8:	3f7ffff3 	.word	0x3f7ffff3
 80050cc:	3f800007 	.word	0x3f800007
 80050d0:	3eaaaaab 	.word	0x3eaaaaab
 80050d4:	3fb8aa00 	.word	0x3fb8aa00
 80050d8:	3fb8aa3b 	.word	0x3fb8aa3b
 80050dc:	36eca570 	.word	0x36eca570
 80050e0:	4b800000 	.word	0x4b800000
 80050e4:	001cc471 	.word	0x001cc471
 80050e8:	005db3d6 	.word	0x005db3d6
 80050ec:	0800547c 	.word	0x0800547c
 80050f0:	fffff000 	.word	0xfffff000
 80050f4:	3e6c3255 	.word	0x3e6c3255
 80050f8:	3e53f142 	.word	0x3e53f142
 80050fc:	3e8ba305 	.word	0x3e8ba305
 8005100:	3edb6db7 	.word	0x3edb6db7
 8005104:	3f19999a 	.word	0x3f19999a
 8005108:	0800546c 	.word	0x0800546c
 800510c:	3f76384f 	.word	0x3f76384f
 8005110:	3f763800 	.word	0x3f763800
 8005114:	369dc3a0 	.word	0x369dc3a0
 8005118:	08005474 	.word	0x08005474
 800511c:	3338aa3c 	.word	0x3338aa3c
 8005120:	43160000 	.word	0x43160000
 8005124:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8005128:	d96f      	bls.n	800520a <__ieee754_powf+0x50a>
 800512a:	15db      	asrs	r3, r3, #23
 800512c:	3b7e      	subs	r3, #126	@ 0x7e
 800512e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8005132:	4118      	asrs	r0, r3
 8005134:	4408      	add	r0, r1
 8005136:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800513a:	4a4e      	ldr	r2, [pc, #312]	@ (8005274 <__ieee754_powf+0x574>)
 800513c:	3b7f      	subs	r3, #127	@ 0x7f
 800513e:	411a      	asrs	r2, r3
 8005140:	4002      	ands	r2, r0
 8005142:	ee07 2a10 	vmov	s14, r2
 8005146:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800514a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800514e:	f1c3 0317 	rsb	r3, r3, #23
 8005152:	4118      	asrs	r0, r3
 8005154:	2900      	cmp	r1, #0
 8005156:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800515a:	bfb8      	it	lt
 800515c:	4240      	neglt	r0, r0
 800515e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8005162:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8005278 <__ieee754_powf+0x578>
 8005166:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800527c <__ieee754_powf+0x57c>
 800516a:	ee16 3a90 	vmov	r3, s13
 800516e:	f36f 030b 	bfc	r3, #0, #12
 8005172:	ee06 3a90 	vmov	s13, r3
 8005176:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800517a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800517e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8005182:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8005280 <__ieee754_powf+0x580>
 8005186:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800518a:	eee0 7a87 	vfma.f32	s15, s1, s14
 800518e:	eeb0 7a67 	vmov.f32	s14, s15
 8005192:	eea6 7a86 	vfma.f32	s14, s13, s12
 8005196:	eef0 5a47 	vmov.f32	s11, s14
 800519a:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800519e:	ee67 6a07 	vmul.f32	s13, s14, s14
 80051a2:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80051a6:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8005284 <__ieee754_powf+0x584>
 80051aa:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8005288 <__ieee754_powf+0x588>
 80051ae:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80051b2:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800528c <__ieee754_powf+0x58c>
 80051b6:	eee6 5a26 	vfma.f32	s11, s12, s13
 80051ba:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8005290 <__ieee754_powf+0x590>
 80051be:	eea5 6aa6 	vfma.f32	s12, s11, s13
 80051c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005294 <__ieee754_powf+0x594>
 80051c6:	eee6 5a26 	vfma.f32	s11, s12, s13
 80051ca:	eeb0 6a47 	vmov.f32	s12, s14
 80051ce:	eea5 6ae6 	vfms.f32	s12, s11, s13
 80051d2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80051d6:	ee67 5a06 	vmul.f32	s11, s14, s12
 80051da:	ee36 6a66 	vsub.f32	s12, s12, s13
 80051de:	eee7 7a27 	vfma.f32	s15, s14, s15
 80051e2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80051e6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80051ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80051ee:	ee30 0a67 	vsub.f32	s0, s0, s15
 80051f2:	ee10 3a10 	vmov	r3, s0
 80051f6:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80051fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051fe:	da06      	bge.n	800520e <__ieee754_powf+0x50e>
 8005200:	f000 f854 	bl	80052ac <scalbnf>
 8005204:	ee20 0a08 	vmul.f32	s0, s0, s16
 8005208:	e592      	b.n	8004d30 <__ieee754_powf+0x30>
 800520a:	2000      	movs	r0, #0
 800520c:	e7a7      	b.n	800515e <__ieee754_powf+0x45e>
 800520e:	ee00 3a10 	vmov	s0, r3
 8005212:	e7f7      	b.n	8005204 <__ieee754_powf+0x504>
 8005214:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005218:	e58a      	b.n	8004d30 <__ieee754_powf+0x30>
 800521a:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8005298 <__ieee754_powf+0x598>
 800521e:	e587      	b.n	8004d30 <__ieee754_powf+0x30>
 8005220:	eeb0 0a48 	vmov.f32	s0, s16
 8005224:	e584      	b.n	8004d30 <__ieee754_powf+0x30>
 8005226:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800522a:	f43f adbb 	beq.w	8004da4 <__ieee754_powf+0xa4>
 800522e:	2502      	movs	r5, #2
 8005230:	eeb0 0a48 	vmov.f32	s0, s16
 8005234:	f000 f832 	bl	800529c <fabsf>
 8005238:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800523c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8005240:	4647      	mov	r7, r8
 8005242:	d003      	beq.n	800524c <__ieee754_powf+0x54c>
 8005244:	f1b8 0f00 	cmp.w	r8, #0
 8005248:	f47f addb 	bne.w	8004e02 <__ieee754_powf+0x102>
 800524c:	2c00      	cmp	r4, #0
 800524e:	bfbc      	itt	lt
 8005250:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8005254:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8005258:	2e00      	cmp	r6, #0
 800525a:	f6bf ad69 	bge.w	8004d30 <__ieee754_powf+0x30>
 800525e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8005262:	ea58 0805 	orrs.w	r8, r8, r5
 8005266:	f47f adc7 	bne.w	8004df8 <__ieee754_powf+0xf8>
 800526a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800526e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8005272:	e55d      	b.n	8004d30 <__ieee754_powf+0x30>
 8005274:	ff800000 	.word	0xff800000
 8005278:	3f317218 	.word	0x3f317218
 800527c:	3f317200 	.word	0x3f317200
 8005280:	35bfbe8c 	.word	0x35bfbe8c
 8005284:	b5ddea0e 	.word	0xb5ddea0e
 8005288:	3331bb4c 	.word	0x3331bb4c
 800528c:	388ab355 	.word	0x388ab355
 8005290:	bb360b61 	.word	0xbb360b61
 8005294:	3e2aaaab 	.word	0x3e2aaaab
 8005298:	00000000 	.word	0x00000000

0800529c <fabsf>:
 800529c:	ee10 3a10 	vmov	r3, s0
 80052a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80052a4:	ee00 3a10 	vmov	s0, r3
 80052a8:	4770      	bx	lr
	...

080052ac <scalbnf>:
 80052ac:	ee10 3a10 	vmov	r3, s0
 80052b0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80052b4:	d02b      	beq.n	800530e <scalbnf+0x62>
 80052b6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80052ba:	d302      	bcc.n	80052c2 <scalbnf+0x16>
 80052bc:	ee30 0a00 	vadd.f32	s0, s0, s0
 80052c0:	4770      	bx	lr
 80052c2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80052c6:	d123      	bne.n	8005310 <scalbnf+0x64>
 80052c8:	4b24      	ldr	r3, [pc, #144]	@ (800535c <scalbnf+0xb0>)
 80052ca:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005360 <scalbnf+0xb4>
 80052ce:	4298      	cmp	r0, r3
 80052d0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80052d4:	db17      	blt.n	8005306 <scalbnf+0x5a>
 80052d6:	ee10 3a10 	vmov	r3, s0
 80052da:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80052de:	3a19      	subs	r2, #25
 80052e0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80052e4:	4288      	cmp	r0, r1
 80052e6:	dd15      	ble.n	8005314 <scalbnf+0x68>
 80052e8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8005364 <scalbnf+0xb8>
 80052ec:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8005368 <scalbnf+0xbc>
 80052f0:	ee10 3a10 	vmov	r3, s0
 80052f4:	eeb0 7a67 	vmov.f32	s14, s15
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	bfb8      	it	lt
 80052fc:	eef0 7a66 	vmovlt.f32	s15, s13
 8005300:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005304:	4770      	bx	lr
 8005306:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800536c <scalbnf+0xc0>
 800530a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800530e:	4770      	bx	lr
 8005310:	0dd2      	lsrs	r2, r2, #23
 8005312:	e7e5      	b.n	80052e0 <scalbnf+0x34>
 8005314:	4410      	add	r0, r2
 8005316:	28fe      	cmp	r0, #254	@ 0xfe
 8005318:	dce6      	bgt.n	80052e8 <scalbnf+0x3c>
 800531a:	2800      	cmp	r0, #0
 800531c:	dd06      	ble.n	800532c <scalbnf+0x80>
 800531e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005322:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005326:	ee00 3a10 	vmov	s0, r3
 800532a:	4770      	bx	lr
 800532c:	f110 0f16 	cmn.w	r0, #22
 8005330:	da09      	bge.n	8005346 <scalbnf+0x9a>
 8005332:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800536c <scalbnf+0xc0>
 8005336:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005370 <scalbnf+0xc4>
 800533a:	ee10 3a10 	vmov	r3, s0
 800533e:	eeb0 7a67 	vmov.f32	s14, s15
 8005342:	2b00      	cmp	r3, #0
 8005344:	e7d9      	b.n	80052fa <scalbnf+0x4e>
 8005346:	3019      	adds	r0, #25
 8005348:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800534c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005350:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005374 <scalbnf+0xc8>
 8005354:	ee07 3a90 	vmov	s15, r3
 8005358:	e7d7      	b.n	800530a <scalbnf+0x5e>
 800535a:	bf00      	nop
 800535c:	ffff3cb0 	.word	0xffff3cb0
 8005360:	4c000000 	.word	0x4c000000
 8005364:	7149f2ca 	.word	0x7149f2ca
 8005368:	f149f2ca 	.word	0xf149f2ca
 800536c:	0da24260 	.word	0x0da24260
 8005370:	8da24260 	.word	0x8da24260
 8005374:	33000000 	.word	0x33000000

08005378 <with_errnof>:
 8005378:	b510      	push	{r4, lr}
 800537a:	ed2d 8b02 	vpush	{d8}
 800537e:	eeb0 8a40 	vmov.f32	s16, s0
 8005382:	4604      	mov	r4, r0
 8005384:	f7fe ffe4 	bl	8004350 <__errno>
 8005388:	eeb0 0a48 	vmov.f32	s0, s16
 800538c:	ecbd 8b02 	vpop	{d8}
 8005390:	6004      	str	r4, [r0, #0]
 8005392:	bd10      	pop	{r4, pc}

08005394 <xflowf>:
 8005394:	b130      	cbz	r0, 80053a4 <xflowf+0x10>
 8005396:	eef1 7a40 	vneg.f32	s15, s0
 800539a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800539e:	2022      	movs	r0, #34	@ 0x22
 80053a0:	f7ff bfea 	b.w	8005378 <with_errnof>
 80053a4:	eef0 7a40 	vmov.f32	s15, s0
 80053a8:	e7f7      	b.n	800539a <xflowf+0x6>
	...

080053ac <__math_uflowf>:
 80053ac:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80053b4 <__math_uflowf+0x8>
 80053b0:	f7ff bff0 	b.w	8005394 <xflowf>
 80053b4:	10000000 	.word	0x10000000

080053b8 <__math_oflowf>:
 80053b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80053c0 <__math_oflowf+0x8>
 80053bc:	f7ff bfea 	b.w	8005394 <xflowf>
 80053c0:	70000000 	.word	0x70000000

080053c4 <__ieee754_sqrtf>:
 80053c4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80053c8:	4770      	bx	lr
	...

080053cc <_init>:
 80053cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ce:	bf00      	nop
 80053d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053d2:	bc08      	pop	{r3}
 80053d4:	469e      	mov	lr, r3
 80053d6:	4770      	bx	lr

080053d8 <_fini>:
 80053d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053da:	bf00      	nop
 80053dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053de:	bc08      	pop	{r3}
 80053e0:	469e      	mov	lr, r3
 80053e2:	4770      	bx	lr
