{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700725975336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700725975336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:52:55 2023 " "Processing started: Thu Nov 23 15:52:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700725975336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700725975336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmos_lcd -c cmos_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_lcd -c cmos_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700725975336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1700725975699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/key.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_fifo_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_cmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/lcd_rgb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/lcd_rgb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rgb_top " "Found entity 1: lcd_rgb_top" {  } { { "../rtl/lcd/lcd_rgb_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/lcd_rgb_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/cmos_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/cmos_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_lcd " "Found entity 1: cmos_lcd" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/rd_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/rd_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_id " "Found entity 1: rd_id" {  } { { "../rtl/lcd/rd_id.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/rd_id.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/lcd/clk_div.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart/uart_tx.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart/uart_rx.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975783 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rs232.v(59) " "Verilog HDL Expression warning at rs232.v(59): truncated literal to match 2 bits" {  } { { "../rtl/uart/rs232.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/rs232.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1700725975791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "../rtl/uart/rs232.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/rs232.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975793 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../sim/tb_uart_tx.v " "Can't analyze file -- file ../sim/tb_uart_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1700725975793 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../sim/tb_uart_rx.v " "Can't analyze file -- file ../sim/tb_uart_rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1700725975793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/ov5640_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_data " "Found entity 1: ov5640_data" {  } { { "../rtl/ov5640/ov5640_data.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/ov5640_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picture_size.v(24) " "Verilog HDL information at picture_size.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/ov5640/picture_size.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/picture_size.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1700725975811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/picture_size.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/picture_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_size " "Found entity 1: picture_size" {  } { { "../rtl/ov5640/picture_size.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/picture_size.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/servo_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/servo_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo_dri " "Found entity 1: servo_dri" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/image_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/image_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_top " "Found entity 1: image_top" {  } { { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/ycbcr_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/ycbcr_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ycbcr_disp " "Found entity 1: ycbcr_disp" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/erode_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/erode_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 erode_disp " "Found entity 1: erode_disp" {  } { { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/binarization.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/binarization.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarization " "Found entity 1: binarization" {  } { { "../rtl/image/binarization.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/binarization.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/dialate_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/dialate_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dialate_disp " "Found entity 1: dialate_disp" {  } { { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/matrix_3x3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/matrix_3x3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_3x3_16bit " "Found entity 1: matrix_3x3_16bit" {  } { { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/shift_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/shift_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ip " "Found entity 1: shift_ip" {  } { { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/coordinate.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/coordinate.v" { { "Info" "ISGN_ENTITY_NAME" "1 coordinate " "Found entity 1: coordinate" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725975844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725975844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_vsync cmos_lcd.v(201) " "Verilog HDL Implicit Net warning at cmos_lcd.v(201): created implicit net for \"cmos_frame_vsync\"" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725975844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_href cmos_lcd.v(202) " "Verilog HDL Implicit Net warning at cmos_lcd.v(202): created implicit net for \"cmos_frame_href\"" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725975844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lcd_clk cmos_lcd.v(228) " "Verilog HDL Implicit Net warning at cmos_lcd.v(228): created implicit net for \"lcd_clk\"" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725975844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coor_valid_flag cmos_lcd.v(338) " "Verilog HDL Implicit Net warning at cmos_lcd.v(338): created implicit net for \"coor_valid_flag\"" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725975852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmos_lcd " "Elaborating entity \"cmos_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700725975945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/cmos_lcd.v" "pll_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 10 " "Parameter \"clk3_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 7 " "Parameter \"clk3_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725975986 ""}  } { { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725975986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture_size picture_size:picture_size_inst " "Elaborating entity \"picture_size\" for hierarchy \"picture_size:picture_size_inst\"" {  } { { "../rtl/cmos_lcd.v" "picture_size_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_cfg ov5640_cfg:ov5640_cfg_inst " "Elaborating entity \"ov5640_cfg\" for hierarchy \"ov5640_cfg:ov5640_cfg_inst\"" {  } { { "../rtl/cmos_lcd.v" "ov5640_cfg_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:i2c_dri_inst " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:i2c_dri_inst\"" {  } { { "../rtl/cmos_lcd.v" "i2c_dri_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 9 i2c_dri.v(60) " "Verilog HDL assignment warning at i2c_dri.v(60): truncated value with size 27 to match size of target (9)" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725976057 "|cmos_lcd|i2c_dri:i2c_dri_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_data ov5640_data:ov5640_data_inst " "Elaborating entity \"ov5640_data\" for hierarchy \"ov5640_data:ov5640_data_inst\"" {  } { { "../rtl/cmos_lcd.v" "ov5640_data_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "../rtl/cmos_lcd.v" "sdram_top_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_fifo_ctrl.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976126 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725976126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g_gray2bin" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_brp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_msb" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nnl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_fifo_ctrl.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976600 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725976600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_aol1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_aol1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_aol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_controller.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rgb_top lcd_rgb_top:lcd_rgb_top_inst " "Elaborating entity \"lcd_rgb_top\" for hierarchy \"lcd_rgb_top:lcd_rgb_top_inst\"" {  } { { "../rtl/cmos_lcd.v" "lcd_rgb_top_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst " "Elaborating entity \"clk_div\" for hierarchy \"lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\"" {  } { { "../rtl/lcd/lcd_rgb_top.v" "clk_div_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/lcd_rgb_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_id lcd_rgb_top:lcd_rgb_top_inst\|rd_id:rd_id_inst " "Elaborating entity \"rd_id\" for hierarchy \"lcd_rgb_top:lcd_rgb_top_inst\|rd_id:rd_id_inst\"" {  } { { "../rtl/lcd/lcd_rgb_top.v" "rd_id_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/lcd_rgb_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_rgb_top:lcd_rgb_top_inst\|lcd_driver:lcd_driver_inst " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_rgb_top:lcd_rgb_top_inst\|lcd_driver:lcd_driver_inst\"" {  } { { "../rtl/lcd/lcd_rgb_top.v" "lcd_driver_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/lcd_rgb_top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 lcd_driver.v(95) " "Verilog HDL assignment warning at lcd_driver.v(95): truncated value with size 11 to match size of target (1)" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/lcd_driver.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725976729 "|cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_top image_top:image_top_inst " "Elaborating entity \"image_top\" for hierarchy \"image_top:image_top_inst\"" {  } { { "../rtl/cmos_lcd.v" "image_top_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 image_top:image_top_inst\|rs232:rs232_inst " "Elaborating entity \"rs232\" for hierarchy \"image_top:image_top_inst\|rs232:rs232_inst\"" {  } { { "../rtl/image/image_top.v" "rs232_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx image_top:image_top_inst\|rs232:rs232_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"image_top:image_top_inst\|rs232:rs232_inst\|uart_tx:uart_tx_inst\"" {  } { { "../rtl/uart/rs232.v" "uart_tx_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/rs232.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx image_top:image_top_inst\|rs232:rs232_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"image_top:image_top_inst\|rs232:rs232_inst\|uart_rx:uart_rx_inst\"" {  } { { "../rtl/uart/rs232.v" "uart_rx_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/rs232.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key image_top:image_top_inst\|key:key_inst " "Elaborating entity \"key\" for hierarchy \"image_top:image_top_inst\|key:key_inst\"" {  } { { "../rtl/image/image_top.v" "key_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key.v(23) " "Verilog HDL assignment warning at key.v(23): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/key.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/key.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725976760 "|cmos_lcd|image_top:image_top_inst|key:key_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ycbcr_disp image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst " "Elaborating entity \"ycbcr_disp\" for hierarchy \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\"" {  } { { "../rtl/image/image_top.v" "ycbcr_disp_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ycbcr_disp.v(56) " "Verilog HDL assignment warning at ycbcr_disp.v(56): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725976768 "|cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ycbcr_disp.v(57) " "Verilog HDL assignment warning at ycbcr_disp.v(57): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725976768 "|cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ycbcr_disp.v(58) " "Verilog HDL assignment warning at ycbcr_disp.v(58): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725976770 "|cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarization image_top:image_top_inst\|binarization:binarization_inst " "Elaborating entity \"binarization\" for hierarchy \"image_top:image_top_inst\|binarization:binarization_inst\"" {  } { { "../rtl/image/image_top.v" "binarization_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erode_disp image_top:image_top_inst\|erode_disp:erode_disp_inst " "Elaborating entity \"erode_disp\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\"" {  } { { "../rtl/image/image_top.v" "erode_disp_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_3x3_16bit image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst " "Elaborating entity \"matrix_3x3_16bit\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\"" {  } { { "../rtl/image/erode_disp.v" "matrix_3x3_16bit_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_ip image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst " "Elaborating entity \"shift_ip\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\"" {  } { { "../rtl/image/matrix_3x3_16bit.v" "shift_ip_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "ipcore/shift_ip.v" "ALTSHIFT_TAPS_component" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725976811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976811 ""}  } { { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725976811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ksv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ksv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ksv " "Found entity 1: shift_taps_ksv" {  } { { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ksv image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated " "Elaborating entity \"shift_taps_ksv\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ka1 " "Found entity 1: altsyncram_3ka1" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ka1 image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2 " "Elaborating entity \"altsyncram_3ka1\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\"" {  } { { "db/shift_taps_ksv.tdf" "altsyncram2" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cntr_auf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725976964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725976964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_ksv.tdf" "cntr1" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725976964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725977014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725977014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cntr_auf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725977014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dialate_disp image_top:image_top_inst\|dialate_disp:dialate_disp_inst " "Elaborating entity \"dialate_disp\" for hierarchy \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\"" {  } { { "../rtl/image/image_top.v" "dialate_disp_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725977014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordinate image_top:image_top_inst\|coordinate:coordinate_inst " "Elaborating entity \"coordinate\" for hierarchy \"image_top:image_top_inst\|coordinate:coordinate_inst\"" {  } { { "../rtl/image/image_top.v" "coordinate_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725977035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_en_i_pos coordinate.v(23) " "Verilog HDL or VHDL warning at coordinate.v(23): object \"data_en_i_pos\" assigned a value but never read" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700725977035 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_i_pos coordinate.v(26) " "Verilog HDL or VHDL warning at coordinate.v(26): object \"vsync_i_pos\" assigned a value but never read" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700725977035 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "coordinate.v(45) " "Verilog HDL warning at coordinate.v(45): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 45 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1700725977035 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinate.v(153) " "Verilog HDL assignment warning at coordinate.v(153): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725977035 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinate.v(154) " "Verilog HDL assignment warning at coordinate.v(154): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725977035 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_dri servo_dri:servo_dri_inst " "Elaborating entity \"servo_dri\" for hierarchy \"servo_dri:servo_dri_inst\"" {  } { { "../rtl/cmos_lcd.v" "servo_dri_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725977035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(56) " "Verilog HDL assignment warning at servo_dri.v(56): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725977043 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(58) " "Verilog HDL assignment warning at servo_dri.v(58): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725977043 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(72) " "Verilog HDL assignment warning at servo_dri.v(72): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725977043 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(74) " "Verilog HDL assignment warning at servo_dri.v(74): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700725977043 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1700725977208 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1700725977208 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1700725977208 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[1\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 68 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[2\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 98 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[3\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 128 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[4\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 158 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[5\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 188 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[6\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 218 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[7\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 248 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[8\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 278 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[9\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 308 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[10\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 338 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[11\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 368 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[12\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 398 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[13\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 428 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[14\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 458 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[15\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 488 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[17\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 548 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[18\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[18\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 578 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[19\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[19\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 608 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[20\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[20\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 638 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[21\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[21\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 668 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[22\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[22\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 698 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[23\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[23\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 728 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[24\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[24\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 758 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[25\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[25\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 788 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[26\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[26\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 818 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[27\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[27\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 848 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[28\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[28\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 878 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[29\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[29\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 908 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[30\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[30\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 938 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[31\] " "Synthesized away node \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[31\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 968 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v" 49 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 224 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[1\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 68 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[2\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 98 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[3\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 128 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[4\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 158 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[5\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 188 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[6\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 218 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[7\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 248 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[8\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 278 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[9\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 308 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[10\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 338 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[11\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 368 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[12\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 398 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[13\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 428 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[14\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 458 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[15\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 488 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[17\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 548 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[18\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[18\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 578 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[19\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[19\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 608 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[20\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[20\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 638 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[21\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[21\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 668 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[22\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[22\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 698 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[23\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[23\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 728 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[24\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[24\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 758 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[25\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[25\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 788 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[26\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[26\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 818 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[27\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[27\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 848 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[28\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[28\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 878 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[29\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[29\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 908 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[30\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[30\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 938 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[31\] " "Synthesized away node \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\|q_b\[31\]\"" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf" 968 2 0 } } { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v" 79 0 0 } } { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v" 61 0 0 } } { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v" 56 0 0 } } { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v" 186 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 339 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725977265 "|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1700725977265 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1700725977265 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_top:image_top_inst\|coordinate:coordinate_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_top:image_top_inst\|coordinate:coordinate_inst\|Div0\"" {  } { { "../rtl/image/coordinate.v" "Div0" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978666 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "servo_dri:servo_dri_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"servo_dri:servo_dri_inst\|Div0\"" {  } { { "../rtl/servo_dri.v" "Div0" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978666 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "servo_dri:servo_dri_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"servo_dri:servo_dri_inst\|Div1\"" {  } { { "../rtl/servo_dri.v" "Div1" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978666 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_top:image_top_inst\|coordinate:coordinate_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_top:image_top_inst\|coordinate:coordinate_inst\|Div1\"" {  } { { "../rtl/image/coordinate.v" "Div1" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978666 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|Mult3\"" {  } { { "../rtl/image/ycbcr_disp.v" "Mult3" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978666 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|Mult4\"" {  } { { "../rtl/image/ycbcr_disp.v" "Mult4" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978666 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|Mult1\"" {  } { { "../rtl/image/ycbcr_disp.v" "Mult1" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978666 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|Mult6\"" {  } { { "../rtl/image/ycbcr_disp.v" "Mult6" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 81 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978666 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1700725978666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_top:image_top_inst\|coordinate:coordinate_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|coordinate:coordinate_inst\|lpm_divide:Div0\"" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_top:image_top_inst\|coordinate:coordinate_inst\|lpm_divide:Div0 " "Instantiated megafunction \"image_top:image_top_inst\|coordinate:coordinate_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725978696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725978696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725978696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725978696 ""}  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725978696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725978745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725978745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725978757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725978757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725978808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725978808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725978867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725978867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725978914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725978914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servo_dri:servo_dri_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"servo_dri:servo_dri_inst\|lpm_divide:Div0\"" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725978921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servo_dri:servo_dri_inst\|lpm_divide:Div0 " "Instantiated megafunction \"servo_dri:servo_dri_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725978921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725978921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725978921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725978921 ""}  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725978921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725978972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725978972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725978982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725978982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725979022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725979022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\"" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979073 ""}  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725979073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\|multcore:mult_core image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 77 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 77 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979120 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 77 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725979186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725979186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\|altshift:external_latency_ffs image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 77 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult4\"" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult4 " "Instantiated megafunction \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979215 ""}  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725979215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""}  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725979227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\|multcore:mult_core image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979231 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725979278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725979278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\"" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6 " "Instantiated megafunction \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979288 ""}  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700725979288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\|multcore:mult_core image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 81 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 81 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 81 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700725979347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700725979347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\|altshift:external_latency_ffs image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v" 81 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700725979349 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1700725979929 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1700725979949 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart/uart_tx.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/uart_tx.v" 12 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 19 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_cmd.v" 50 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 24 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 38 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 37 -1 0 } } { "../rtl/uart/uart_rx.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/uart_rx.v" 20 -1 0 } } { "../rtl/ov5640/ov5640_cfg.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/ov5640_cfg.v" 13 -1 0 } } { "../rtl/uart/uart_rx.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/uart_rx.v" 19 -1 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 60 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf" 64 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_graycounter_677.tdf" 32 2 0 } } { "../rtl/uart/uart_rx.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/uart_rx.v" 18 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_graycounter_677.tdf" 46 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_aol1.tdf" 62 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_aol1.tdf" 66 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_graycounter_2lc.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1700725979992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1700725979992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700725992236 "|cmos_lcd|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_pwdn GND " "Pin \"cam_pwdn\" is stuck at GND" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700725992236 "|cmos_lcd|cam_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700725992236 "|cmos_lcd|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700725992236 "|cmos_lcd|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700725992236 "|cmos_lcd|lcd_bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst VCC " "Pin \"lcd_rst\" is stuck at VCC" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700725992236 "|cmos_lcd|lcd_rst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700725992236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1700725992459 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700725995669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4435 " "Implemented 4435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700725995695 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700725995695 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1700725995695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4312 " "Implemented 4312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700725995695 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1700725995695 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1700725995695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700725995695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.map.smsg " "Generated suppressed messages file D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1700725995859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700725995986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:53:15 2023 " "Processing ended: Thu Nov 23 15:53:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700725995986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700725995986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700725995986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700725995986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700725997341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700725997341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:53:17 2023 " "Processing started: Thu Nov 23 15:53:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700725997341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700725997341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off cmos_lcd -c cmos_lcd --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off cmos_lcd -c cmos_lcd --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700725997341 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1700725997646 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1700725997646 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725997646 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1700725997757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700725997808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700725997808 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v" 115 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 120 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1700725997937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4411 " "Implemented 4411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700725998134 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700725998134 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1700725998134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4288 " "Implemented 4288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700725998134 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1700725998134 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1700725998134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700725998134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700725998291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:53:18 2023 " "Processing ended: Thu Nov 23 15:53:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700725998291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700725998291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700725998291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700725998291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700725999758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700725999760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:53:19 2023 " "Processing started: Thu Nov 23 15:53:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700725999760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700725999760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cmos_lcd -c cmos_lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cmos_lcd -c cmos_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700725999760 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700725999821 ""}
{ "Info" "0" "" "Project  = cmos_lcd" {  } {  } 0 0 "Project  = cmos_lcd" 0 0 "Fitter" 0 0 1700725999821 ""}
{ "Info" "0" "" "Revision = cmos_lcd" {  } {  } 0 0 "Revision = cmos_lcd" 0 0 "Fitter" 0 0 1700725999821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1700725999959 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmos_lcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"cmos_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700725999995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700726000026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700726000026 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1597 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1700726000070 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1598 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1700726000070 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1599 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1700726000070 ""}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1597 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1700726000070 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700726000281 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700726000454 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700726000454 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700726000454 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700726000454 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700726000464 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700726000464 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700726000464 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700726000464 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700726000466 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700726000466 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sdram_clk pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"sdram_clk\" (external output clock of PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 120 0 0 } } { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 92 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1597 9662 10382 0} { 0 { 0 ""} 0 186 9662 10382 0}  }  } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 27 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_clk } "NODE_NAME" } } { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_clk } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1700726000820 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1700726001370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1700726001370 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1700726001370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1700726001370 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1700726001370 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmos_lcd.sdc " "Synopsys Design Constraints File file not found: 'cmos_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700726001391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700726001391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700726001391 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700726001411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700726001411 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700726001411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 92 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1597 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726001574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 92 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1597 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726001574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 92 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1597 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726001574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 2 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 10402 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726001574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|Selector0  " "Automatically promoted node lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_pclk~output " "Destination node lcd_pclk~output" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 45 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_pclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 10367 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } { { "../rtl/lcd/clk_div.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/clk_div.v" 35 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 944 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726001574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:i2c_dri_inst\|dri_clk  " "Automatically promoted node i2c_dri:i2c_dri_inst\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:i2c_dri_inst\|dri_clk~0 " "Destination node i2c_dri:i2c_dri_inst\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 24 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:i2c_dri_inst|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 7480 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v" 24 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:i2c_dri_inst|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 1487 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726001574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 61 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 3926 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 3 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 10401 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726001574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_top:lcd_rgb_top_inst\|comb~0 " "Destination node lcd_rgb_top:lcd_rgb_top_inst\|comb~0" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb_top:lcd_rgb_top_inst|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 4084 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_ctrl.v" 17 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 7634 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700726001574 ""}  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 61 -1 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 3926 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700726001574 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700726002208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700726002208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700726002208 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700726002214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700726002217 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700726002217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700726002217 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700726002225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700726002890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1700726002898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700726002898 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v" 115 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 120 0 0 } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1700726002939 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726003133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700726003922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726004632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700726004655 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700726008845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726008845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700726009614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1700726011854 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700726011854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726015567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1700726015567 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700726015567 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1700726015645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700726015697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700726016081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700726016123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700726016680 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700726017422 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 Cyclone IV E " "51 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_sda 3.3-V LVCMOS L10 " "Pin cam_sda uses I/O standard 3.3-V LVCMOS at L10" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_sda } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_sda" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 24 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 3.3-V LVCMOS P14 " "Pin sdram_data\[0\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 3.3-V LVCMOS M12 " "Pin sdram_data\[1\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 3.3-V LVCMOS N14 " "Pin sdram_data\[2\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 3.3-V LVCMOS L12 " "Pin sdram_data\[3\] uses I/O standard 3.3-V LVCMOS at L12" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 3.3-V LVCMOS L13 " "Pin sdram_data\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 3.3-V LVCMOS L14 " "Pin sdram_data\[5\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 3.3-V LVCMOS L11 " "Pin sdram_data\[6\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 3.3-V LVCMOS K12 " "Pin sdram_data\[7\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 3.3-V LVCMOS G16 " "Pin sdram_data\[8\] uses I/O standard 3.3-V LVCMOS at G16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 3.3-V LVCMOS J11 " "Pin sdram_data\[9\] uses I/O standard 3.3-V LVCMOS at J11" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 3.3-V LVCMOS J16 " "Pin sdram_data\[10\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 3.3-V LVCMOS J15 " "Pin sdram_data\[11\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 3.3-V LVCMOS K16 " "Pin sdram_data\[12\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 3.3-V LVCMOS K15 " "Pin sdram_data\[13\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 3.3-V LVCMOS L16 " "Pin sdram_data\[14\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 3.3-V LVCMOS L15 " "Pin sdram_data\[15\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 36 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[0\] 3.3-V LVCMOS T6 " "Pin lcd_rgb\[0\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[0] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[0\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[1\] 3.3-V LVCMOS R5 " "Pin lcd_rgb\[1\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[1] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[1\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[2\] 3.3-V LVCMOS T5 " "Pin lcd_rgb\[2\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[2] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[2\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[3\] 3.3-V LVCMOS R4 " "Pin lcd_rgb\[3\] uses I/O standard 3.3-V LVCMOS at R4" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[3] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[3\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[4\] 3.3-V LVCMOS T4 " "Pin lcd_rgb\[4\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[4] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[4\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[5\] 3.3-V LVCMOS T9 " "Pin lcd_rgb\[5\] uses I/O standard 3.3-V LVCMOS at T9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[5] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[5\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[6\] 3.3-V LVCMOS R8 " "Pin lcd_rgb\[6\] uses I/O standard 3.3-V LVCMOS at R8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[6] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[6\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[7\] 3.3-V LVCMOS T8 " "Pin lcd_rgb\[7\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[7] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[7\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[8\] 3.3-V LVCMOS R7 " "Pin lcd_rgb\[8\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[8] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[8\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[9\] 3.3-V LVCMOS T7 " "Pin lcd_rgb\[9\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[9] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[9\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[10\] 3.3-V LVCMOS R6 " "Pin lcd_rgb\[10\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[10] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[10\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[11\] 3.3-V LVCMOS R11 " "Pin lcd_rgb\[11\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[11] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[11\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[12\] 3.3-V LVCMOS T11 " "Pin lcd_rgb\[12\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[12] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[12\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[13\] 3.3-V LVCMOS R10 " "Pin lcd_rgb\[13\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[13] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[13\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[14\] 3.3-V LVCMOS T10 " "Pin lcd_rgb\[14\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[14] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[14\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[15\] 3.3-V LVCMOS R9 " "Pin lcd_rgb\[15\] uses I/O standard 3.3-V LVCMOS at R9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[15] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[15\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 41 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS M1 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 3 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS M2 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at M2" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 2 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_pclk 3.3-V LVCMOS R13 " "Pin cam_pclk uses I/O standard 3.3-V LVCMOS at R13" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_pclk } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_pclk" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 17 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_i\[0\] 3.3-V LVCMOS M16 " "Pin key_i\[0\] uses I/O standard 3.3-V LVCMOS at M16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { key_i[0] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_i\[0\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 6 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_i\[1\] 3.3-V LVCMOS M15 " "Pin key_i\[1\] uses I/O standard 3.3-V LVCMOS at M15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { key_i[1] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_i\[1\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 6 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_i\[2\] 3.3-V LVCMOS E15 " "Pin key_i\[2\] uses I/O standard 3.3-V LVCMOS at E15" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { key_i[2] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_i\[2\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 6 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_i\[3\] 3.3-V LVCMOS E16 " "Pin key_i\[3\] uses I/O standard 3.3-V LVCMOS at E16" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { key_i[3] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_i\[3\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 6 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[0\] 3.3-V LVCMOS K9 " "Pin cam_data\[0\] uses I/O standard 3.3-V LVCMOS at K9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[0] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[0\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_href 3.3-V LVCMOS M9 " "Pin cam_href uses I/O standard 3.3-V LVCMOS at M9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_href } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_href" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 19 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[1\] 3.3-V LVCMOS P8 " "Pin cam_data\[1\] uses I/O standard 3.3-V LVCMOS at P8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[1] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[1\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[2\] 3.3-V LVCMOS N8 " "Pin cam_data\[2\] uses I/O standard 3.3-V LVCMOS at N8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[2] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[2\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[3\] 3.3-V LVCMOS M8 " "Pin cam_data\[3\] uses I/O standard 3.3-V LVCMOS at M8" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[3] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[3\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[4\] 3.3-V LVCMOS P6 " "Pin cam_data\[4\] uses I/O standard 3.3-V LVCMOS at P6" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[4] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[4\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[5\] 3.3-V LVCMOS N6 " "Pin cam_data\[5\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[5] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[5\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[6\] 3.3-V LVCMOS R14 " "Pin cam_data\[6\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[6] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[6\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[7\] 3.3-V LVCMOS T14 " "Pin cam_data\[7\] uses I/O standard 3.3-V LVCMOS at T14" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_data[7] } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[7\]" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 20 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVCMOS N5 " "Pin rx uses I/O standard 3.3-V LVCMOS at N5" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { rx } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 9 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_vsync 3.3-V LVCMOS P9 " "Pin cam_vsync uses I/O standard 3.3-V LVCMOS at P9" {  } { { "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/app/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { cam_vsync } } } { "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/app/quartus ii 13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_vsync" } } } } { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v" 18 0 0 } } { "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/app/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700726018020 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1700726018020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.fit.smsg " "Generated suppressed messages file D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700726018255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5849 " "Peak virtual memory: 5849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700726019082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:53:39 2023 " "Processing ended: Thu Nov 23 15:53:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700726019082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700726019082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700726019082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700726019082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700726020418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700726020418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:53:40 2023 " "Processing started: Thu Nov 23 15:53:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700726020418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700726020418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cmos_lcd -c cmos_lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cmos_lcd -c cmos_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700726020418 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700726021069 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700726021086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700726021281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:53:41 2023 " "Processing ended: Thu Nov 23 15:53:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700726021281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700726021281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700726021281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700726021281 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700726021869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700726022777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700726022777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:53:42 2023 " "Processing started: Thu Nov 23 15:53:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700726022777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700726022777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmos_lcd -c cmos_lcd " "Command: quartus_sta cmos_lcd -c cmos_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700726022779 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1700726022840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1700726023033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700726023064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700726023064 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023449 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1700726023449 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023449 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1700726023449 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1700726023449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmos_lcd.sdc " "Synopsys Design Constraints File file not found: 'cmos_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1700726023460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1700726023460 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023460 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1700726023460 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " "create_clock -period 1.000 -name lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023468 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cam_pclk cam_pclk " "create_clock -period 1.000 -name cam_pclk cam_pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023468 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_dri:i2c_dri_inst\|dri_clk i2c_dri:i2c_dri_inst\|dri_clk " "create_clock -period 1.000 -name i2c_dri:i2c_dri_inst\|dri_clk i2c_dri:i2c_dri_inst\|dri_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023468 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023468 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1700726023541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023541 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1700726023549 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1700726023559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1700726023734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1700726023734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -161.365 " "Worst-case setup slack is -161.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -161.365           -5081.059 sys_clk  " " -161.365           -5081.059 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.865             -20.263 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.865             -20.263 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.917           -1373.758 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -5.917           -1373.758 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999            -231.645 i2c_dri:i2c_dri_inst\|dri_clk  " "   -3.999            -231.645 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.379            -106.607 cam_pclk  " "   -2.379            -106.607 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.409 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.214              -0.409 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726023743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.298 " "Worst-case hold slack is -3.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.298             -11.430 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -3.298             -11.430 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998              -1.350 cam_pclk  " "   -0.998              -1.350 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.274 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.147              -0.274 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 i2c_dri:i2c_dri_inst\|dri_clk  " "    0.222               0.000 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 sys_clk  " "    0.483               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726023755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.243 " "Worst-case recovery slack is -2.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243             -71.858 cam_pclk  " "   -2.243             -71.858 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -1.104 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -0.072              -1.104 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.226 " "Worst-case removal slack is -2.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.226             -83.836 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -2.226             -83.836 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.486 cam_pclk  " "   -0.080              -0.486 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726023758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -669.558 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -3.201            -669.558 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -129.270 cam_pclk  " "   -3.201            -129.270 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -132.343 i2c_dri:i2c_dri_inst\|dri_clk  " "   -1.487            -132.343 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.699               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.699               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.718               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742               0.000 sys_clk  " "    9.742               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726023763 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1700726025367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1700726025394 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1700726026003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1700726026229 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1700726026229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -146.757 " "Worst-case setup slack is -146.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -146.757           -4628.247 sys_clk  " " -146.757           -4628.247 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.200             -18.204 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.200             -18.204 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500           -1263.795 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -5.500           -1263.795 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663            -211.095 i2c_dri:i2c_dri_inst\|dri_clk  " "   -3.663            -211.095 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196             -96.060 cam_pclk  " "   -2.196             -96.060 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.007              -0.007 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726026235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.032 " "Worst-case hold slack is -3.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.032             -10.553 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -3.032             -10.553 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937              -1.291 cam_pclk  " "   -0.937              -1.291 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -0.523 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.270              -0.523 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 i2c_dri:i2c_dri_inst\|dri_clk  " "    0.389               0.000 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 sys_clk  " "    0.448               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726026247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.937 " "Worst-case recovery slack is -1.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937             -61.606 cam_pclk  " "   -1.937             -61.606 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "    0.077               0.000 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726026255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.988 " "Worst-case removal slack is -1.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.988             -74.831 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -1.988             -74.831 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.064 cam_pclk  " "   -0.032              -0.064 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726026261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -669.864 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -3.201            -669.864 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -129.270 cam_pclk  " "   -3.201            -129.270 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -132.343 i2c_dri:i2c_dri_inst\|dri_clk  " "   -1.487            -132.343 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.668               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.668               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.717               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.717               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.752               0.000 sys_clk  " "    9.752               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726026267 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1700726028063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1700726028340 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1700726028340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -69.432 " "Worst-case setup slack is -69.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.432           -2183.416 sys_clk  " "  -69.432           -2183.416 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.602              -7.175 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.602              -7.175 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021            -398.283 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -2.021            -398.283 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242             -53.168 i2c_dri:i2c_dri_inst\|dri_clk  " "   -1.242             -53.168 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514             -11.612 cam_pclk  " "   -0.514             -11.612 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.116 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.064              -0.116 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726028350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.671 " "Worst-case hold slack is -1.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.671              -6.155 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -1.671              -6.155 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.995 cam_pclk  " "   -0.614              -0.995 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.068 i2c_dri:i2c_dri_inst\|dri_clk  " "   -0.036              -0.068 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.056               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.164               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 sys_clk  " "    0.197               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726028371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.847 " "Worst-case recovery slack is -0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847             -27.346 cam_pclk  " "   -0.847             -27.346 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "    0.129               0.000 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726028382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.188 " "Worst-case removal slack is -1.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188             -44.548 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -1.188             -44.548 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -4.367 cam_pclk  " "   -0.161              -4.367 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726028391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.784 cam_pclk  " "   -3.000            -110.784 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -418.000 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m  " "   -1.000            -418.000 lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\|clk_12_5m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -89.000 i2c_dri:i2c_dri_inst\|dri_clk  " "   -1.000             -89.000 i2c_dri:i2c_dri_inst\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.733               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263               0.000 sys_clk  " "    9.263               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.796               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.796               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700726028401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1700726030371 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1700726030373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700726030576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:53:50 2023 " "Processing ended: Thu Nov 23 15:53:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700726030576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700726030576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700726030576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700726030576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700726032123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700726032123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:53:52 2023 " "Processing started: Thu Nov 23 15:53:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700726032123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700726032123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cmos_lcd -c cmos_lcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cmos_lcd -c cmos_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700726032123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_lcd_8_1200mv_85c_slow.vo D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/ simulation " "Generated file cmos_lcd_8_1200mv_85c_slow.vo in folder \"D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700726033121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_lcd_8_1200mv_0c_slow.vo D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/ simulation " "Generated file cmos_lcd_8_1200mv_0c_slow.vo in folder \"D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700726033578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_lcd_min_1200mv_0c_fast.vo D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/ simulation " "Generated file cmos_lcd_min_1200mv_0c_fast.vo in folder \"D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700726034027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_lcd.vo D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/ simulation " "Generated file cmos_lcd.vo in folder \"D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700726034485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_lcd_8_1200mv_85c_v_slow.sdo D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/ simulation " "Generated file cmos_lcd_8_1200mv_85c_v_slow.sdo in folder \"D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700726034807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_lcd_8_1200mv_0c_v_slow.sdo D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/ simulation " "Generated file cmos_lcd_8_1200mv_0c_v_slow.sdo in folder \"D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700726035131 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_lcd_min_1200mv_0c_v_fast.sdo D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/ simulation " "Generated file cmos_lcd_min_1200mv_0c_v_fast.sdo in folder \"D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700726035457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_lcd_v.sdo D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/ simulation " "Generated file cmos_lcd_v.sdo in folder \"D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1700726035787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700726035863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:53:55 2023 " "Processing ended: Thu Nov 23 15:53:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700726035863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700726035863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700726035863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700726035863 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus II Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700726036468 ""}
