$date
	Sun Oct 23 04:43:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#517721
b101 !
1"
#517722
b101 &
b101 %
1$
#517723
0"
#517726
b10000 &
b10000 %
#517730
b1000 &
b1000 %
#517734
b100 &
b100 %
#517738
b10 &
b10 %
#517742
b1 &
1#
b1 %
#517746
b0 &
b0 %
0#
0$
#1496480
b10101 !
1"
#1496482
b10101 &
b10101 %
1$
#1496483
0"
#1496486
b1000000 &
b1000000 %
#1496490
b100000 &
b100000 %
#1496494
b10000 &
b10000 %
#1496498
b1000 &
b1000 %
#1496502
b100 &
b100 %
#1496506
b10 &
b10 %
#1496510
b1 &
1#
b1 %
#1496514
b0 &
b0 %
0#
0$
#2514150
b10000 &
b10000 %
1$
b10000 !
1"
#2514151
0"
#2514154
b1000 &
b1000 %
#2514158
b100 &
b100 %
#2514162
b10 &
b10 %
#2514166
b1 &
1#
b1 %
#2514170
b0 &
b0 %
0#
0$
#4500012
