$date
	Thu Jul 18 23:23:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! pow [2:0] $end
$var reg 8 " in [7:0] $end
$scope module DUT $end
$var wire 8 # in [7:0] $end
$var wire 3 $ pow [2:0] $end
$scope begin loop_1[0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope begin loop_1[1] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[2] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[3] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[4] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[5] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[6] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[7] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[8] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 $
b100 #
b100 "
b10 !
$end
#10000
b1 !
b1 $
b10 "
b10 #
#20000
b100 !
b100 $
b10000 "
b10000 #
#30000
b111 !
b111 $
b10000000 "
b10000000 #
#40000
