---
layout: page
title: MIPS Processor Simulator (WIP)
description: A simulator for a 5-stage multi-cycle MIPS processor with a simple, direct-mapped cache in C.
img:
importance: 2
category: work
related_publications: false
---
