

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s'
================================================================
* Date:           Tue Dec 10 22:25:07 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_deepset_pointwisePhi_iostream_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.719 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 25.000 ns | 25.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [5/5] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.71>
ST_2 : Operation 8 [4/5] (3.71ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 8 'call' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.71>
ST_3 : Operation 9 [3/5] (3.71ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 9 'call' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 10 [2/5] (3.71ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 10 'call' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.19>
ST_5 : Operation 11 [1/5] (3.19ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 11 'call' <Predicate = true> <Delay = 3.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2616, i32 0, i32 0, [1 x i8]* @p_str2617, [1 x i8]* @p_str2618, [1 x i8]* @p_str2619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2620, [1 x i8]* @p_str2621)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2609, i32 0, i32 0, [1 x i8]* @p_str2610, [1 x i8]* @p_str2611, [1 x i8]* @p_str2612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2613, [1 x i8]* @p_str2614)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2602, i32 0, i32 0, [1 x i8]* @p_str2603, [1 x i8]* @p_str2604, [1 x i8]* @p_str2605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2606, [1 x i8]* @p_str2607)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2595, i32 0, i32 0, [1 x i8]* @p_str2596, [1 x i8]* @p_str2597, [1 x i8]* @p_str2598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2599, [1 x i8]* @p_str2600)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2588, i32 0, i32 0, [1 x i8]* @p_str2589, [1 x i8]* @p_str2590, [1 x i8]* @p_str2591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2592, [1 x i8]* @p_str2593)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:371]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.72ns
The critical path consists of the following:
	'call' operation ('call_ln362', firmware/nnet_utils/nnet_activation_stream.h:362) to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>' [25]  (3.72 ns)

 <State 3>: 3.72ns
The critical path consists of the following:
	'call' operation ('call_ln362', firmware/nnet_utils/nnet_activation_stream.h:362) to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>' [25]  (3.72 ns)

 <State 4>: 3.72ns
The critical path consists of the following:
	'call' operation ('call_ln362', firmware/nnet_utils/nnet_activation_stream.h:362) to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>' [25]  (3.72 ns)

 <State 5>: 3.19ns
The critical path consists of the following:
	'call' operation ('call_ln362', firmware/nnet_utils/nnet_activation_stream.h:362) to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>' [25]  (3.19 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
