Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:30:54 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postRoute.timing.rpt
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.232ns (31.258%)  route 0.510ns (68.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 4.656 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/q_b_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y149        FDRE (Prop_fdre_C_Q)         0.232     4.341 r  fi0/fifo_1/ram1/q_b_reg[20]/Q
                         net (fo=1, routed)           0.510     4.851    fo/fifo_3/ram3/temp_a[20]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.089     4.656    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.226     4.882    
                         clock uncertainty           -0.035     4.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[20])
                                                     -0.247     4.600    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.600    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                 -0.251    




