// Seed: 1111831933
module module_0 (
    input wand id_0,
    input supply1 id_1
);
  wire  id_3;
  logic id_4;
  ;
  assign module_2.id_0 = 0;
  assign module_1.id_0 = 0;
  assign id_3 = {id_1{id_0}};
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  wire  id_2
);
  always @(posedge -1 or posedge -1)
  fork
    begin : LABEL_0
      id_1 = id_2;
    end
  join
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    output supply1 id_0,
    input wand id_1,
    output uwire id_2,
    input wire id_3,
    input wire id_4,
    input wand id_5,
    output supply0 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  wor id_9 = -1;
  xor primCall (id_0, id_4, id_8, id_3, id_1);
endmodule
