{"sha": "4ddf9709c585731e5a6f326ed4688a8d49510c66", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGRkZjk3MDljNTg1NzMxZTVhNmYzMjZlZDQ2ODhhOGQ0OTUxMGM2Ng==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2017-07-14T15:48:57Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2017-07-14T15:48:57Z"}, "message": "[Patch ARM] Document the +crypto extension on CPUs.\n\nWe don't document the list of CPU names which can take a +crypto extension\nin the ARM port. This patch fixes that oversight.\n\ngcc/\n\n2017-14-07  James Greenhalgh  <james.greenhalgh@arm.com>\n\n\t* doc/invoke.texi (arm/-mcpu): Document +crypto.\n\nFrom-SVN: r250207", "tree": {"sha": "4aaef92fb51f50d503a5d28cc39919c4ed982303", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4aaef92fb51f50d503a5d28cc39919c4ed982303"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4ddf9709c585731e5a6f326ed4688a8d49510c66", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4ddf9709c585731e5a6f326ed4688a8d49510c66", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4ddf9709c585731e5a6f326ed4688a8d49510c66", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4ddf9709c585731e5a6f326ed4688a8d49510c66/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "514b60f11b0397f57eeb79a6110f6ad7880500f5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/514b60f11b0397f57eeb79a6110f6ad7880500f5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/514b60f11b0397f57eeb79a6110f6ad7880500f5"}], "stats": {"total": 12, "additions": 12, "deletions": 0}, "files": [{"sha": "3c8effb88de95558639b5b524d293babf97e24d9", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4ddf9709c585731e5a6f326ed4688a8d49510c66/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4ddf9709c585731e5a6f326ed4688a8d49510c66/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4ddf9709c585731e5a6f326ed4688a8d49510c66", "patch": "@@ -1,3 +1,7 @@\n+2017-07-14  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* doc/invoke.texi (arm/-mcpu): Document +crypto.\n+\n 2017-07-14  Thomas Preud'homme  <thomas.preudhomme@arm.com>\n \n \t* config/arm/arm-c.c (arm_cpu_builtins): Define"}, {"sha": "b9d071b3746ad4223260c58f6e177fd0a2c0a534", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4ddf9709c585731e5a6f326ed4688a8d49510c66/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4ddf9709c585731e5a6f326ed4688a8d49510c66/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=4ddf9709c585731e5a6f326ed4688a8d49510c66", "patch": "@@ -15636,6 +15636,14 @@ on @samp{cortex-r5}, @samp{cortex-r52} and @samp{cortex-m7}.\n Disables the SIMD (but not floating-point) instructions on\n @samp{generic-armv7-a}, @samp{cortex-a5}, @samp{cortex-a7}\n and @samp{cortex-a9}.\n+\n+@item +crypto\n+Enables the cryptographic instructions on @samp{cortex-a32},\n+@samp{cortex-a35}, @samp{cortex-a53}, @samp{cortex-a55}, @samp{cortex-a57},\n+@samp{cortex-a72}, @samp{cortex-a73}, @samp{cortex-a75}, @samp{exynos-m1},\n+@samp{xgene1}, @samp{cortex-a57.cortex-a53}, @samp{cortex-a72.cortex-a53},\n+@samp{cortex-a73.cortex-a35}, @samp{cortex-a73.cortex-a53} and\n+@samp{cortex-a75.cortex-a55}.\n @end table\n \n Additionally the @samp{generic-armv7-a} pseudo target defaults to"}]}