# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923" \
"../../../../OV7675_test.srcs/new/VGA_test.v" \
"../../../../OV7675_test.srcs/new/ov7675.v" \
"../../../../OV7675_test.srcs/new/sccb_rom.v" \
"../../../../OV7675_test.srcs/new/sccb_if.v" \
"../../../../OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0_clk_wiz.v" \
"../../../../OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0.v" \
"../../../../OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_VGA_test_0_0/sim/ov7675_test_VGA_test_0_0.v" \
"../../../../OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_ov7675_ctrl_0_0/sim/ov7675_test_ov7675_ctrl_0_0.v" \
"../../../../OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_blk_mem_gen_0_1/sim/ov7675_test_blk_mem_gen_0_1.v" \
"../../../../OV7675_test.ip_user_files/bd/ov7675_test/ip/ov7675_test_sccb_if_0_0/sim/ov7675_test_sccb_if_0_0.v" \
"../../../../OV7675_test.ip_user_files/bd/ov7675_test/sim/ov7675_test.v" \
"../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/hdl/ov7675_test_wrapper.v" \
"../../../../OV7675_test.srcs/sim_1/new/ov7675_simulation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
