{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745517857046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745517857047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 11:04:16 2025 " "Processing started: Thu Apr 24 11:04:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745517857047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517857047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7segDisplay -c 7segDisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7segDisplay -c 7segDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517857047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745517858015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745517858015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmentb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentB " "Found entity 1: segmentB" {  } { { "segmentB.bdf" "" { Schematic "C:/digital_logic_design/ECE272/lab3/segmentB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517878415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmenta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmenta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentA " "Found entity 1: segmentA" {  } { { "segmentA.bdf" "" { Schematic "C:/digital_logic_design/ECE272/lab3/segmentA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517878418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmentc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentC " "Found entity 1: segmentC" {  } { { "segmentC.bdf" "" { Schematic "C:/digital_logic_design/ECE272/lab3/segmentC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517878422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmentd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentD " "Found entity 1: segmentD" {  } { { "segmentD.bdf" "" { Schematic "C:/digital_logic_design/ECE272/lab3/segmentD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517878425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmente.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmente.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentE " "Found entity 1: segmentE" {  } { { "segmentE.bdf" "" { Schematic "C:/digital_logic_design/ECE272/lab3/segmentE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517878428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmentf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentF " "Found entity 1: segmentF" {  } { { "segmentF.bdf" "" { Schematic "C:/digital_logic_design/ECE272/lab3/segmentF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517878431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmentg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentG " "Found entity 1: segmentG" {  } { { "segmentG.bdf" "" { Schematic "C:/digital_logic_design/ECE272/lab3/segmentG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517878434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.bdf" "" { Schematic "C:/digital_logic_design/ECE272/lab3/SevenSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517878437 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegdisplay.v 1 1 " "Using design file sevensegdisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDisplay " "Found entity 1: SevenSegDisplay" {  } { { "sevensegdisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/sevensegdisplay.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745517878563 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1745517878563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SevenSegDisplay " "Elaborating entity \"SevenSegDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745517878565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745517879258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745517879258 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "digit\[3\] " "No output dependent on input pin \"digit\[3\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|digit[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "digit\[2\] " "No output dependent on input pin \"digit\[2\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|digit[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "digit\[1\] " "No output dependent on input pin \"digit\[1\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|digit[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "digit\[0\] " "No output dependent on input pin \"digit\[0\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|digit[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "segment\[6\] " "No output dependent on input pin \"segment\[6\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|segment[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "segment\[5\] " "No output dependent on input pin \"segment\[5\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|segment[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "segment\[4\] " "No output dependent on input pin \"segment\[4\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|segment[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "segment\[3\] " "No output dependent on input pin \"segment\[3\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|segment[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "segment\[2\] " "No output dependent on input pin \"segment\[2\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|segment[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "segment\[1\] " "No output dependent on input pin \"segment\[1\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|segment[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "segment\[0\] " "No output dependent on input pin \"segment\[0\]\"" {  } { { "SevenSegDisplay.v" "" { Text "C:/digital_logic_design/ECE272/lab3/SevenSegDisplay.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745517879335 "|SevenSegDisplay|segment[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745517879335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745517879336 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745517879336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745517879336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745517879394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 11:04:39 2025 " "Processing ended: Thu Apr 24 11:04:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745517879394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745517879394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745517879394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745517879394 ""}
