$date
	Sun Oct 23 01:27:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#565244
b1101 !
1"
#565246
b1101 &
b1101 %
1$
#565247
0"
#565250
b101000 &
b101000 %
#565254
b10100 &
b10100 %
#565258
b1010 &
b1010 %
#565262
b101 &
b101 %
#565266
b10000 &
b10000 %
#565270
b1000 &
b1000 %
#565274
b100 &
b100 %
#565278
b10 &
b10 %
#565282
b1 &
b1 %
1#
#565286
b0 &
0#
b0 %
0$
#1537430
b111 &
b111 %
1$
b111 !
1"
#1537431
0"
#1537434
b10110 &
b10110 %
#1537438
b1011 &
b1011 %
#1537442
b100010 &
b100010 %
#1537446
b10001 &
b10001 %
#1537450
b110100 &
b110100 %
#1537454
b11010 &
b11010 %
#1537458
b1101 &
b1101 %
#1537462
b101000 &
b101000 %
#1537466
b10100 &
b10100 %
#1537470
b1010 &
b1010 %
#1537474
b101 &
b101 %
#1537478
b10000 &
b10000 %
#1537482
b1000 &
b1000 %
#1537486
b100 &
b100 %
#1537490
b10 &
b10 %
#1537494
b1 &
1#
b1 %
#1537498
b0 &
b0 %
0#
0$
#2533498
b11010 &
b11010 %
1$
b11010 !
1"
#2533499
0"
#2533502
b1101 &
b1101 %
#2533506
b101000 &
b101000 %
#2533510
b10100 &
b10100 %
#2533514
b1010 &
b1010 %
#2533518
b101 &
b101 %
#2533522
b10000 &
b10000 %
#2533526
b1000 &
b1000 %
#2533530
b100 &
b100 %
#2533534
b10 &
b10 %
#2533538
b1 &
b1 %
1#
#2533542
b0 &
0#
b0 %
0$
#4500012
