simSeconds 0.051172480758999994
simTicks 51172566254.08149
finalTick 2881294103341996.5
simFreq 1000000000000.0
hostSeconds 232.83726434000002
hostTickRate 225571282.549178
hostMemory 52660149.75044399
simInsts 110000019.272838
simOps 118402783.876105
hostInstRate 486650.788202
hostOpRate 523722.39443700004
system.clk_domain.clock 1000.0
system.cpu_clk_domain.clock 500.0
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.data 1016125.7030629999
system.l2.demandHits::total 1016125.7030629999
system.l2.overallHits::switch_cpus.data 1016125.7030629999
system.l2.overallHits::total 1016125.7030629999
system.l2.demandMisses::cpu.inst 2.910464
system.l2.demandMisses::cpu.data 4.924054
system.l2.demandMisses::switch_cpus.inst 19.161819
system.l2.demandMisses::switch_cpus.data 65688.28042600001
system.l2.demandMisses::total 65692.03303800001
system.l2.overallMisses::cpu.inst 2.910464
system.l2.overallMisses::cpu.data 4.924054
system.l2.overallMisses::switch_cpus.inst 19.161819
system.l2.overallMisses::switch_cpus.data 65688.28042600001
system.l2.overallMisses::total 65692.03303800001
system.l2.demandMissLatency::switch_cpus.inst 1671661.8059999999
system.l2.demandMissLatency::switch_cpus.data 5110347021.470999
system.l2.demandMissLatency::total 5110658068.155
system.l2.overallMissLatency::switch_cpus.inst 1671661.8059999999
system.l2.overallMissLatency::switch_cpus.data 5110347021.470999
system.l2.overallMissLatency::total 5110658068.155
system.l2.demandAccesses::cpu.inst 2.910464
system.l2.demandAccesses::cpu.data 4.924054
system.l2.demandAccesses::switch_cpus.inst 19.161819
system.l2.demandAccesses::switch_cpus.data 1081813.983489
system.l2.demandAccesses::total 1081817.7361009999
system.l2.overallAccesses::cpu.inst 2.910464
system.l2.overallAccesses::cpu.data 4.924054
system.l2.overallAccesses::switch_cpus.inst 19.161819
system.l2.overallAccesses::switch_cpus.data 1081813.983489
system.l2.overallAccesses::total 1081817.7361009999
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.9999999999999999
system.l2.demandMissRate::switch_cpus.inst 0.9999999999999999
system.l2.demandMissRate::switch_cpus.data 0.060037486333999995
system.l2.demandMissRate::total 0.06004076748
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.9999999999999999
system.l2.overallMissRate::switch_cpus.inst 0.9999999999999999
system.l2.overallMissRate::switch_cpus.data 0.060037486333999995
system.l2.overallMissRate::total 0.06004076748
system.l2.demandAvgMissLatency::switch_cpus.inst 88165.09428415734
system.l2.demandAvgMissLatency::switch_cpus.data 77445.37072400347
system.l2.demandAvgMissLatency::total 77446.16473567426
system.l2.overallAvgMissLatency::switch_cpus.inst 88165.09428415734
system.l2.overallAvgMissLatency::switch_cpus.data 77445.37072400347
system.l2.overallAvgMissLatency::total 77446.16473567426
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 19.161819
system.l2.demandMshrMisses::switch_cpus.data 65688.28042600001
system.l2.demandMshrMisses::total 65692.03303800001
system.l2.overallMshrMisses::switch_cpus.inst 19.161819
system.l2.overallMshrMisses::switch_cpus.data 65688.28042600001
system.l2.overallMshrMisses::total 65692.03303800001
system.l2.demandMshrMissLatency::switch_cpus.inst 1480042.8066220002
system.l2.demandMshrMissLatency::switch_cpus.data 4453464262.641001
system.l2.demandMshrMissLatency::total 4453737782.395621
system.l2.overallMshrMissLatency::switch_cpus.inst 1480042.8066220002
system.l2.overallMshrMissLatency::switch_cpus.data 4453464262.641001
system.l2.overallMshrMissLatency::total 4453737782.395621
system.l2.demandMshrMissRate::switch_cpus.inst 0.9999999999999999
system.l2.demandMshrMissRate::switch_cpus.data 0.060037486333999995
system.l2.demandMshrMissRate::total 0.06004076748
system.l2.overallMshrMissRate::switch_cpus.inst 0.9999999999999999
system.l2.overallMshrMissRate::switch_cpus.data 0.060037486333999995
system.l2.overallMshrMissRate::total 0.06004076748
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 78165.08850288547
system.l2.demandAvgMshrMissLatency::switch_cpus.data 67445.37082577123
system.l2.demandAvgMshrMissLatency::total 67446.16483613045
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 78165.08850288547
system.l2.overallAvgMshrMissLatency::switch_cpus.data 67445.37082577123
system.l2.overallAvgMshrMissLatency::total 67446.16483613045
system.l2.replacements 43822.542964
system.l2.ReadCleanReq.misses::cpu.inst 2.910464
system.l2.ReadCleanReq.misses::switch_cpus.inst 19.161819
system.l2.ReadCleanReq.misses::total 21.39913
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 1671661.8059999999
system.l2.ReadCleanReq.missLatency::total 1671661.8059999999
system.l2.ReadCleanReq.accesses::cpu.inst 2.910464
system.l2.ReadCleanReq.accesses::switch_cpus.inst 19.161819
system.l2.ReadCleanReq.accesses::total 21.39913
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::total 0.9999999999999999
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 88165.09428415734
system.l2.ReadCleanReq.avgMissLatency::total 78956.94950372192
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 19.161819
system.l2.ReadCleanReq.mshrMisses::total 19.161819
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 1480042.8066220002
system.l2.ReadCleanReq.mshrMissLatency::total 1480042.8066220002
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.9999999999999999
system.l2.ReadCleanReq.mshrMissRate::total 0.8968845207799999
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 78165.08850288547
system.l2.ReadCleanReq.avgMshrMissLatency::total 78165.08850288547
system.l2.ReadExReq.hits::switch_cpus.data 6221.035638
system.l2.ReadExReq.hits::total 6221.035638
system.l2.ReadExReq.accesses::switch_cpus.data 9848.837786
system.l2.ReadExReq.accesses::total 9848.837786
system.l2.ReadSharedReq.hits::switch_cpus.data 1009904.6674250001
system.l2.ReadSharedReq.hits::total 1009904.6674250001
system.l2.ReadSharedReq.misses::cpu.data 4.196966
system.l2.ReadSharedReq.misses::switch_cpus.data 62060.478278
system.l2.ReadSharedReq.misses::total 62060.478278
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4833925201.441
system.l2.ReadSharedReq.missLatency::total 4833925201.441
system.l2.ReadSharedReq.accesses::cpu.data 4.196966
system.l2.ReadSharedReq.accesses::switch_cpus.data 1071965.1457029998
system.l2.ReadSharedReq.accesses::total 1071965.1457029998
system.l2.ReadSharedReq.missRate::cpu.data 0.9999999999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.056240312653999994
system.l2.ReadSharedReq.missRate::total 0.056240312653999994
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 78206.35623050034
system.l2.ReadSharedReq.avgMissLatency::total 78206.35623050034
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 62060.478278
system.l2.ReadSharedReq.mshrMisses::total 62060.478278
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 4213320464.091
system.l2.ReadSharedReq.mshrMissLatency::total 4213320464.091
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.056240312653999994
system.l2.ReadSharedReq.mshrMissRate::total 0.056240312653999994
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 68206.35633385816
system.l2.ReadSharedReq.avgMshrMissLatency::total 68206.35633385816
system.l2.WritebackDirty.hits::writebacks 249152.23935
system.l2.WritebackDirty.hits::total 249152.23935
system.l2.WritebackDirty.accesses::writebacks 249152.23935
system.l2.WritebackDirty.accesses::total 249152.23935
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.l2.tags.tagsInUse 26208.763767689798
system.l2.tags.totalRefs 2384453.4796060002
system.l2.tags.sampledRefs 75577.09947999999
system.l2.tags.avgRefs 38.219607870589996
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.2425259868879999
system.l2.tags.occupancies::cpu.data 3.6804695562029996
system.l2.tags.occupancies::switch_cpus.inst 25.708248668371994
system.l2.tags.occupancies::switch_cpus.data 26170.246129815787
system.l2.tags.avgOccs::cpu.inst 3.8118456e-05
system.l2.tags.avgOccs::cpu.data 0.00011259614199999998
system.l2.tags.avgOccs::switch_cpus.inst 0.0007845636949999999
system.l2.tags.avgOccs::switch_cpus.data 0.798652442964
system.l2.tags.avgOccs::total 0.7998280124520001
system.l2.tags.occupanciesTaskId::1024 31754.556515999993
system.l2.tags.ageTaskId_1024::0 9.657561999999999
system.l2.tags.ageTaskId_1024::1 117.602202
system.l2.tags.ageTaskId_1024::2 1090.0479919999998
system.l2.tags.ageTaskId_1024::3 10635.583451999999
system.l2.tags.ratioOccsTaskId::1024 0.969072041943
system.l2.tags.tagAccesses 17375674.943128
system.l2.tags.dataAccesses 17375674.943128
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 19.161819
system.mem_ctrls.avgPriority_switch_cpus.data::samples 65676.332125
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.025122318854236252
system.mem_ctrls.numReadWriteTurnArounds 155.920764
system.mem_ctrls.numWriteReadTurnArounds 155.920764
system.mem_ctrls.numStayReadState 146565.36568
system.mem_ctrls.numStayWriteState 2538.7543380000006
system.mem_ctrls.readReqs 65692.03303800001
system.mem_ctrls.writeReqs 2717.2384570000004
system.mem_ctrls.readBursts 65692.03303800001
system.mem_ctrls.writeBursts 2717.2384570000004
system.mem_ctrls.servicedByWrQ 11.948300999999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0526477900000002
system.mem_ctrls.avgWrQLen 18.14497181
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.021086
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 65692.03303800001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 2717.2384570000004
system.mem_ctrls.rdQLenPdf::0 60188.268919999995
system.mem_ctrls.rdQLenPdf::1 3981.4073010000006
system.mem_ctrls.rdQLenPdf::2 1126.2248479999998
system.mem_ctrls.rdQLenPdf::3 384.126134
system.mem_ctrls.rdQLenPdf::4 0.055911999999999996
system.mem_ctrls.rdQLenPdf::5 0.001622
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9979209999999998
system.mem_ctrls.wrQLenPdf::1 0.9979209999999998
system.mem_ctrls.wrQLenPdf::2 0.9979209999999998
system.mem_ctrls.wrQLenPdf::3 0.9979209999999998
system.mem_ctrls.wrQLenPdf::4 0.9979209999999998
system.mem_ctrls.wrQLenPdf::5 0.9979209999999998
system.mem_ctrls.wrQLenPdf::6 0.9979209999999998
system.mem_ctrls.wrQLenPdf::7 0.9979209999999998
system.mem_ctrls.wrQLenPdf::8 0.9979209999999998
system.mem_ctrls.wrQLenPdf::9 0.9979209999999998
system.mem_ctrls.wrQLenPdf::10 0.9979209999999998
system.mem_ctrls.wrQLenPdf::11 0.9979209999999998
system.mem_ctrls.wrQLenPdf::12 0.9979209999999998
system.mem_ctrls.wrQLenPdf::13 0.9979209999999998
system.mem_ctrls.wrQLenPdf::14 0.9979209999999998
system.mem_ctrls.wrQLenPdf::15 80.60087899999999
system.mem_ctrls.wrQLenPdf::16 82.54457
system.mem_ctrls.wrQLenPdf::17 123.81962799999998
system.mem_ctrls.wrQLenPdf::18 151.486128
system.mem_ctrls.wrQLenPdf::19 156.78578900000002
system.mem_ctrls.wrQLenPdf::20 158.65644300000002
system.mem_ctrls.wrQLenPdf::21 160.98257400000003
system.mem_ctrls.wrQLenPdf::22 161.22466200000002
system.mem_ctrls.wrQLenPdf::23 160.630506
system.mem_ctrls.wrQLenPdf::24 160.35794500000003
system.mem_ctrls.wrQLenPdf::25 161.998881
system.mem_ctrls.wrQLenPdf::26 161.19247199999998
system.mem_ctrls.wrQLenPdf::27 160.21846
system.mem_ctrls.wrQLenPdf::28 162.213288
system.mem_ctrls.wrQLenPdf::29 165.79306799999998
system.mem_ctrls.wrQLenPdf::30 160.122395
system.mem_ctrls.wrQLenPdf::31 171.47436100000002
system.mem_ctrls.wrQLenPdf::32 157.803283
system.mem_ctrls.wrQLenPdf::33 0.746786
system.mem_ctrls.wrQLenPdf::34 0.41731799999999997
system.mem_ctrls.wrQLenPdf::35 0.181664
system.mem_ctrls.wrQLenPdf::36 0.160578
system.mem_ctrls.wrQLenPdf::37 0.139492
system.mem_ctrls.wrQLenPdf::38 0.13787
system.mem_ctrls.wrQLenPdf::39 0.116784
system.mem_ctrls.wrQLenPdf::40 0.12976
system.mem_ctrls.wrQLenPdf::41 0.111918
system.mem_ctrls.wrQLenPdf::42 0.142736
system.mem_ctrls.wrQLenPdf::43 0.12976
system.mem_ctrls.wrQLenPdf::44 0.098942
system.mem_ctrls.wrQLenPdf::45 0.13787
system.mem_ctrls.wrQLenPdf::46 0.134626
system.mem_ctrls.wrQLenPdf::47 0.126516
system.mem_ctrls.wrQLenPdf::48 0.12327199999999999
system.mem_ctrls.wrQLenPdf::49 0.111918
system.mem_ctrls.wrQLenPdf::50 0.128138
system.mem_ctrls.wrQLenPdf::51 0.08109999999999999
system.mem_ctrls.wrQLenPdf::52 0.111918
system.mem_ctrls.wrQLenPdf::53 0.12327199999999999
system.mem_ctrls.wrQLenPdf::54 0.082722
system.mem_ctrls.wrQLenPdf::55 0.11029599999999999
system.mem_ctrls.wrQLenPdf::56 0.055147999999999996
system.mem_ctrls.wrQLenPdf::57 0.100564
system.mem_ctrls.wrQLenPdf::58 0.06488
system.mem_ctrls.wrQLenPdf::59 0.098942
system.mem_ctrls.wrQLenPdf::60 0.141114
system.mem_ctrls.wrQLenPdf::61 0.043794
system.mem_ctrls.wrQLenPdf::62 0.038928
system.mem_ctrls.wrQLenPdf::63 0.035684
system.mem_ctrls.bytesReadWrQ 764.6912639999999
system.mem_ctrls.bytesReadSys 4204290.114432001
system.mem_ctrls.bytesWrittenSys 173903.26124800002
system.mem_ctrls.avgRdBWSys 82076249.02448834
system.mem_ctrls.avgWrBWSys 3180095.5261662616
system.mem_ctrls.totGap 51157009627.169
system.mem_ctrls.avgGap 1068922.68211995
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 1226.356416
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4203285.256
system.mem_ctrls.requestorReadRate::switch_cpus.inst 196366.1492905808
system.mem_ctrls.requestorReadRate::switch_cpus.data 82056139.89602149
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 19.161819
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 65688.28042600001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 692143.75325
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1756451596.939
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 37053.943418020004
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 26409.95704422
system.mem_ctrls.dram.bytesRead::cpu.inst 186.269696
system.mem_ctrls.dram.bytesRead::cpu.data 315.139456
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 1226.356416
system.mem_ctrls.dram.bytesRead::switch_cpus.data 4204049.656512001
system.mem_ctrls.dram.bytesRead::total 4204289.82368
system.mem_ctrls.dram.bytesInstRead::cpu.inst 186.269696
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 1226.356416
system.mem_ctrls.dram.bytesInstRead::total 1369.54432
system.mem_ctrls.dram.numReads::cpu.inst 2.910464
system.mem_ctrls.dram.numReads::cpu.data 4.924054
system.mem_ctrls.dram.numReads::switch_cpus.inst 19.161819
system.mem_ctrls.dram.numReads::switch_cpus.data 65688.27588300001
system.mem_ctrls.dram.numReads::total 65692.028495
system.mem_ctrls.dram.bwRead::cpu.inst 35022.15969
system.mem_ctrls.dram.bwRead::cpu.data 60296.144354000004
system.mem_ctrls.dram.bwRead::switch_cpus.inst 196366.24853499996
system.mem_ctrls.dram.bwRead::switch_cpus.data 82071843.39855698
system.mem_ctrls.dram.bwRead::total 82076243.897076
system.mem_ctrls.dram.bwInstRead::cpu.inst 35022.15969
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 196366.24853499996
system.mem_ctrls.dram.bwInstRead::total 223863.04725899998
system.mem_ctrls.dram.bwTotal::cpu.inst 35022.15969
system.mem_ctrls.dram.bwTotal::cpu.data 60296.144354000004
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 196366.24853499996
system.mem_ctrls.dram.bwTotal::switch_cpus.data 82071843.39855698
system.mem_ctrls.dram.bwTotal::total 85256339.50846098
system.mem_ctrls.dram.readBursts 65680.084737
system.mem_ctrls.dram.writeBursts 2690.439328
system.mem_ctrls.dram.perBankRdBursts::0 4138.856636
system.mem_ctrls.dram.perBankRdBursts::1 3985.3800220000003
system.mem_ctrls.dram.perBankRdBursts::2 4239.266619000001
system.mem_ctrls.dram.perBankRdBursts::3 4333.416463999999
system.mem_ctrls.dram.perBankRdBursts::4 4378.3611169999995
system.mem_ctrls.dram.perBankRdBursts::5 4347.560987000001
system.mem_ctrls.dram.perBankRdBursts::6 3887.416166
system.mem_ctrls.dram.perBankRdBursts::7 3852.5736309999993
system.mem_ctrls.dram.perBankRdBursts::8 3918.785333
system.mem_ctrls.dram.perBankRdBursts::9 3938.376926
system.mem_ctrls.dram.perBankRdBursts::10 4035.2208110000006
system.mem_ctrls.dram.perBankRdBursts::11 3986.1278759999996
system.mem_ctrls.dram.perBankRdBursts::12 4139.447483
system.mem_ctrls.dram.perBankRdBursts::13 4100.952603000001
system.mem_ctrls.dram.perBankRdBursts::14 4331.439552000001
system.mem_ctrls.dram.perBankRdBursts::15 4066.902511
system.mem_ctrls.dram.perBankWrBursts::0 185.60369300000002
system.mem_ctrls.dram.perBankWrBursts::1 188.825441
system.mem_ctrls.dram.perBankWrBursts::2 168.92005699999999
system.mem_ctrls.dram.perBankWrBursts::3 160.531898
system.mem_ctrls.dram.perBankWrBursts::4 147.647915
system.mem_ctrls.dram.perBankWrBursts::5 137.68314900000001
system.mem_ctrls.dram.perBankWrBursts::6 161.05588999999998
system.mem_ctrls.dram.perBankWrBursts::7 122.51036499999998
system.mem_ctrls.dram.perBankWrBursts::8 172.54350599999995
system.mem_ctrls.dram.perBankWrBursts::9 135.85154300000002
system.mem_ctrls.dram.perBankWrBursts::10 156.86502099999998
system.mem_ctrls.dram.perBankWrBursts::11 149.327393
system.mem_ctrls.dram.perBankWrBursts::12 184.249897
system.mem_ctrls.dram.perBankWrBursts::13 187.53669799999994
system.mem_ctrls.dram.perBankWrBursts::14 254.457787
system.mem_ctrls.dram.perBankWrBursts::15 176.82907500000002
system.mem_ctrls.dram.totQLat 525068877.95250005
system.mem_ctrls.dram.totBusLat 328400423.685
system.mem_ctrls.dram.totMemAccLat 1756570466.7712495
system.mem_ctrls.dram.avgQLat 7665.65066982
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 26415.650669819996
system.mem_ctrls.dram.readRowHits 54859.297957
system.mem_ctrls.dram.writeRowHits 2177.114935
system.mem_ctrls.dram.readRowHitRate 82.83989817000001
system.mem_ctrls.dram.writeRowHitRate 80.1922761
system.mem_ctrls.dram.bytesPerActivate::samples 11334.790807999998
system.mem_ctrls.dram.bytesPerActivate::mean 407.20148560281706
system.mem_ctrls.dram.bytesPerActivate::gmean 275.19059529734096
system.mem_ctrls.dram.bytesPerActivate::stdev 285.405354045614
system.mem_ctrls.dram.bytesPerActivate::0-127 2759.771548
system.mem_ctrls.dram.bytesPerActivate::128-255 1818.541918
system.mem_ctrls.dram.bytesPerActivate::256-383 2372.70766
system.mem_ctrls.dram.bytesPerActivate::384-511 552.898182
system.mem_ctrls.dram.bytesPerActivate::512-639 506.06403099999994
system.mem_ctrls.dram.bytesPerActivate::640-767 999.8208520000001
system.mem_ctrls.dram.bytesPerActivate::768-895 1311.433041
system.mem_ctrls.dram.bytesPerActivate::896-1023 641.8604949999999
system.mem_ctrls.dram.bytesPerActivate::1024-1151 371.693081
system.mem_ctrls.dram.bytesPerActivate::total 11334.790807999998
system.mem_ctrls.dram.dramBytesRead 4203525.423168
system.mem_ctrls.dram.dramBytesWritten 172188.116992
system.mem_ctrls.dram.avgRdBW 82.060540174809
system.mem_ctrls.dram.avgWrBW 3.146543674748
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.66457164
system.mem_ctrls.dram.busUtilRead 0.6410027699999999
system.mem_ctrls.dram.busUtilWrite 0.023925480000000002
system.mem_ctrls.dram.pageHitRate 82.63637723
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.mem_ctrls.dram.rank0.actEnergy 41156610.960779995
system.mem_ctrls.dram.rank0.preEnergy 21876536.75922
system.mem_ctrls.dram.rank0.readEnergy 236782617.92387998
system.mem_ctrls.dram.rank0.writeEnergy 6643903.289759999
system.mem_ctrls.dram.rank0.refreshEnergy 4039585348.82136
system.mem_ctrls.dram.rank0.actBackEnergy 10650695465.273102
system.mem_ctrls.dram.rank0.preBackEnergy 10681258841.75712
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 25677999324.78522
system.mem_ctrls.dram.rank0.averagePower 502.06162824859194
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 27678685914.136497
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1708792448.74
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 21785087891.205
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 39768942.814440005
system.mem_ctrls.dram.rank1.preEnergy 21138994.35714
system.mem_ctrls.dram.rank1.readEnergy 232173187.0983
system.mem_ctrls.dram.rank1.writeEnergy 7400190.0024
system.mem_ctrls.dram.rank1.refreshEnergy 4039585348.82136
system.mem_ctrls.dram.rank1.actBackEnergy 10551070969.168139
system.mem_ctrls.dram.rank1.preBackEnergy 10765153154.266562
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 25656290786.528343
system.mem_ctrls.dram.rank1.averagePower 501.6443240428289
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 27897145697.012497
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1708792448.74
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 21566628108.329
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.membus.transDist::ReadResp 62064.22634700001
system.membus.transDist::CleanEvict 41078.088855
system.membus.transDist::ReadSharedReq 62064.23089000001
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 175234.155365
system.membus.pktCount::total 175234.155365
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4378193.084928
system.membus.pktSize::total 4378193.084928
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 65746.79955800001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 65746.79955800001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 65746.79955800001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.membus.reqLayer0.occupancy 136262657.79849997
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 347049330.4035
system.membus.respLayer1.utilization 0.0001622
system.membus.snoop_filter.totRequests 109542.147956
system.membus.snoop_filter.hitSingleRequests 43795.34839800001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 102345132.51640701
system.switch_cpus.cpi 1.023451266721
system.switch_cpus.ipc 0.9804849368710001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 115185204.17310399
system.switch_cpus.nonSpecInstsAdded 0.6362519999999999
system.switch_cpus.instsIssued 113336461.86746897
system.switch_cpus.squashedInstsIssued 993.3840779999999
system.switch_cpus.squashedInstsExamined 7549468.545701999
system.switch_cpus.squashedOperandsExamined 11468448.259951
system.switch_cpus.squashedNonSpecRemoved 0.6362519999999999
system.switch_cpus.numIssuedDist::samples 102344778.757854
system.switch_cpus.numIssuedDist::mean 1.108413971207
system.switch_cpus.numIssuedDist::stdev 1.245256092274
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 42316743.685311
system.switch_cpus.numIssuedDist::1 28553167.360170003
system.switch_cpus.numIssuedDist::2 17510494.239764
system.switch_cpus.numIssuedDist::3 8315238.105664001
system.switch_cpus.numIssuedDist::4 3954875.322559
system.switch_cpus.numIssuedDist::5 1310676.993783
system.switch_cpus.numIssuedDist::6 265602.13625599997
system.switch_cpus.numIssuedDist::7 93754.68068399999
system.switch_cpus.numIssuedDist::8 24226.233662999995
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 102344778.757854
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 2.595725
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 1880.642609
system.switch_cpus.statFuBusy::FloatMultAcc 5587.101092999999
system.switch_cpus.statFuBusy::FloatDiv 86.231274
system.switch_cpus.statFuBusy::FloatMisc 2487.4466209999996
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 1182.4086039999997
system.switch_cpus.statFuBusy::MemWrite 86.22595100000001
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.0
system.switch_cpus.statIssuedInstType_0::IntAlu 39889583.46944301
system.switch_cpus.statIssuedInstType_0::IntMult 301466.07304100005
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 6403631.177901998
system.switch_cpus.statIssuedInstType_0::FloatCmp 2815667.7540359995
system.switch_cpus.statIssuedInstType_0::FloatCvt 228542.916585
system.switch_cpus.statIssuedInstType_0::FloatMult 11058562.193846
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 8665138.360969
system.switch_cpus.statIssuedInstType_0::FloatDiv 1509794.8713979998
system.switch_cpus.statIssuedInstType_0::FloatMisc 5904456.228182
system.switch_cpus.statIssuedInstType_0::FloatSqrt 974393.4405319999
system.switch_cpus.statIssuedInstType_0::SimdAdd 126968.28372299999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 2618.732922
system.switch_cpus.statIssuedInstType_0::SimdCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 685371.076278
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 0.0
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 974269.147005
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 3598.960636
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 302.042352
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 151.021176
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 853843.0504539999
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 583187.8456
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 24886715.824899998
system.switch_cpus.statIssuedInstType_0::MemWrite 7468199.396488999
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 113336461.86746897
system.switch_cpus.issueRate 1.108410557375
system.switch_cpus.fuBusy 11312.651877
system.switch_cpus.fuBusyRate 9.968744100000001e-05
system.switch_cpus.intInstQueueReads 211188419.445692
system.switch_cpus.intInstQueueWrites 58541524.967124
system.switch_cpus.intInstQueueWakeupAccesses 53821512.61140999
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 117841589.601288
system.switch_cpus.vecInstQueueWrites 64193148.24357
system.switch_cpus.vecInstQueueWakeupAccesses 58366135.430212006
system.switch_cpus.intAluAccesses 54422170.299659
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 58925604.219687
system.switch_cpus.numSquashedInsts 239720.20567899998
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 25.106099999999994
system.switch_cpus.idleCycles 2236.013685
system.switch_cpus.MemDepUnit__0.insertedLoads 24361591.657479
system.switch_cpus.MemDepUnit__0.insertedStores 7592892.48026
system.switch_cpus.MemDepUnit__0.conflictingLoads 1689441.0614640003
system.switch_cpus.MemDepUnit__0.conflictingStores 0.046354000000000006
system.switch_cpus.MemDepUnit__0.MDPLookups 3563544.877594
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 20798046.779884998
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 1079781.519754
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 531638.503852
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 496418.621291
system.switch_cpus.branchPred.lookups_0::CallDirect 488223.749883
system.switch_cpus.branchPred.lookups_0::CallIndirect 0.0
system.switch_cpus.branchPred.lookups_0::DirectCond 9244563.891605
system.switch_cpus.branchPred.lookups_0::DirectUncond 1139244.2393450001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 0.007632
system.switch_cpus.branchPred.lookups_0::total 11368450.509755999
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 52055.393080999995
system.switch_cpus.branchPred.squashes_0::CallDirect 43861.667539
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.0
system.switch_cpus.branchPred.squashes_0::DirectCond 781157.8516919998
system.switch_cpus.branchPred.squashes_0::DirectUncond 85851.89348499998
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 0.003816
system.switch_cpus.branchPred.squashes_0::total 962926.8096129998
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.8811079999999999
system.switch_cpus.branchPred.corrected_0::CallDirect 0.6213169999999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 0.0
system.switch_cpus.branchPred.corrected_0::DirectCond 232458.31211399997
system.switch_cpus.branchPred.corrected_0::DirectUncond 1.314449
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 0.003816
system.switch_cpus.branchPred.corrected_0::total 232461.132804
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 444363.11987699993
system.switch_cpus.branchPred.committed_0::CallDirect 444362.230194
system.switch_cpus.branchPred.committed_0::CallIndirect 0.0
system.switch_cpus.branchPred.committed_0::DirectCond 8463407.798541998
system.switch_cpus.branchPred.committed_0::DirectUncond 1053392.6428709999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 0.003816
system.switch_cpus.branchPred.committed_0::total 10405525.7953
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.8430669999999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 0.084479
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 0.0
system.switch_cpus.branchPred.mispredicted_0::DirectCond 223461.84177999996
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 0.8363839999999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 0.003816
system.switch_cpus.branchPred.mispredicted_0::total 223463.609526
system.switch_cpus.branchPred.targetProvider_0::NoTarget 6361945.643961
system.switch_cpus.branchPred.targetProvider_0::BTB 4510086.256833999
system.switch_cpus.branchPred.targetProvider_0::RAS 496418.608961
system.switch_cpus.branchPred.targetProvider_0::Indirect 0.0
system.switch_cpus.branchPred.targetProvider_0::total 11368450.509755999
system.switch_cpus.branchPred.targetWrong_0::NoBranch 118637.111392
system.switch_cpus.branchPred.targetWrong_0::Return 113823.146469
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.8749429999999999
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 232461.132804
system.switch_cpus.branchPred.condPredicted 9244563.891605
system.switch_cpus.branchPred.condPredictedTaken 2882769.326673999
system.switch_cpus.branchPred.condIncorrect 232461.132804
system.switch_cpus.branchPred.predTakenBTBMiss 19.089864
system.switch_cpus.branchPred.NotTakenMispredicted 118637.986335
system.switch_cpus.branchPred.TakenMispredicted 113823.146469
system.switch_cpus.branchPred.BTBLookups 11368450.509755999
system.switch_cpus.branchPred.BTBUpdates 118637.101411
system.switch_cpus.branchPred.BTBHits 9357487.083154999
system.switch_cpus.branchPred.BTBHitRatio 0.7949252333939999
system.switch_cpus.branchPred.BTBMispredicted 25.818541999999997
system.switch_cpus.branchPred.indirectLookups 0.007632
system.switch_cpus.branchPred.indirectHits 0.0
system.switch_cpus.branchPred.indirectMisses 0.007632
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 496418.621291
system.switch_cpus.branchPred.btb.lookups::CallDirect 488223.749883
system.switch_cpus.branchPred.btb.lookups::CallIndirect 0.0
system.switch_cpus.branchPred.btb.lookups::DirectCond 9244563.891605
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1139244.2393450001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 0.007632
system.switch_cpus.branchPred.btb.lookups::total 11368450.509755999
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 496418.621291
system.switch_cpus.branchPred.btb.misses::CallDirect 3.052626
system.switch_cpus.branchPred.btb.misses::CallIndirect 0.0
system.switch_cpus.branchPred.btb.misses::DirectCond 1514539.423096
system.switch_cpus.branchPred.btb.misses::DirectUncond 2.321956
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 0.007632
system.switch_cpus.branchPred.btb.misses::total 2010963.426601
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 0.6213169999999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 118635.16564500002
system.switch_cpus.branchPred.btb.updates::DirectUncond 1.314449
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 118637.101411
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 0.6213169999999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 118635.16564500002
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 1.314449
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 118637.101411
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.switch_cpus.branchPred.indirectBranchPred.lookups 0.007632
system.switch_cpus.branchPred.indirectBranchPred.hits 0.0
system.switch_cpus.branchPred.indirectBranchPred.misses 0.007632
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 0.003816
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 0.011448
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.003816
system.switch_cpus.branchPred.ras.pushes 540279.142964
system.switch_cpus.branchPred.ras.pops 540280.28883
system.switch_cpus.branchPred.ras.squashes 95917.06061999999
system.switch_cpus.branchPred.ras.used 444363.11987699993
system.switch_cpus.branchPred.ras.correct 444362.27681
system.switch_cpus.branchPred.ras.incorrect 0.8430669999999999
system.switch_cpus.commit.commitSquashedInsts 7551398.294752
system.switch_cpus.commit.branchMispredicts 232459.19703799998
system.switch_cpus.commit.numCommittedDist::samples 99730507.732208
system.switch_cpus.commit.numCommittedDist::mean 1.080620726438
system.switch_cpus.commit.numCommittedDist::stdev 1.302391452212
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 53543605.01456801
system.switch_cpus.commit.numCommittedDist::1 12363929.573058998
system.switch_cpus.commit.numCommittedDist::2 6197098.336034001
system.switch_cpus.commit.numCommittedDist::3 27625874.808547
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 99730507.732208
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 444362.230194
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.0
system.switch_cpus.commit.committedInstType_0::IntAlu 37655130.434515
system.switch_cpus.commit.committedInstType_0::IntMult 281810.869715
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 6196587.844401998
system.switch_cpus.commit.committedInstType_0::FloatCmp 2748793.2635920006
system.switch_cpus.commit.committedInstType_0::FloatCvt 214932.432897
system.switch_cpus.commit.committedInstType_0::FloatMult 10776973.520673998
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 8538431.922389999
system.switch_cpus.commit.committedInstType_0::FloatDiv 1469227.815615
system.switch_cpus.commit.committedInstType_0::FloatMisc 5516837.139593998
system.switch_cpus.commit.committedInstType_0::FloatSqrt 959883.152893
system.switch_cpus.commit.committedInstType_0::SimdAdd 126962.68945399999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 2618.732922
system.switch_cpus.commit.committedInstType_0::SimdCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 677433.637472
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 0.0
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 965271.689627
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 3598.960636
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 302.042352
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 151.021176
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 846306.087591
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 582977.664989
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 22809626.621483997
system.switch_cpus.commit.committedInstType_0::MemWrite 7261893.126778001
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 107635750.670768
system.switch_cpus.commit.commitEligibleSamples 27625874.808547
system.switch_cpus.commit.memOrderViolationEvents 0.092763
system.switch_cpus.commit.PNDLoadViolations 641.117365
system.switch_cpus.commitStats0.numInsts 100000000.250926
system.switch_cpus.commitStats0.numOps 107635750.670768
system.switch_cpus.commitStats0.numInstsNotNOP 100000000.235662
system.switch_cpus.commitStats0.numOpsNotNOP 107635750.65550399
system.switch_cpus.commitStats0.cpi 1.023451266721
system.switch_cpus.commitStats0.ipc 0.9804849368710001
system.switch_cpus.commitStats0.numMemRefs 30071519.748261996
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 62547272.44035199
system.switch_cpus.commitStats0.numLoadInsts 22809626.621483997
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7261893.126778001
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 56594171.910425
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.0
system.switch_cpus.commitStats0.committedInstType::IntAlu 37655130.434515
system.switch_cpus.commitStats0.committedInstType::IntMult 281810.869715
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 6196587.844401998
system.switch_cpus.commitStats0.committedInstType::FloatCmp 2748793.2635920006
system.switch_cpus.commitStats0.committedInstType::FloatCvt 214932.432897
system.switch_cpus.commitStats0.committedInstType::FloatMult 10776973.520673998
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 8538431.922389999
system.switch_cpus.commitStats0.committedInstType::FloatDiv 1469227.815615
system.switch_cpus.commitStats0.committedInstType::FloatMisc 5516837.139593998
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 959883.152893
system.switch_cpus.commitStats0.committedInstType::SimdAdd 126962.68945399999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 2618.732922
system.switch_cpus.commitStats0.committedInstType::SimdCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 677433.637472
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 965271.689627
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 3598.960636
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 302.042352
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 151.021176
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 846306.087591
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 582977.664989
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 22809626.621483997
system.switch_cpus.commitStats0.committedInstType::MemWrite 7261893.126778001
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 107635750.670768
system.switch_cpus.commitStats0.committedControl::IsControl 10405525.782689
system.switch_cpus.commitStats0.committedControl::IsDirectControl 9961162.658995999
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 444363.123693
system.switch_cpus.commitStats0.committedControl::IsCondControl 8463407.790474
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1942117.9922149999
system.switch_cpus.commitStats0.committedControl::IsCall 444362.230194
system.switch_cpus.commitStats0.committedControl::IsReturn 444363.11987699993
system.switch_cpus.decode.idleCycles 17861987.318403
system.switch_cpus.decode.blockedCycles 37297608.548179
system.switch_cpus.decode.runCycles 40093018.307032004
system.switch_cpus.decode.unblockCycles 6859059.513868999
system.switch_cpus.decode.squashCycles 233105.07037099995
system.switch_cpus.decode.branchResolved 4441438.686620999
system.switch_cpus.decode.branchMispred 9.846075999999998
system.switch_cpus.decode.decodedInsts 116215310.61261399
system.switch_cpus.decode.squashedInsts 7.054355999999999
system.switch_cpus.executeStats0.numInsts 113096742.18002298
system.switch_cpus.executeStats0.numNop 0.015264
system.switch_cpus.executeStats0.numBranches 10824807.101431001
system.switch_cpus.executeStats0.numLoadInsts 24826051.435483
system.switch_cpus.executeStats0.numStoreInsts 7447807.556656
system.switch_cpus.executeStats0.instRate 1.106152734379
system.switch_cpus.executeStats0.numCCRegReads 21954215.329565994
system.switch_cpus.executeStats0.numCCRegWrites 24661429.391509004
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 85824465.293415
system.switch_cpus.executeStats0.numIntRegWrites 38760636.09413399
system.switch_cpus.executeStats0.numMemRefs 32273858.992139
system.switch_cpus.executeStats0.numMiscRegReads 156414534.799909
system.switch_cpus.executeStats0.numMiscRegWrites 33445531.821278997
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 83139231.928977
system.switch_cpus.executeStats0.numVecRegWrites 52567054.678011
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 5006504.865795
system.switch_cpus.fetch.cycles 70225868.420665
system.switch_cpus.fetch.squashCycles 466214.0122739999
system.switch_cpus.fetch.cacheLines 31734074.790192
system.switch_cpus.fetch.icacheSquashes 77687.260578
system.switch_cpus.fetch.nisnDist::samples 102344778.757854
system.switch_cpus.fetch.nisnDist::mean 1.1504330501589999
system.switch_cpus.fetch.nisnDist::stdev 1.249982740552
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 45971227.41824599
system.switch_cpus.fetch.nisnDist::1 22555464.616434
system.switch_cpus.fetch.nisnDist::2 6217163.833531
system.switch_cpus.fetch.nisnDist::3 27600922.889643002
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 102344778.757854
system.switch_cpus.fetchStats0.numInsts 109321382.72187799
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.068767688988
system.switch_cpus.fetchStats0.numBranches 11368450.509755999
system.switch_cpus.fetchStats0.branchRate 0.11040241305999998
system.switch_cpus.fetchStats0.icacheStallCycles 31885803.331051994
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 233105.07037099995
system.switch_cpus.iew.blockCycles 7130847.055918001
system.switch_cpus.iew.unblockCycles 1507320.7007909997
system.switch_cpus.iew.dispatchedInsts 115185204.587493
system.switch_cpus.iew.dispSquashedInsts 117155.25447599999
system.switch_cpus.iew.dispLoadInsts 24361591.657479
system.switch_cpus.iew.dispStoreInsts 7592892.48026
system.switch_cpus.iew.dispNonSpecInsts 0.39912499999999995
system.switch_cpus.iew.iqFullEvents 17621.368054
system.switch_cpus.iew.lsqFullEvents 1464540.003391
system.switch_cpus.iew.predictedTakenIncorrect 116150.99203999998
system.switch_cpus.iew.predictedNotTakenIncorrect 120452.918743
system.switch_cpus.iew.branchMispredicts 236603.91078299997
system.switch_cpus.iew.instsToCommit 112223824.988021
system.switch_cpus.iew.writebackCount 112187648.04162198
system.switch_cpus.iew.producerInst 77293820.346867
system.switch_cpus.iew.consumerInst 123099850.26105101
system.switch_cpus.iew.wbRate 1.097275289418
system.switch_cpus.iew.wbFanout 0.628781262262
system.switch_cpus.lsq0.forwLoads 134289.55914
system.switch_cpus.lsq0.squashedLoads 1551968.370055
system.switch_cpus.lsq0.ignoredResponses 11.847090999999999
system.switch_cpus.lsq0.memOrderViolation 961.4057250000001
system.switch_cpus.lsq0.squashedStores 330999.419643
system.switch_cpus.lsq0.rescheduledLoads 735639.5499880001
system.switch_cpus.lsq0.blockedByCache 9971.220811999998
system.switch_cpus.lsq0.loadToUse::samples 22809626.915417
system.switch_cpus.lsq0.loadToUse::mean 6.183407669424999
system.switch_cpus.lsq0.loadToUse::stdev 12.907408973066
system.switch_cpus.lsq0.loadToUse::0-9 20803564.083353993
system.switch_cpus.lsq0.loadToUse::10-19 110231.467453
system.switch_cpus.lsq0.loadToUse::20-29 1450159.14652
system.switch_cpus.lsq0.loadToUse::30-39 119970.124076
system.switch_cpus.lsq0.loadToUse::40-49 39847.062639
system.switch_cpus.lsq0.loadToUse::50-59 32551.697509
system.switch_cpus.lsq0.loadToUse::60-69 32615.121627
system.switch_cpus.lsq0.loadToUse::70-79 1609.0356040000001
system.switch_cpus.lsq0.loadToUse::80-89 78639.81841800001
system.switch_cpus.lsq0.loadToUse::90-99 60896.64418899999
system.switch_cpus.lsq0.loadToUse::100-109 12717.711057
system.switch_cpus.lsq0.loadToUse::110-119 863.7263079999999
system.switch_cpus.lsq0.loadToUse::120-129 445.641396
system.switch_cpus.lsq0.loadToUse::130-139 1150.7481739999996
system.switch_cpus.lsq0.loadToUse::140-149 49096.613345000005
system.switch_cpus.lsq0.loadToUse::150-159 1015.8790569999999
system.switch_cpus.lsq0.loadToUse::160-169 581.524775
system.switch_cpus.lsq0.loadToUse::170-179 7191.682075999999
system.switch_cpus.lsq0.loadToUse::180-189 765.1782279999999
system.switch_cpus.lsq0.loadToUse::190-199 476.24633099999994
system.switch_cpus.lsq0.loadToUse::200-209 1530.195952
system.switch_cpus.lsq0.loadToUse::210-219 289.94219499999997
system.switch_cpus.lsq0.loadToUse::220-229 140.65111100000001
system.switch_cpus.lsq0.loadToUse::230-239 107.94556800000002
system.switch_cpus.lsq0.loadToUse::240-249 114.36527400000001
system.switch_cpus.lsq0.loadToUse::250-259 127.004607
system.switch_cpus.lsq0.loadToUse::260-269 118.27654199999999
system.switch_cpus.lsq0.loadToUse::270-279 112.199856
system.switch_cpus.lsq0.loadToUse::280-289 169.61750700000002
system.switch_cpus.lsq0.loadToUse::290-299 111.584386
system.switch_cpus.lsq0.loadToUse::overflows 2416.811558
system.switch_cpus.lsq0.loadToUse::min_value 2.2340799999999996
system.switch_cpus.lsq0.loadToUse::max_value 796.074138
system.switch_cpus.lsq0.loadToUse::total 22809626.915417
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 51172566254.08149
system.switch_cpus.rename.squashCycles 233105.07037099995
system.switch_cpus.rename.idleCycles 20025954.295517996
system.switch_cpus.rename.blockCycles 27135251.969199
system.switch_cpus.rename.serializeStallCycles 25489.022957
system.switch_cpus.rename.runCycles 41861313.128765
system.switch_cpus.rename.unblockCycles 13063665.271044001
system.switch_cpus.rename.renamedInsts 115782185.416882
system.switch_cpus.rename.ROBFullEvents 5514370.453392
system.switch_cpus.rename.IQFullEvents 166613.64165099998
system.switch_cpus.rename.LQFullEvents 1455809.9090509997
system.switch_cpus.rename.SQFullEvents 2260339.9641009998
system.switch_cpus.rename.renamedOperands 159681327.46639496
system.switch_cpus.rename.lookups 357294052.99260503
system.switch_cpus.rename.intLookups 87197624.596906
system.switch_cpus.rename.vecLookups 87346509.72936901
system.switch_cpus.rename.committedMaps 148410274.976883
system.switch_cpus.rename.undoneMaps 11271074.200243002
system.switch_cpus.rename.serializing 576.101642
system.switch_cpus.rename.tempSerializing 0.055807999999999996
system.switch_cpus.rename.skidInsts 17295081.909114998
system.switch_cpus.rob.reads 187291781.88918102
system.switch_cpus.rob.writes 232989219.98255497
system.switch_cpus.rob.squashedLoads 1562751.5692560002
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 332077.90776499995
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000000.235662
system.switch_cpus.thread_0.numOps 107635750.65550399
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1071968.6424649998
system.tol2bus.transDist::WritebackDirty 251869.477807
system.tol2bus.transDist::CleanEvict 873821.5572369999
system.tol2bus.transDist::ReadExReq 9848.837786
system.tol2bus.transDist::ReadExResp 9848.837786
system.tol2bus.transDist::ReadCleanReq 21.39913
system.tol2bus.transDist::ReadSharedReq 1071965.1457029998
system.tol2bus.pktCount::total 3245613.252826
system.tol2bus.pktSize::total 85182062.78112
system.tol2bus.snoops 43822.542964
system.tol2bus.snoopTraffic 173903.26124800002
system.tol2bus.snoopFanout::samples 1125695.045585
system.tol2bus.snoopFanout::mean 2.6289654999999997e-05
system.tol2bus.snoopFanout::stdev 0.004954916460000001
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1125667.82461
system.tol2bus.snoopFanout::1 27.220974999999996
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999999999999999
system.tol2bus.snoopFanout::total 1125695.045585
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 51172566254.08149
system.tol2bus.reqLayer0.occupancy 1331022753.7315001
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 28791.469322999994
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1622747974.7185
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2163741.006055
system.tol2bus.snoop_filter.hitSingleRequests 1081868.5034339998
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 27.220974999999996
system.tol2bus.snoop_filter.hitSingleSnoops 27.220974999999996
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 2717.2384570000004
system.l2.writebacks::total 2717.2384570000004
system.l2.ReadExReq.misses::switch_cpus.data 3628.403022
system.l2.ReadExReq.misses::total 3628.4793640000003
system.l2.ReadExReq.missLatency::switch_cpus.data 276475910.12799996
system.l2.ReadExReq.missLatency::total 276475910.12799996
system.l2.ReadExReq.missRate::switch_cpus.data 0.11294657711100001
system.l2.ReadExReq.missRate::total 0.11365991675900002
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 86371.5405525682
system.l2.ReadExReq.avgMissLatency::total 83165.17655256821
system.l2.ReadExReq.mshrMisses::switch_cpus.data 3628.403022
system.l2.ReadExReq.mshrMisses::total 3628.403022
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 240191879.90800005
system.l2.ReadExReq.mshrMissLatency::total 240191879.90800005
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.11294657711100001
system.l2.ReadExReq.mshrMissRate::total 0.112939706331
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 76371.54055256821
system.l2.ReadExReq.avgMshrMissLatency::total 76371.54055256821
system.l2.tags.occupancies::writebacks 7.901674294995002
system.l2.tags.avgOccs::writebacks 0.000241147324
system.l2.tags.ageTaskId_1024::4 19914.132195999995
system.mem_ctrls.avgPriority_writebacks::samples 2717.2384570000004
system.mem_ctrls.rdPerTurnAround::samples 155.920764
system.mem_ctrls.rdPerTurnAround::mean 10260.00154233312
system.mem_ctrls.rdPerTurnAround::gmean 4502.434038011794
system.mem_ctrls.rdPerTurnAround::stdev 14297.40083839546
system.mem_ctrls.rdPerTurnAround::0-2047 60.235884999999996
system.mem_ctrls.rdPerTurnAround::2048-4095 0.018495
system.mem_ctrls.rdPerTurnAround::32768-34815 0.004543
system.mem_ctrls.rdPerTurnAround::total 155.920764
system.mem_ctrls.wrPerTurnAround::samples 155.920764
system.mem_ctrls.wrPerTurnAround::mean 17.598140661256995
system.mem_ctrls.wrPerTurnAround::gmean 17.592868905699
system.mem_ctrls.wrPerTurnAround::stdev 0.329601006177
system.mem_ctrls.wrPerTurnAround::16 54.89781299999999
system.mem_ctrls.wrPerTurnAround::17 1.5418100000000001
system.mem_ctrls.wrPerTurnAround::18 67.28203
system.mem_ctrls.wrPerTurnAround::19 6.306960000000001
system.mem_ctrls.wrPerTurnAround::20 1.39723
system.mem_ctrls.wrPerTurnAround::21 0.19203800000000001
system.mem_ctrls.wrPerTurnAround::total 155.920764
system.mem_ctrls.requestorWriteBytes::writebacks 172188.116992
system.mem_ctrls.requestorWriteRate::writebacks 3146543.582463945
system.mem_ctrls.requestorWriteAccesses::writebacks 2717.2384570000004
system.mem_ctrls.requestorWriteTotalLat::writebacks 851433579438.3656
system.mem_ctrls.requestorWriteAvgLat::writebacks 2154112170.2569346
system.mem_ctrls.dram.bytesWritten::writebacks 173903.26124800002
system.mem_ctrls.dram.bytesWritten::total 173903.26124800002
system.mem_ctrls.dram.numWrites::writebacks 2717.2384570000004
system.mem_ctrls.dram.numWrites::total 2717.2384570000004
system.mem_ctrls.dram.bwWrite::writebacks 3180095.4869480003
system.mem_ctrls.dram.bwWrite::total 3180095.4869480003
system.mem_ctrls.dram.bwTotal::writebacks 3180095.4869480003
system.membus.transDist::WritebackDirty 2717.2384570000004
system.membus.transDist::ReadExReq 3628.4793640000003
system.membus.transDist::ReadExResp 3628.4793640000003
system.switch_cpus.rename.fullRegistersEvents 19882.562268
system.l2.InvalidateReq.misses::switch_cpus.data 54.76651999999999
system.l2.InvalidateReq.misses::total 54.76651999999999
system.l2.InvalidateReq.accesses::switch_cpus.data 54.84927799999999
system.l2.InvalidateReq.accesses::total 54.84927799999999
system.l2.InvalidateReq.missRate::switch_cpus.data 0.003816
system.l2.InvalidateReq.missRate::total 0.003816
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 54.76651999999999
system.l2.InvalidateReq.mshrMisses::total 54.76651999999999
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 1059729.297
system.l2.InvalidateReq.mshrMissLatency::total 1059729.297
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.003816
system.l2.InvalidateReq.mshrMissRate::total 0.003816
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 73.668418503626
system.l2.InvalidateReq.avgMshrMissLatency::total 73.668418503626
system.mem_ctrls.rdPerTurnAround::51200-53247 0.001175
system.membus.transDist::InvalidateReq 54.76651999999999
system.tol2bus.transDist::InvalidateReq 54.84927799999999
system.tol2bus.transDist::InvalidateResp 54.84927799999999
system.l2.ReadExReq.misses::cpu.data 0.727088
system.l2.ReadExReq.accesses::cpu.data 0.727088
system.l2.ReadExReq.missRate::cpu.data 0.460238
system.mem_ctrls.rdPerTurnAround::0-1023 58.619223
system.mem_ctrls.rdPerTurnAround::1024-2047 6.23726
system.mem_ctrls.rdPerTurnAround::17408-18431 0.056298
system.mem_ctrls.rdPerTurnAround::18432-19455 0.059833
system.l2.CleanEvict.mshrMisses::writebacks 0.005323
system.l2.CleanEvict.mshrMisses::total 0.005323
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.WritebackClean.hits::writebacks 0.011354
system.l2.WritebackClean.hits::total 0.011354
system.l2.WritebackClean.accesses::writebacks 0.011354
system.l2.WritebackClean.accesses::total 0.011354
system.mem_ctrls.rdPerTurnAround::14336-16383 0.001622
system.mem_ctrls.rdPerTurnAround::26624-28671 0.001622
system.mem_ctrls.rdPerTurnAround::40960-43007 0.002641
system.mem_ctrls.wrPerTurnAround::16-23 24.12725
system.mem_ctrls.wrPerTurnAround::24-31 0.004866
system.mem_ctrls.wrPerTurnAround::32-39 0.003244
system.mem_ctrls.wrPerTurnAround::40-47 0.001622
system.mem_ctrls.wrPerTurnAround::48-55 0.001622
system.mem_ctrls.wrPerTurnAround::72-79 0.001622
system.mem_ctrls.wrPerTurnAround::88-95 0.006488
system.mem_ctrls.wrPerTurnAround::96-103 0.006488
system.mem_ctrls.wrPerTurnAround::104-111 0.001622
system.mem_ctrls.wrPerTurnAround::112-119 0.012976
system.mem_ctrls.wrPerTurnAround::120-127 0.009732
system.mem_ctrls.wrPerTurnAround::128-135 0.077856
system.mem_ctrls.wrPerTurnAround::136-143 0.003244
system.mem_ctrls.wrPerTurnAround::144-151 0.00811
system.mem_ctrls.wrPerTurnAround::152-159 0.001622
system.mem_ctrls.wrPerTurnAround::160-167 0.003244
system.mem_ctrls.wrPerTurnAround::168-175 0.001622
system.mem_ctrls.wrPerTurnAround::184-191 0.001622
system.mem_ctrls.wrPerTurnAround::216-223 0.003244
system.mem_ctrls.wrPerTurnAround::224-231 0.001622
system.mem_ctrls.wrPerTurnAround::232-239 0.001622
system.mem_ctrls.wrPerTurnAround::240-247 0.003244
system.mem_ctrls.wrPerTurnAround::248-255 0.001622
system.mem_ctrls.wrPerTurnAround::256-263 0.004866
system.mem_ctrls.wrPerTurnAround::264-271 0.001622
system.mem_ctrls.wrPerTurnAround::272-279 0.001622
system.mem_ctrls.wrPerTurnAround::280-287 0.001622
system.mem_ctrls.wrPerTurnAround::312-319 0.001622
system.mem_ctrls.wrPerTurnAround::376-383 0.001622
system.mem_ctrls.wrPerTurnAround::400-407 0.001622
system.tol2bus.transDist::WritebackClean 0.011354
system.mem_ctrls.rdPerTurnAround::4096-8191 0.187638
system.mem_ctrls.rdPerTurnAround::94208-98303 0.187638
system.mem_ctrls.rdPerTurnAround::4096-6143 0.001019
system.mem_ctrls.rdPerTurnAround::28672-30719 0.001019
system.mem_ctrls.rdPerTurnAround::2048-3071 1.2870849999999998
system.mem_ctrls.rdPerTurnAround::21504-22527 0.355055
system.mem_ctrls.rdPerTurnAround::0-511 11.894926
system.mem_ctrls.rdPerTurnAround::512-1023 0.15883999999999998
system.mem_ctrls.rdPerTurnAround::1536-2047 0.038041
system.mem_ctrls.rdPerTurnAround::14336-14847 0.038041
system.mem_ctrls.rdPerTurnAround::20480-21503 0.000915
system.mem_ctrls.rdPerTurnAround::3072-4095 0.285398
system.mem_ctrls.rdPerTurnAround::31744-32767 0.076342
system.mem_ctrls.rdPerTurnAround::27648-28671 0.104528
system.mem_ctrls.rdPerTurnAround::4096-5119 0.069533
system.mem_ctrls.rdPerTurnAround::26624-27647 0.069533
system.l2.InvalidateReq.hits::switch_cpus.data 0.082758
system.l2.InvalidateReq.hits::total 0.082758
system.mem_ctrls.rdPerTurnAround::1024-1535 0.041379
system.mem_ctrls.rdPerTurnAround::4608-5119 0.041379
system.mem_ctrls.rdPerTurnAround::13824-14335 0.041379
system.mem_ctrls.rdPerTurnAround::28672-29695 0.002079
system.mem_ctrls.rdPerTurnAround::0-127 15.031170000000001
system.mem_ctrls.rdPerTurnAround::128-255 0.553014
system.mem_ctrls.rdPerTurnAround::256-383 0.114345
system.mem_ctrls.rdPerTurnAround::384-511 0.051975
system.mem_ctrls.rdPerTurnAround::512-639 0.027027000000000002
system.mem_ctrls.rdPerTurnAround::640-767 0.006237
system.mem_ctrls.rdPerTurnAround::896-1023 0.004158
system.mem_ctrls.rdPerTurnAround::1024-1151 0.002079
system.mem_ctrls.rdPerTurnAround::1280-1407 0.002079
system.mem_ctrls.rdPerTurnAround::1408-1535 0.004158
system.mem_ctrls.rdPerTurnAround::1664-1791 0.002079
system.mem_ctrls.rdPerTurnAround::2560-2687 0.002079
system.mem_ctrls.rdPerTurnAround::3456-3583 0.002079
system.mem_ctrls.wrPerTurnAround::22 0.002079
CPI 1.0234513227521842

Per-Address PND Load Violations:
