
TM1637-Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001740  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800184c  0800184c  0001184c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001878  08001878  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001878  08001878  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001878  08001878  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001878  08001878  00011878  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800187c  0800187c  0001187c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001880  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  0800188c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  0800188c  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000061dd  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011d6  00000000  00000000  00026212  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006f8  00000000  00000000  000273e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000678  00000000  00000000  00027ae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015f44  00000000  00000000  00028158  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006072  00000000  00000000  0003e09c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007df48  00000000  00000000  0004410e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c2056  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b60  00000000  00000000  000c20d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001834 	.word	0x08001834

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001834 	.word	0x08001834

0800014c <tm1637_CLKhigh>:

#ifndef tm1637
#include "tm1637.h"
#include "stm32f1xx_hal_gpio.h"
void tm1637_CLKhigh()
{																	  //CLK period fix
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000150:	2201      	movs	r2, #1
 8000152:	2140      	movs	r1, #64	; 0x40
 8000154:	4807      	ldr	r0, [pc, #28]	; (8000174 <tm1637_CLKhigh+0x28>)
 8000156:	f000 fde8 	bl	8000d2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 800015a:	2201      	movs	r2, #1
 800015c:	2140      	movs	r1, #64	; 0x40
 800015e:	4805      	ldr	r0, [pc, #20]	; (8000174 <tm1637_CLKhigh+0x28>)
 8000160:	f000 fde3 	bl	8000d2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000164:	2201      	movs	r2, #1
 8000166:	2140      	movs	r1, #64	; 0x40
 8000168:	4802      	ldr	r0, [pc, #8]	; (8000174 <tm1637_CLKhigh+0x28>)
 800016a:	f000 fdde 	bl	8000d2a <HAL_GPIO_WritePin>
}
 800016e:	bf00      	nop
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40010c00 	.word	0x40010c00

08000178 <tm1637_CLKlow>:
void tm1637_CLKlow()
{
 8000178:	b580      	push	{r7, lr}
 800017a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 800017c:	2200      	movs	r2, #0
 800017e:	2140      	movs	r1, #64	; 0x40
 8000180:	4807      	ldr	r0, [pc, #28]	; (80001a0 <tm1637_CLKlow+0x28>)
 8000182:	f000 fdd2 	bl	8000d2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000186:	2200      	movs	r2, #0
 8000188:	2140      	movs	r1, #64	; 0x40
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <tm1637_CLKlow+0x28>)
 800018c:	f000 fdcd 	bl	8000d2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000190:	2200      	movs	r2, #0
 8000192:	2140      	movs	r1, #64	; 0x40
 8000194:	4802      	ldr	r0, [pc, #8]	; (80001a0 <tm1637_CLKlow+0x28>)
 8000196:	f000 fdc8 	bl	8000d2a <HAL_GPIO_WritePin>
}
 800019a:	bf00      	nop
 800019c:	bd80      	pop	{r7, pc}
 800019e:	bf00      	nop
 80001a0:	40010c00 	.word	0x40010c00

080001a4 <tm1637_SDOhigh>:
void tm1637_SDOhigh()
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	2180      	movs	r1, #128	; 0x80
 80001ac:	4807      	ldr	r0, [pc, #28]	; (80001cc <tm1637_SDOhigh+0x28>)
 80001ae:	f000 fdbc 	bl	8000d2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80001b2:	2201      	movs	r2, #1
 80001b4:	2180      	movs	r1, #128	; 0x80
 80001b6:	4805      	ldr	r0, [pc, #20]	; (80001cc <tm1637_SDOhigh+0x28>)
 80001b8:	f000 fdb7 	bl	8000d2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80001bc:	2201      	movs	r2, #1
 80001be:	2180      	movs	r1, #128	; 0x80
 80001c0:	4802      	ldr	r0, [pc, #8]	; (80001cc <tm1637_SDOhigh+0x28>)
 80001c2:	f000 fdb2 	bl	8000d2a <HAL_GPIO_WritePin>
}
 80001c6:	bf00      	nop
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	40010c00 	.word	0x40010c00

080001d0 <tm1637_SDOlow>:
void tm1637_SDOlow()
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 80001d4:	2200      	movs	r2, #0
 80001d6:	2180      	movs	r1, #128	; 0x80
 80001d8:	4807      	ldr	r0, [pc, #28]	; (80001f8 <tm1637_SDOlow+0x28>)
 80001da:	f000 fda6 	bl	8000d2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 80001de:	2200      	movs	r2, #0
 80001e0:	2180      	movs	r1, #128	; 0x80
 80001e2:	4805      	ldr	r0, [pc, #20]	; (80001f8 <tm1637_SDOlow+0x28>)
 80001e4:	f000 fda1 	bl	8000d2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	2180      	movs	r1, #128	; 0x80
 80001ec:	4802      	ldr	r0, [pc, #8]	; (80001f8 <tm1637_SDOlow+0x28>)
 80001ee:	f000 fd9c 	bl	8000d2a <HAL_GPIO_WritePin>
}
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	40010c00 	.word	0x40010c00

080001fc <tm1637_SartPacket>:
void tm1637_SartPacket()
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
	tm1637_CLKhigh();
 8000200:	f7ff ffa4 	bl	800014c <tm1637_CLKhigh>

	tm1637_SDOhigh();
 8000204:	f7ff ffce 	bl	80001a4 <tm1637_SDOhigh>
	tm1637_SDOlow();
 8000208:	f7ff ffe2 	bl	80001d0 <tm1637_SDOlow>

	tm1637_CLKlow();
 800020c:	f7ff ffb4 	bl	8000178 <tm1637_CLKlow>
}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}

08000214 <tm1637_EndPacket>:
void tm1637_EndPacket()
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
	tm1637_CLKlow();
 8000218:	f7ff ffae 	bl	8000178 <tm1637_CLKlow>
	tm1637_SDOlow();
 800021c:	f7ff ffd8 	bl	80001d0 <tm1637_SDOlow>

	tm1637_CLKhigh();
 8000220:	f7ff ff94 	bl	800014c <tm1637_CLKhigh>
	tm1637_SDOhigh();
 8000224:	f7ff ffbe 	bl	80001a4 <tm1637_SDOhigh>
}
 8000228:	bf00      	nop
 800022a:	bd80      	pop	{r7, pc}

0800022c <tm1637_DataOut>:
void tm1637_DataOut(uint8_t *tm1637_TxBuffer)									
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b084      	sub	sp, #16
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
//	for(int8_t j = 7; j >= 0; j--)
	for(int8_t j = 0; j < PACKET_SIZE; j++)
 8000234:	2300      	movs	r3, #0
 8000236:	73fb      	strb	r3, [r7, #15]
 8000238:	e015      	b.n	8000266 <tm1637_DataOut+0x3a>
	{
		tm1637_CLKlow();
 800023a:	f7ff ff9d 	bl	8000178 <tm1637_CLKlow>
		if(tm1637_TxBuffer[j] == GPIO_PIN_SET)
 800023e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000242:	687a      	ldr	r2, [r7, #4]
 8000244:	4413      	add	r3, r2
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	2b01      	cmp	r3, #1
 800024a:	d102      	bne.n	8000252 <tm1637_DataOut+0x26>
		{
			tm1637_SDOhigh();
 800024c:	f7ff ffaa 	bl	80001a4 <tm1637_SDOhigh>
 8000250:	e001      	b.n	8000256 <tm1637_DataOut+0x2a>
//			tm1637_CLK();
		}
		else
		{
			tm1637_SDOlow();
 8000252:	f7ff ffbd 	bl	80001d0 <tm1637_SDOlow>
//			tm1637_CLK();
		}
		tm1637_CLKhigh();
 8000256:	f7ff ff79 	bl	800014c <tm1637_CLKhigh>
	for(int8_t j = 0; j < PACKET_SIZE; j++)
 800025a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800025e:	b2db      	uxtb	r3, r3
 8000260:	3301      	adds	r3, #1
 8000262:	b2db      	uxtb	r3, r3
 8000264:	73fb      	strb	r3, [r7, #15]
 8000266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800026a:	2b07      	cmp	r3, #7
 800026c:	dde5      	ble.n	800023a <tm1637_DataOut+0xe>
	} 
}
 800026e:	bf00      	nop
 8000270:	3710      	adds	r7, #16
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}

08000276 <tm1637_TxCommand>:
void tm1637_TxCommand(uint8_t *Command)
{																		//Handles high level (bit by bit) transmission operation
 8000276:	b580      	push	{r7, lr}
 8000278:	b086      	sub	sp, #24
 800027a:	af00      	add	r7, sp, #0
 800027c:	6078      	str	r0, [r7, #4]
	uint8_t ByteData[8] = {0};
 800027e:	f107 030c 	add.w	r3, r7, #12
 8000282:	2200      	movs	r2, #0
 8000284:	601a      	str	r2, [r3, #0]
 8000286:	605a      	str	r2, [r3, #4]

//	for(int8_t i = 7; i >= 0; i--)
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8000288:	2300      	movs	r3, #0
 800028a:	75fb      	strb	r3, [r7, #23]
 800028c:	e015      	b.n	80002ba <tm1637_TxCommand+0x44>
	{

		ByteData[i] = (Command[0] & (0x01 << i)) && 1;
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	461a      	mov	r2, r3
 8000294:	7dfb      	ldrb	r3, [r7, #23]
 8000296:	fa42 f303 	asr.w	r3, r2, r3
 800029a:	f003 0301 	and.w	r3, r3, #1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	bf14      	ite	ne
 80002a2:	2301      	movne	r3, #1
 80002a4:	2300      	moveq	r3, #0
 80002a6:	b2da      	uxtb	r2, r3
 80002a8:	7dfb      	ldrb	r3, [r7, #23]
 80002aa:	f107 0118 	add.w	r1, r7, #24
 80002ae:	440b      	add	r3, r1
 80002b0:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 80002b4:	7dfb      	ldrb	r3, [r7, #23]
 80002b6:	3301      	adds	r3, #1
 80002b8:	75fb      	strb	r3, [r7, #23]
 80002ba:	7dfb      	ldrb	r3, [r7, #23]
 80002bc:	2b07      	cmp	r3, #7
 80002be:	d9e6      	bls.n	800028e <tm1637_TxCommand+0x18>

												//Transmit byte by byte
	}

	tm1637_SartPacket();
 80002c0:	f7ff ff9c 	bl	80001fc <tm1637_SartPacket>
	tm1637_DataOut(ByteData);
 80002c4:	f107 030c 	add.w	r3, r7, #12
 80002c8:	4618      	mov	r0, r3
 80002ca:	f7ff ffaf 	bl	800022c <tm1637_DataOut>
	tm1637_CLKlow();
 80002ce:	f7ff ff53 	bl	8000178 <tm1637_CLKlow>
	tm1637_CLKhigh();
 80002d2:	f7ff ff3b 	bl	800014c <tm1637_CLKhigh>
	tm1637_ACKcheck();
 80002d6:	f000 f879 	bl	80003cc <tm1637_ACKcheck>
//
//	}



}
 80002da:	bf00      	nop
 80002dc:	3718      	adds	r7, #24
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}

080002e2 <tm1637_TxData>:
void tm1637_TxData(uint8_t Command, uint8_t *Data, uint8_t PacketSize)
{																		//Handles high level (bit by bit) transmission operation
 80002e2:	b580      	push	{r7, lr}
 80002e4:	b086      	sub	sp, #24
 80002e6:	af00      	add	r7, sp, #0
 80002e8:	4603      	mov	r3, r0
 80002ea:	6039      	str	r1, [r7, #0]
 80002ec:	71fb      	strb	r3, [r7, #7]
 80002ee:	4613      	mov	r3, r2
 80002f0:	71bb      	strb	r3, [r7, #6]
	uint8_t ByteData[8] = {0};
 80002f2:	f107 030c 	add.w	r3, r7, #12
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
//		ByteData[j] = (Data[j] & (0x01 << j)) && 1;				//Convert Byte to bit
//	}
//	tm1637_DataOut(ByteData);												//Send Slave address
//	tm1637_SartPacket();
//	for(int8_t i = PacketSize-1; i >= 0; i--)							//MSB firs
	for(uint8_t i = 0; i < PacketSize; i++)
 80002fc:	2300      	movs	r3, #0
 80002fe:	75fb      	strb	r3, [r7, #23]
 8000300:	e02b      	b.n	800035a <tm1637_TxData+0x78>
	{
		for(uint8_t j = 0; j < 8; j++)
 8000302:	2300      	movs	r3, #0
 8000304:	75bb      	strb	r3, [r7, #22]
 8000306:	e017      	b.n	8000338 <tm1637_TxData+0x56>
		{
			ByteData[j] = (Data[i] & (0x01 << j)) && 1;
 8000308:	7dfb      	ldrb	r3, [r7, #23]
 800030a:	683a      	ldr	r2, [r7, #0]
 800030c:	4413      	add	r3, r2
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	461a      	mov	r2, r3
 8000312:	7dbb      	ldrb	r3, [r7, #22]
 8000314:	fa42 f303 	asr.w	r3, r2, r3
 8000318:	f003 0301 	and.w	r3, r3, #1
 800031c:	2b00      	cmp	r3, #0
 800031e:	bf14      	ite	ne
 8000320:	2301      	movne	r3, #1
 8000322:	2300      	moveq	r3, #0
 8000324:	b2da      	uxtb	r2, r3
 8000326:	7dbb      	ldrb	r3, [r7, #22]
 8000328:	f107 0118 	add.w	r1, r7, #24
 800032c:	440b      	add	r3, r1
 800032e:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t j = 0; j < 8; j++)
 8000332:	7dbb      	ldrb	r3, [r7, #22]
 8000334:	3301      	adds	r3, #1
 8000336:	75bb      	strb	r3, [r7, #22]
 8000338:	7dbb      	ldrb	r3, [r7, #22]
 800033a:	2b07      	cmp	r3, #7
 800033c:	d9e4      	bls.n	8000308 <tm1637_TxData+0x26>
		}
		tm1637_DataOut(ByteData);
 800033e:	f107 030c 	add.w	r3, r7, #12
 8000342:	4618      	mov	r0, r3
 8000344:	f7ff ff72 	bl	800022c <tm1637_DataOut>
		tm1637_CLKlow();
 8000348:	f7ff ff16 	bl	8000178 <tm1637_CLKlow>
		tm1637_CLKhigh();
 800034c:	f7ff fefe 	bl	800014c <tm1637_CLKhigh>
		tm1637_ACKcheck();//Transmit byte by byte
 8000350:	f000 f83c 	bl	80003cc <tm1637_ACKcheck>
	for(uint8_t i = 0; i < PacketSize; i++)
 8000354:	7dfb      	ldrb	r3, [r7, #23]
 8000356:	3301      	adds	r3, #1
 8000358:	75fb      	strb	r3, [r7, #23]
 800035a:	7dfa      	ldrb	r2, [r7, #23]
 800035c:	79bb      	ldrb	r3, [r7, #6]
 800035e:	429a      	cmp	r2, r3
 8000360:	d3cf      	bcc.n	8000302 <tm1637_TxData+0x20>
	}
//	tm1637_CLK();
//	tm1637_ACKcheck();


}
 8000362:	bf00      	nop
 8000364:	3718      	adds	r7, #24
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
	...

0800036c <tm1637_Initialize>:
void tm1637_Initialize(uint8_t Direction)						//Since SDI line is doing both transmission and reception
{																		//the corresponding GPIO pin must be reinitialized on the run
 800036c:	b580      	push	{r7, lr}
 800036e:	b086      	sub	sp, #24
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000376:	f107 0308 	add.w	r3, r7, #8
 800037a:	2200      	movs	r2, #0
 800037c:	601a      	str	r2, [r3, #0]
 800037e:	605a      	str	r2, [r3, #4]
 8000380:	609a      	str	r2, [r3, #8]
 8000382:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = SCLK_Pin;
 8000384:	2340      	movs	r3, #64	; 0x40
 8000386:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000388:	2300      	movs	r3, #0
 800038a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800038c:	2302      	movs	r3, #2
 800038e:	617b      	str	r3, [r7, #20]
	switch (Direction)
 8000390:	79fb      	ldrb	r3, [r7, #7]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d00b      	beq.n	80003ae <tm1637_Initialize+0x42>
 8000396:	2b01      	cmp	r3, #1
 8000398:	d000      	beq.n	800039c <tm1637_Initialize+0x30>
		case STM2DISPLAY:
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
			break;
		default:
			break;
 800039a:	e011      	b.n	80003c0 <tm1637_Initialize+0x54>
			GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80003a0:	f107 0308 	add.w	r3, r7, #8
 80003a4:	4619      	mov	r1, r3
 80003a6:	4808      	ldr	r0, [pc, #32]	; (80003c8 <tm1637_Initialize+0x5c>)
 80003a8:	f000 fb4e 	bl	8000a48 <HAL_GPIO_Init>
			break;
 80003ac:	e008      	b.n	80003c0 <tm1637_Initialize+0x54>
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ae:	2301      	movs	r3, #1
 80003b0:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80003b2:	f107 0308 	add.w	r3, r7, #8
 80003b6:	4619      	mov	r1, r3
 80003b8:	4803      	ldr	r0, [pc, #12]	; (80003c8 <tm1637_Initialize+0x5c>)
 80003ba:	f000 fb45 	bl	8000a48 <HAL_GPIO_Init>
			break;
 80003be:	bf00      	nop
	}

}
 80003c0:	bf00      	nop
 80003c2:	3718      	adds	r7, #24
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	40011400 	.word	0x40011400

080003cc <tm1637_ACKcheck>:
void tm1637_ACKcheck()
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
	tm1637_Initialize(DISPLAY2STM);
 80003d0:	2001      	movs	r0, #1
 80003d2:	f7ff ffcb 	bl	800036c <tm1637_Initialize>
	tm1637_CLKlow();
 80003d6:	f7ff fecf 	bl	8000178 <tm1637_CLKlow>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))
 80003da:	e002      	b.n	80003e2 <tm1637_ACKcheck+0x16>

//	tm1637_CLKhigh();
	tm1637_Initialize(STM2DISPLAY);
 80003dc:	2000      	movs	r0, #0
 80003de:	f7ff ffc5 	bl	800036c <tm1637_Initialize>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))
 80003e2:	2140      	movs	r1, #64	; 0x40
 80003e4:	4803      	ldr	r0, [pc, #12]	; (80003f4 <tm1637_ACKcheck+0x28>)
 80003e6:	f000 fc89 	bl	8000cfc <HAL_GPIO_ReadPin>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d1f5      	bne.n	80003dc <tm1637_ACKcheck+0x10>
//	tm1637_CLKlow();

}
 80003f0:	bf00      	nop
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	40010c00 	.word	0x40010c00

080003f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b084      	sub	sp, #16
 80003fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003fe:	f000 f9dd 	bl	80007bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000402:	f000 f83d 	bl	8000480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000406:	f000 f8af 	bl	8000568 <MX_GPIO_Init>
  MX_I2C1_Init();
 800040a:	f000 f87f 	bl	800050c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 800040e:	2201      	movs	r2, #1
 8000410:	2140      	movs	r1, #64	; 0x40
 8000412:	481a      	ldr	r0, [pc, #104]	; (800047c <main+0x84>)
 8000414:	f000 fc89 	bl	8000d2a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8000418:	2201      	movs	r2, #1
 800041a:	2180      	movs	r1, #128	; 0x80
 800041c:	4817      	ldr	r0, [pc, #92]	; (800047c <main+0x84>)
 800041e:	f000 fc84 	bl	8000d2a <HAL_GPIO_WritePin>
  uint8_t buffer[10] = {0};
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
 800042a:	811a      	strh	r2, [r3, #8]
//  buffer[0] = DATA_SET;
//  buffer[1] = C0H;
//  buffer[2] = 0xFF;
//  buffer[3] = DISPLAY_ON;
//  tm1637_TxData(1, buffer, 1);
  buffer[0] = DATA_SET;
 800042c:	2340      	movs	r3, #64	; 0x40
 800042e:	713b      	strb	r3, [r7, #4]
  tm1637_TxCommand(buffer);
 8000430:	1d3b      	adds	r3, r7, #4
 8000432:	4618      	mov	r0, r3
 8000434:	f7ff ff1f 	bl	8000276 <tm1637_TxCommand>
  tm1637_EndPacket();
 8000438:	f7ff feec 	bl	8000214 <tm1637_EndPacket>
  buffer[0] = C0H;
 800043c:	23c0      	movs	r3, #192	; 0xc0
 800043e:	713b      	strb	r3, [r7, #4]
//  HAL_Delay(1);
//  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
  tm1637_TxCommand(buffer);
 8000440:	1d3b      	adds	r3, r7, #4
 8000442:	4618      	mov	r0, r3
 8000444:	f7ff ff17 	bl	8000276 <tm1637_TxCommand>
  buffer[0] = 0x7C;
 8000448:	237c      	movs	r3, #124	; 0x7c
 800044a:	713b      	strb	r3, [r7, #4]
  buffer[1] = 0x79;
 800044c:	2379      	movs	r3, #121	; 0x79
 800044e:	717b      	strb	r3, [r7, #5]
  buffer[2] = 0x7C;
 8000450:	237c      	movs	r3, #124	; 0x7c
 8000452:	71bb      	strb	r3, [r7, #6]
  buffer[3] = 0x04;
 8000454:	2304      	movs	r3, #4
 8000456:	71fb      	strb	r3, [r7, #7]
//  HAL_Delay(1);
//  tm1637_SartPacket();
  tm1637_TxData(1, buffer, 4);
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	2204      	movs	r2, #4
 800045c:	4619      	mov	r1, r3
 800045e:	2001      	movs	r0, #1
 8000460:	f7ff ff3f 	bl	80002e2 <tm1637_TxData>
  tm1637_EndPacket();
 8000464:	f7ff fed6 	bl	8000214 <tm1637_EndPacket>
  buffer[0] = DISPLAY_ON;
 8000468:	238f      	movs	r3, #143	; 0x8f
 800046a:	713b      	strb	r3, [r7, #4]
//  HAL_Delay(1);
  tm1637_TxCommand(buffer);
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	4618      	mov	r0, r3
 8000470:	f7ff ff01 	bl	8000276 <tm1637_TxCommand>

  tm1637_EndPacket();
 8000474:	f7ff fece 	bl	8000214 <tm1637_EndPacket>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000478:	e7fe      	b.n	8000478 <main+0x80>
 800047a:	bf00      	nop
 800047c:	40010c00 	.word	0x40010c00

08000480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b090      	sub	sp, #64	; 0x40
 8000484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000486:	f107 0318 	add.w	r3, r7, #24
 800048a:	2228      	movs	r2, #40	; 0x28
 800048c:	2100      	movs	r1, #0
 800048e:	4618      	mov	r0, r3
 8000490:	f001 f9c8 	bl	8001824 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	605a      	str	r2, [r3, #4]
 800049c:	609a      	str	r2, [r3, #8]
 800049e:	60da      	str	r2, [r3, #12]
 80004a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004a2:	2301      	movs	r3, #1
 80004a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004ac:	2300      	movs	r3, #0
 80004ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b0:	2301      	movs	r3, #1
 80004b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004b4:	2302      	movs	r3, #2
 80004b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004be:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80004c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c4:	f107 0318 	add.w	r3, r7, #24
 80004c8:	4618      	mov	r0, r3
 80004ca:	f000 fd7f 	bl	8000fcc <HAL_RCC_OscConfig>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d001      	beq.n	80004d8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004d4:	f000 f894 	bl	8000600 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d8:	230f      	movs	r3, #15
 80004da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004dc:	2302      	movs	r3, #2
 80004de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e0:	2300      	movs	r3, #0
 80004e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004ea:	2300      	movs	r3, #0
 80004ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004ee:	1d3b      	adds	r3, r7, #4
 80004f0:	2102      	movs	r1, #2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f000 ffea 	bl	80014cc <HAL_RCC_ClockConfig>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004fe:	f000 f87f 	bl	8000600 <Error_Handler>
  }
}
 8000502:	bf00      	nop
 8000504:	3740      	adds	r7, #64	; 0x40
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
	...

0800050c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000510:	4b12      	ldr	r3, [pc, #72]	; (800055c <MX_I2C1_Init+0x50>)
 8000512:	4a13      	ldr	r2, [pc, #76]	; (8000560 <MX_I2C1_Init+0x54>)
 8000514:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000516:	4b11      	ldr	r3, [pc, #68]	; (800055c <MX_I2C1_Init+0x50>)
 8000518:	4a12      	ldr	r2, [pc, #72]	; (8000564 <MX_I2C1_Init+0x58>)
 800051a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800051c:	4b0f      	ldr	r3, [pc, #60]	; (800055c <MX_I2C1_Init+0x50>)
 800051e:	2200      	movs	r2, #0
 8000520:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000522:	4b0e      	ldr	r3, [pc, #56]	; (800055c <MX_I2C1_Init+0x50>)
 8000524:	2200      	movs	r2, #0
 8000526:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000528:	4b0c      	ldr	r3, [pc, #48]	; (800055c <MX_I2C1_Init+0x50>)
 800052a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800052e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000530:	4b0a      	ldr	r3, [pc, #40]	; (800055c <MX_I2C1_Init+0x50>)
 8000532:	2200      	movs	r2, #0
 8000534:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000536:	4b09      	ldr	r3, [pc, #36]	; (800055c <MX_I2C1_Init+0x50>)
 8000538:	2200      	movs	r2, #0
 800053a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800053c:	4b07      	ldr	r3, [pc, #28]	; (800055c <MX_I2C1_Init+0x50>)
 800053e:	2200      	movs	r2, #0
 8000540:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000542:	4b06      	ldr	r3, [pc, #24]	; (800055c <MX_I2C1_Init+0x50>)
 8000544:	2200      	movs	r2, #0
 8000546:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000548:	4804      	ldr	r0, [pc, #16]	; (800055c <MX_I2C1_Init+0x50>)
 800054a:	f000 fc07 	bl	8000d5c <HAL_I2C_Init>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000554:	f000 f854 	bl	8000600 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000558:	bf00      	nop
 800055a:	bd80      	pop	{r7, pc}
 800055c:	20000028 	.word	0x20000028
 8000560:	40005400 	.word	0x40005400
 8000564:	000186a0 	.word	0x000186a0

08000568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b088      	sub	sp, #32
 800056c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056e:	f107 0310 	add.w	r3, r7, #16
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800057c:	4b1e      	ldr	r3, [pc, #120]	; (80005f8 <MX_GPIO_Init+0x90>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a1d      	ldr	r2, [pc, #116]	; (80005f8 <MX_GPIO_Init+0x90>)
 8000582:	f043 0320 	orr.w	r3, r3, #32
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b1b      	ldr	r3, [pc, #108]	; (80005f8 <MX_GPIO_Init+0x90>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0320 	and.w	r3, r3, #32
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000594:	4b18      	ldr	r3, [pc, #96]	; (80005f8 <MX_GPIO_Init+0x90>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a17      	ldr	r2, [pc, #92]	; (80005f8 <MX_GPIO_Init+0x90>)
 800059a:	f043 0308 	orr.w	r3, r3, #8
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b15      	ldr	r3, [pc, #84]	; (80005f8 <MX_GPIO_Init+0x90>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0308 	and.w	r3, r3, #8
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ac:	4b12      	ldr	r3, [pc, #72]	; (80005f8 <MX_GPIO_Init+0x90>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a11      	ldr	r2, [pc, #68]	; (80005f8 <MX_GPIO_Init+0x90>)
 80005b2:	f043 0304 	orr.w	r3, r3, #4
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b0f      	ldr	r3, [pc, #60]	; (80005f8 <MX_GPIO_Init+0x90>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0304 	and.w	r3, r3, #4
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|SCLK_Pin|SDO_Pin, GPIO_PIN_SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	f44f 610c 	mov.w	r1, #2240	; 0x8c0
 80005ca:	480c      	ldr	r0, [pc, #48]	; (80005fc <MX_GPIO_Init+0x94>)
 80005cc:	f000 fbad 	bl	8000d2a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB11 SCLK_Pin SDO_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_11|SCLK_Pin|SDO_Pin;
 80005d0:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80005d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d6:	2301      	movs	r3, #1
 80005d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005da:	2300      	movs	r3, #0
 80005dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005de:	2302      	movs	r3, #2
 80005e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e2:	f107 0310 	add.w	r3, r7, #16
 80005e6:	4619      	mov	r1, r3
 80005e8:	4804      	ldr	r0, [pc, #16]	; (80005fc <MX_GPIO_Init+0x94>)
 80005ea:	f000 fa2d 	bl	8000a48 <HAL_GPIO_Init>

}
 80005ee:	bf00      	nop
 80005f0:	3720      	adds	r7, #32
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000
 80005fc:	40010c00 	.word	0x40010c00

08000600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000604:	bf00      	nop
 8000606:	46bd      	mov	sp, r7
 8000608:	bc80      	pop	{r7}
 800060a:	4770      	bx	lr

0800060c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000612:	4b15      	ldr	r3, [pc, #84]	; (8000668 <HAL_MspInit+0x5c>)
 8000614:	699b      	ldr	r3, [r3, #24]
 8000616:	4a14      	ldr	r2, [pc, #80]	; (8000668 <HAL_MspInit+0x5c>)
 8000618:	f043 0301 	orr.w	r3, r3, #1
 800061c:	6193      	str	r3, [r2, #24]
 800061e:	4b12      	ldr	r3, [pc, #72]	; (8000668 <HAL_MspInit+0x5c>)
 8000620:	699b      	ldr	r3, [r3, #24]
 8000622:	f003 0301 	and.w	r3, r3, #1
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062a:	4b0f      	ldr	r3, [pc, #60]	; (8000668 <HAL_MspInit+0x5c>)
 800062c:	69db      	ldr	r3, [r3, #28]
 800062e:	4a0e      	ldr	r2, [pc, #56]	; (8000668 <HAL_MspInit+0x5c>)
 8000630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000634:	61d3      	str	r3, [r2, #28]
 8000636:	4b0c      	ldr	r3, [pc, #48]	; (8000668 <HAL_MspInit+0x5c>)
 8000638:	69db      	ldr	r3, [r3, #28]
 800063a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000642:	4b0a      	ldr	r3, [pc, #40]	; (800066c <HAL_MspInit+0x60>)
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800064e:	60fb      	str	r3, [r7, #12]
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	4a04      	ldr	r2, [pc, #16]	; (800066c <HAL_MspInit+0x60>)
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065e:	bf00      	nop
 8000660:	3714      	adds	r7, #20
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr
 8000668:	40021000 	.word	0x40021000
 800066c:	40010000 	.word	0x40010000

08000670 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b08a      	sub	sp, #40	; 0x28
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a1d      	ldr	r2, [pc, #116]	; (8000700 <HAL_I2C_MspInit+0x90>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d132      	bne.n	80006f6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000690:	4b1c      	ldr	r3, [pc, #112]	; (8000704 <HAL_I2C_MspInit+0x94>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	4a1b      	ldr	r2, [pc, #108]	; (8000704 <HAL_I2C_MspInit+0x94>)
 8000696:	f043 0308 	orr.w	r3, r3, #8
 800069a:	6193      	str	r3, [r2, #24]
 800069c:	4b19      	ldr	r3, [pc, #100]	; (8000704 <HAL_I2C_MspInit+0x94>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f003 0308 	and.w	r3, r3, #8
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006ae:	2312      	movs	r3, #18
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b2:	2303      	movs	r3, #3
 80006b4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	4812      	ldr	r0, [pc, #72]	; (8000708 <HAL_I2C_MspInit+0x98>)
 80006be:	f000 f9c3 	bl	8000a48 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80006c2:	4b12      	ldr	r3, [pc, #72]	; (800070c <HAL_I2C_MspInit+0x9c>)
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	627b      	str	r3, [r7, #36]	; 0x24
 80006c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ca:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80006ce:	627b      	str	r3, [r7, #36]	; 0x24
 80006d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d2:	f043 0302 	orr.w	r3, r3, #2
 80006d6:	627b      	str	r3, [r7, #36]	; 0x24
 80006d8:	4a0c      	ldr	r2, [pc, #48]	; (800070c <HAL_I2C_MspInit+0x9c>)
 80006da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006dc:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006de:	4b09      	ldr	r3, [pc, #36]	; (8000704 <HAL_I2C_MspInit+0x94>)
 80006e0:	69db      	ldr	r3, [r3, #28]
 80006e2:	4a08      	ldr	r2, [pc, #32]	; (8000704 <HAL_I2C_MspInit+0x94>)
 80006e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006e8:	61d3      	str	r3, [r2, #28]
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <HAL_I2C_MspInit+0x94>)
 80006ec:	69db      	ldr	r3, [r3, #28]
 80006ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80006f6:	bf00      	nop
 80006f8:	3728      	adds	r7, #40	; 0x28
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40005400 	.word	0x40005400
 8000704:	40021000 	.word	0x40021000
 8000708:	40010c00 	.word	0x40010c00
 800070c:	40010000 	.word	0x40010000

08000710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000720:	e7fe      	b.n	8000720 <HardFault_Handler+0x4>

08000722 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000722:	b480      	push	{r7}
 8000724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000726:	e7fe      	b.n	8000726 <MemManage_Handler+0x4>

08000728 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800072c:	e7fe      	b.n	800072c <BusFault_Handler+0x4>

0800072e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800072e:	b480      	push	{r7}
 8000730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000732:	e7fe      	b.n	8000732 <UsageFault_Handler+0x4>

08000734 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr

08000740 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800075c:	f000 f874 	bl	8000848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}

08000764 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	bc80      	pop	{r7}
 800076e:	4770      	bx	lr

08000770 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000770:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000772:	e003      	b.n	800077c <LoopCopyDataInit>

08000774 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000774:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000776:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000778:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800077a:	3104      	adds	r1, #4

0800077c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800077c:	480a      	ldr	r0, [pc, #40]	; (80007a8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800077e:	4b0b      	ldr	r3, [pc, #44]	; (80007ac <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000780:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000782:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000784:	d3f6      	bcc.n	8000774 <CopyDataInit>
  ldr r2, =_sbss
 8000786:	4a0a      	ldr	r2, [pc, #40]	; (80007b0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000788:	e002      	b.n	8000790 <LoopFillZerobss>

0800078a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800078a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800078c:	f842 3b04 	str.w	r3, [r2], #4

08000790 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000790:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000792:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000794:	d3f9      	bcc.n	800078a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000796:	f7ff ffe5 	bl	8000764 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800079a:	f001 f81f 	bl	80017dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800079e:	f7ff fe2b 	bl	80003f8 <main>
  bx lr
 80007a2:	4770      	bx	lr
  ldr r3, =_sidata
 80007a4:	08001880 	.word	0x08001880
  ldr r0, =_sdata
 80007a8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007ac:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80007b0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80007b4:	20000080 	.word	0x20000080

080007b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007b8:	e7fe      	b.n	80007b8 <ADC1_2_IRQHandler>
	...

080007bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007c0:	4b08      	ldr	r3, [pc, #32]	; (80007e4 <HAL_Init+0x28>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a07      	ldr	r2, [pc, #28]	; (80007e4 <HAL_Init+0x28>)
 80007c6:	f043 0310 	orr.w	r3, r3, #16
 80007ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007cc:	2003      	movs	r0, #3
 80007ce:	f000 f907 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f000 f808 	bl	80007e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007d8:	f7ff ff18 	bl	800060c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007dc:	2300      	movs	r3, #0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40022000 	.word	0x40022000

080007e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007f0:	4b12      	ldr	r3, [pc, #72]	; (800083c <HAL_InitTick+0x54>)
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	4b12      	ldr	r3, [pc, #72]	; (8000840 <HAL_InitTick+0x58>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	4619      	mov	r1, r3
 80007fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000802:	fbb2 f3f3 	udiv	r3, r2, r3
 8000806:	4618      	mov	r0, r3
 8000808:	f000 f911 	bl	8000a2e <HAL_SYSTICK_Config>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000812:	2301      	movs	r3, #1
 8000814:	e00e      	b.n	8000834 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2b0f      	cmp	r3, #15
 800081a:	d80a      	bhi.n	8000832 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800081c:	2200      	movs	r2, #0
 800081e:	6879      	ldr	r1, [r7, #4]
 8000820:	f04f 30ff 	mov.w	r0, #4294967295
 8000824:	f000 f8e7 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000828:	4a06      	ldr	r2, [pc, #24]	; (8000844 <HAL_InitTick+0x5c>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800082e:	2300      	movs	r3, #0
 8000830:	e000      	b.n	8000834 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000832:	2301      	movs	r3, #1
}
 8000834:	4618      	mov	r0, r3
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000000 	.word	0x20000000
 8000840:	20000008 	.word	0x20000008
 8000844:	20000004 	.word	0x20000004

08000848 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800084c:	4b05      	ldr	r3, [pc, #20]	; (8000864 <HAL_IncTick+0x1c>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	461a      	mov	r2, r3
 8000852:	4b05      	ldr	r3, [pc, #20]	; (8000868 <HAL_IncTick+0x20>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4413      	add	r3, r2
 8000858:	4a03      	ldr	r2, [pc, #12]	; (8000868 <HAL_IncTick+0x20>)
 800085a:	6013      	str	r3, [r2, #0]
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr
 8000864:	20000008 	.word	0x20000008
 8000868:	2000007c 	.word	0x2000007c

0800086c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  return uwTick;
 8000870:	4b02      	ldr	r3, [pc, #8]	; (800087c <HAL_GetTick+0x10>)
 8000872:	681b      	ldr	r3, [r3, #0]
}
 8000874:	4618      	mov	r0, r3
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr
 800087c:	2000007c 	.word	0x2000007c

08000880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f003 0307 	and.w	r3, r3, #7
 800088e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000890:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000896:	68ba      	ldr	r2, [r7, #8]
 8000898:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800089c:	4013      	ands	r3, r2
 800089e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008b2:	4a04      	ldr	r2, [pc, #16]	; (80008c4 <__NVIC_SetPriorityGrouping+0x44>)
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	60d3      	str	r3, [r2, #12]
}
 80008b8:	bf00      	nop
 80008ba:	3714      	adds	r7, #20
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	e000ed00 	.word	0xe000ed00

080008c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008cc:	4b04      	ldr	r3, [pc, #16]	; (80008e0 <__NVIC_GetPriorityGrouping+0x18>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	0a1b      	lsrs	r3, r3, #8
 80008d2:	f003 0307 	and.w	r3, r3, #7
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	46bd      	mov	sp, r7
 80008da:	bc80      	pop	{r7}
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	4603      	mov	r3, r0
 80008ec:	6039      	str	r1, [r7, #0]
 80008ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	db0a      	blt.n	800090e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	b2da      	uxtb	r2, r3
 80008fc:	490c      	ldr	r1, [pc, #48]	; (8000930 <__NVIC_SetPriority+0x4c>)
 80008fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000902:	0112      	lsls	r2, r2, #4
 8000904:	b2d2      	uxtb	r2, r2
 8000906:	440b      	add	r3, r1
 8000908:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800090c:	e00a      	b.n	8000924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	b2da      	uxtb	r2, r3
 8000912:	4908      	ldr	r1, [pc, #32]	; (8000934 <__NVIC_SetPriority+0x50>)
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	f003 030f 	and.w	r3, r3, #15
 800091a:	3b04      	subs	r3, #4
 800091c:	0112      	lsls	r2, r2, #4
 800091e:	b2d2      	uxtb	r2, r2
 8000920:	440b      	add	r3, r1
 8000922:	761a      	strb	r2, [r3, #24]
}
 8000924:	bf00      	nop
 8000926:	370c      	adds	r7, #12
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	e000e100 	.word	0xe000e100
 8000934:	e000ed00 	.word	0xe000ed00

08000938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000938:	b480      	push	{r7}
 800093a:	b089      	sub	sp, #36	; 0x24
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f003 0307 	and.w	r3, r3, #7
 800094a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	f1c3 0307 	rsb	r3, r3, #7
 8000952:	2b04      	cmp	r3, #4
 8000954:	bf28      	it	cs
 8000956:	2304      	movcs	r3, #4
 8000958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800095a:	69fb      	ldr	r3, [r7, #28]
 800095c:	3304      	adds	r3, #4
 800095e:	2b06      	cmp	r3, #6
 8000960:	d902      	bls.n	8000968 <NVIC_EncodePriority+0x30>
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	3b03      	subs	r3, #3
 8000966:	e000      	b.n	800096a <NVIC_EncodePriority+0x32>
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800096c:	f04f 32ff 	mov.w	r2, #4294967295
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	fa02 f303 	lsl.w	r3, r2, r3
 8000976:	43da      	mvns	r2, r3
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	401a      	ands	r2, r3
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000980:	f04f 31ff 	mov.w	r1, #4294967295
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	fa01 f303 	lsl.w	r3, r1, r3
 800098a:	43d9      	mvns	r1, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000990:	4313      	orrs	r3, r2
         );
}
 8000992:	4618      	mov	r0, r3
 8000994:	3724      	adds	r7, #36	; 0x24
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	; (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff90 	bl	80008e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	; (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff49 	bl	8000880 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a04:	2300      	movs	r3, #0
 8000a06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a08:	f7ff ff5e 	bl	80008c8 <__NVIC_GetPriorityGrouping>
 8000a0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	68b9      	ldr	r1, [r7, #8]
 8000a12:	6978      	ldr	r0, [r7, #20]
 8000a14:	f7ff ff90 	bl	8000938 <NVIC_EncodePriority>
 8000a18:	4602      	mov	r2, r0
 8000a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a1e:	4611      	mov	r1, r2
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff ff5f 	bl	80008e4 <__NVIC_SetPriority>
}
 8000a26:	bf00      	nop
 8000a28:	3718      	adds	r7, #24
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a36:	6878      	ldr	r0, [r7, #4]
 8000a38:	f7ff ffb0 	bl	800099c <SysTick_Config>
 8000a3c:	4603      	mov	r3, r0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b08b      	sub	sp, #44	; 0x2c
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a52:	2300      	movs	r3, #0
 8000a54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a56:	2300      	movs	r3, #0
 8000a58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a5a:	e127      	b.n	8000cac <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	69fa      	ldr	r2, [r7, #28]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a70:	69ba      	ldr	r2, [r7, #24]
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	f040 8116 	bne.w	8000ca6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	2b12      	cmp	r3, #18
 8000a80:	d034      	beq.n	8000aec <HAL_GPIO_Init+0xa4>
 8000a82:	2b12      	cmp	r3, #18
 8000a84:	d80d      	bhi.n	8000aa2 <HAL_GPIO_Init+0x5a>
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d02b      	beq.n	8000ae2 <HAL_GPIO_Init+0x9a>
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d804      	bhi.n	8000a98 <HAL_GPIO_Init+0x50>
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d031      	beq.n	8000af6 <HAL_GPIO_Init+0xae>
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d01c      	beq.n	8000ad0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a96:	e048      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a98:	2b03      	cmp	r3, #3
 8000a9a:	d043      	beq.n	8000b24 <HAL_GPIO_Init+0xdc>
 8000a9c:	2b11      	cmp	r3, #17
 8000a9e:	d01b      	beq.n	8000ad8 <HAL_GPIO_Init+0x90>
          break;
 8000aa0:	e043      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000aa2:	4a89      	ldr	r2, [pc, #548]	; (8000cc8 <HAL_GPIO_Init+0x280>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d026      	beq.n	8000af6 <HAL_GPIO_Init+0xae>
 8000aa8:	4a87      	ldr	r2, [pc, #540]	; (8000cc8 <HAL_GPIO_Init+0x280>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d806      	bhi.n	8000abc <HAL_GPIO_Init+0x74>
 8000aae:	4a87      	ldr	r2, [pc, #540]	; (8000ccc <HAL_GPIO_Init+0x284>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d020      	beq.n	8000af6 <HAL_GPIO_Init+0xae>
 8000ab4:	4a86      	ldr	r2, [pc, #536]	; (8000cd0 <HAL_GPIO_Init+0x288>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d01d      	beq.n	8000af6 <HAL_GPIO_Init+0xae>
          break;
 8000aba:	e036      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000abc:	4a85      	ldr	r2, [pc, #532]	; (8000cd4 <HAL_GPIO_Init+0x28c>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d019      	beq.n	8000af6 <HAL_GPIO_Init+0xae>
 8000ac2:	4a85      	ldr	r2, [pc, #532]	; (8000cd8 <HAL_GPIO_Init+0x290>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d016      	beq.n	8000af6 <HAL_GPIO_Init+0xae>
 8000ac8:	4a84      	ldr	r2, [pc, #528]	; (8000cdc <HAL_GPIO_Init+0x294>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d013      	beq.n	8000af6 <HAL_GPIO_Init+0xae>
          break;
 8000ace:	e02c      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	623b      	str	r3, [r7, #32]
          break;
 8000ad6:	e028      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	3304      	adds	r3, #4
 8000ade:	623b      	str	r3, [r7, #32]
          break;
 8000ae0:	e023      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	68db      	ldr	r3, [r3, #12]
 8000ae6:	3308      	adds	r3, #8
 8000ae8:	623b      	str	r3, [r7, #32]
          break;
 8000aea:	e01e      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	330c      	adds	r3, #12
 8000af2:	623b      	str	r3, [r7, #32]
          break;
 8000af4:	e019      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	689b      	ldr	r3, [r3, #8]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d102      	bne.n	8000b04 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000afe:	2304      	movs	r3, #4
 8000b00:	623b      	str	r3, [r7, #32]
          break;
 8000b02:	e012      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d105      	bne.n	8000b18 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b0c:	2308      	movs	r3, #8
 8000b0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	69fa      	ldr	r2, [r7, #28]
 8000b14:	611a      	str	r2, [r3, #16]
          break;
 8000b16:	e008      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b18:	2308      	movs	r3, #8
 8000b1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	69fa      	ldr	r2, [r7, #28]
 8000b20:	615a      	str	r2, [r3, #20]
          break;
 8000b22:	e002      	b.n	8000b2a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b24:	2300      	movs	r3, #0
 8000b26:	623b      	str	r3, [r7, #32]
          break;
 8000b28:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b2a:	69bb      	ldr	r3, [r7, #24]
 8000b2c:	2bff      	cmp	r3, #255	; 0xff
 8000b2e:	d801      	bhi.n	8000b34 <HAL_GPIO_Init+0xec>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	e001      	b.n	8000b38 <HAL_GPIO_Init+0xf0>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3304      	adds	r3, #4
 8000b38:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	2bff      	cmp	r3, #255	; 0xff
 8000b3e:	d802      	bhi.n	8000b46 <HAL_GPIO_Init+0xfe>
 8000b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	e002      	b.n	8000b4c <HAL_GPIO_Init+0x104>
 8000b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b48:	3b08      	subs	r3, #8
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	210f      	movs	r1, #15
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	fa01 f303 	lsl.w	r3, r1, r3
 8000b5a:	43db      	mvns	r3, r3
 8000b5c:	401a      	ands	r2, r3
 8000b5e:	6a39      	ldr	r1, [r7, #32]
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	fa01 f303 	lsl.w	r3, r1, r3
 8000b66:	431a      	orrs	r2, r3
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	f000 8096 	beq.w	8000ca6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b7a:	4b59      	ldr	r3, [pc, #356]	; (8000ce0 <HAL_GPIO_Init+0x298>)
 8000b7c:	699b      	ldr	r3, [r3, #24]
 8000b7e:	4a58      	ldr	r2, [pc, #352]	; (8000ce0 <HAL_GPIO_Init+0x298>)
 8000b80:	f043 0301 	orr.w	r3, r3, #1
 8000b84:	6193      	str	r3, [r2, #24]
 8000b86:	4b56      	ldr	r3, [pc, #344]	; (8000ce0 <HAL_GPIO_Init+0x298>)
 8000b88:	699b      	ldr	r3, [r3, #24]
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	60bb      	str	r3, [r7, #8]
 8000b90:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b92:	4a54      	ldr	r2, [pc, #336]	; (8000ce4 <HAL_GPIO_Init+0x29c>)
 8000b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b96:	089b      	lsrs	r3, r3, #2
 8000b98:	3302      	adds	r3, #2
 8000b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b9e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba2:	f003 0303 	and.w	r3, r3, #3
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	220f      	movs	r2, #15
 8000baa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bae:	43db      	mvns	r3, r3
 8000bb0:	68fa      	ldr	r2, [r7, #12]
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a4b      	ldr	r2, [pc, #300]	; (8000ce8 <HAL_GPIO_Init+0x2a0>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d013      	beq.n	8000be6 <HAL_GPIO_Init+0x19e>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a4a      	ldr	r2, [pc, #296]	; (8000cec <HAL_GPIO_Init+0x2a4>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d00d      	beq.n	8000be2 <HAL_GPIO_Init+0x19a>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a49      	ldr	r2, [pc, #292]	; (8000cf0 <HAL_GPIO_Init+0x2a8>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d007      	beq.n	8000bde <HAL_GPIO_Init+0x196>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4a48      	ldr	r2, [pc, #288]	; (8000cf4 <HAL_GPIO_Init+0x2ac>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d101      	bne.n	8000bda <HAL_GPIO_Init+0x192>
 8000bd6:	2303      	movs	r3, #3
 8000bd8:	e006      	b.n	8000be8 <HAL_GPIO_Init+0x1a0>
 8000bda:	2304      	movs	r3, #4
 8000bdc:	e004      	b.n	8000be8 <HAL_GPIO_Init+0x1a0>
 8000bde:	2302      	movs	r3, #2
 8000be0:	e002      	b.n	8000be8 <HAL_GPIO_Init+0x1a0>
 8000be2:	2301      	movs	r3, #1
 8000be4:	e000      	b.n	8000be8 <HAL_GPIO_Init+0x1a0>
 8000be6:	2300      	movs	r3, #0
 8000be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bea:	f002 0203 	and.w	r2, r2, #3
 8000bee:	0092      	lsls	r2, r2, #2
 8000bf0:	4093      	lsls	r3, r2
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bf8:	493a      	ldr	r1, [pc, #232]	; (8000ce4 <HAL_GPIO_Init+0x29c>)
 8000bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfc:	089b      	lsrs	r3, r3, #2
 8000bfe:	3302      	adds	r3, #2
 8000c00:	68fa      	ldr	r2, [r7, #12]
 8000c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d006      	beq.n	8000c20 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c12:	4b39      	ldr	r3, [pc, #228]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	4938      	ldr	r1, [pc, #224]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c18:	69bb      	ldr	r3, [r7, #24]
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	600b      	str	r3, [r1, #0]
 8000c1e:	e006      	b.n	8000c2e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c20:	4b35      	ldr	r3, [pc, #212]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	43db      	mvns	r3, r3
 8000c28:	4933      	ldr	r1, [pc, #204]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d006      	beq.n	8000c48 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c3a:	4b2f      	ldr	r3, [pc, #188]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	492e      	ldr	r1, [pc, #184]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c40:	69bb      	ldr	r3, [r7, #24]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	604b      	str	r3, [r1, #4]
 8000c46:	e006      	b.n	8000c56 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c48:	4b2b      	ldr	r3, [pc, #172]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c4a:	685a      	ldr	r2, [r3, #4]
 8000c4c:	69bb      	ldr	r3, [r7, #24]
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	4929      	ldr	r1, [pc, #164]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c52:	4013      	ands	r3, r2
 8000c54:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d006      	beq.n	8000c70 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c62:	4b25      	ldr	r3, [pc, #148]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c64:	689a      	ldr	r2, [r3, #8]
 8000c66:	4924      	ldr	r1, [pc, #144]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	608b      	str	r3, [r1, #8]
 8000c6e:	e006      	b.n	8000c7e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c70:	4b21      	ldr	r3, [pc, #132]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c72:	689a      	ldr	r2, [r3, #8]
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	43db      	mvns	r3, r3
 8000c78:	491f      	ldr	r1, [pc, #124]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d006      	beq.n	8000c98 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c8a:	4b1b      	ldr	r3, [pc, #108]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c8c:	68da      	ldr	r2, [r3, #12]
 8000c8e:	491a      	ldr	r1, [pc, #104]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c90:	69bb      	ldr	r3, [r7, #24]
 8000c92:	4313      	orrs	r3, r2
 8000c94:	60cb      	str	r3, [r1, #12]
 8000c96:	e006      	b.n	8000ca6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c98:	4b17      	ldr	r3, [pc, #92]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000c9a:	68da      	ldr	r2, [r3, #12]
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	4915      	ldr	r1, [pc, #84]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca8:	3301      	adds	r3, #1
 8000caa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	f47f aed0 	bne.w	8000a5c <HAL_GPIO_Init+0x14>
  }
}
 8000cbc:	bf00      	nop
 8000cbe:	372c      	adds	r7, #44	; 0x2c
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	10210000 	.word	0x10210000
 8000ccc:	10110000 	.word	0x10110000
 8000cd0:	10120000 	.word	0x10120000
 8000cd4:	10310000 	.word	0x10310000
 8000cd8:	10320000 	.word	0x10320000
 8000cdc:	10220000 	.word	0x10220000
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	40010000 	.word	0x40010000
 8000ce8:	40010800 	.word	0x40010800
 8000cec:	40010c00 	.word	0x40010c00
 8000cf0:	40011000 	.word	0x40011000
 8000cf4:	40011400 	.word	0x40011400
 8000cf8:	40010400 	.word	0x40010400

08000cfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	460b      	mov	r3, r1
 8000d06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689a      	ldr	r2, [r3, #8]
 8000d0c:	887b      	ldrh	r3, [r7, #2]
 8000d0e:	4013      	ands	r3, r2
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d002      	beq.n	8000d1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d14:	2301      	movs	r3, #1
 8000d16:	73fb      	strb	r3, [r7, #15]
 8000d18:	e001      	b.n	8000d1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bc80      	pop	{r7}
 8000d28:	4770      	bx	lr

08000d2a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	b083      	sub	sp, #12
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
 8000d32:	460b      	mov	r3, r1
 8000d34:	807b      	strh	r3, [r7, #2]
 8000d36:	4613      	mov	r3, r2
 8000d38:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d3a:	787b      	ldrb	r3, [r7, #1]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d003      	beq.n	8000d48 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d40:	887a      	ldrh	r2, [r7, #2]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d46:	e003      	b.n	8000d50 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d48:	887b      	ldrh	r3, [r7, #2]
 8000d4a:	041a      	lsls	r2, r3, #16
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	611a      	str	r2, [r3, #16]
}
 8000d50:	bf00      	nop
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr
	...

08000d5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d101      	bne.n	8000d6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e11f      	b.n	8000fae <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d106      	bne.n	8000d88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f7ff fc74 	bl	8000670 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2224      	movs	r2, #36	; 0x24
 8000d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f022 0201 	bic.w	r2, r2, #1
 8000d9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000dae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000dbe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000dc0:	f000 fcda 	bl	8001778 <HAL_RCC_GetPCLK1Freq>
 8000dc4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	4a7b      	ldr	r2, [pc, #492]	; (8000fb8 <HAL_I2C_Init+0x25c>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d807      	bhi.n	8000de0 <HAL_I2C_Init+0x84>
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	4a7a      	ldr	r2, [pc, #488]	; (8000fbc <HAL_I2C_Init+0x260>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	bf94      	ite	ls
 8000dd8:	2301      	movls	r3, #1
 8000dda:	2300      	movhi	r3, #0
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	e006      	b.n	8000dee <HAL_I2C_Init+0x92>
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	4a77      	ldr	r2, [pc, #476]	; (8000fc0 <HAL_I2C_Init+0x264>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	bf94      	ite	ls
 8000de8:	2301      	movls	r3, #1
 8000dea:	2300      	movhi	r3, #0
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e0db      	b.n	8000fae <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	4a72      	ldr	r2, [pc, #456]	; (8000fc4 <HAL_I2C_Init+0x268>)
 8000dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dfe:	0c9b      	lsrs	r3, r3, #18
 8000e00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	68ba      	ldr	r2, [r7, #8]
 8000e12:	430a      	orrs	r2, r1
 8000e14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	6a1b      	ldr	r3, [r3, #32]
 8000e1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	4a64      	ldr	r2, [pc, #400]	; (8000fb8 <HAL_I2C_Init+0x25c>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d802      	bhi.n	8000e30 <HAL_I2C_Init+0xd4>
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	e009      	b.n	8000e44 <HAL_I2C_Init+0xe8>
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e36:	fb02 f303 	mul.w	r3, r2, r3
 8000e3a:	4a63      	ldr	r2, [pc, #396]	; (8000fc8 <HAL_I2C_Init+0x26c>)
 8000e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e40:	099b      	lsrs	r3, r3, #6
 8000e42:	3301      	adds	r3, #1
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	6812      	ldr	r2, [r2, #0]
 8000e48:	430b      	orrs	r3, r1
 8000e4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	69db      	ldr	r3, [r3, #28]
 8000e52:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000e56:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	4956      	ldr	r1, [pc, #344]	; (8000fb8 <HAL_I2C_Init+0x25c>)
 8000e60:	428b      	cmp	r3, r1
 8000e62:	d80d      	bhi.n	8000e80 <HAL_I2C_Init+0x124>
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	1e59      	subs	r1, r3, #1
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e72:	3301      	adds	r3, #1
 8000e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e78:	2b04      	cmp	r3, #4
 8000e7a:	bf38      	it	cc
 8000e7c:	2304      	movcc	r3, #4
 8000e7e:	e04f      	b.n	8000f20 <HAL_I2C_Init+0x1c4>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	689b      	ldr	r3, [r3, #8]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d111      	bne.n	8000eac <HAL_I2C_Init+0x150>
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	1e58      	subs	r0, r3, #1
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6859      	ldr	r1, [r3, #4]
 8000e90:	460b      	mov	r3, r1
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	440b      	add	r3, r1
 8000e96:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	bf0c      	ite	eq
 8000ea4:	2301      	moveq	r3, #1
 8000ea6:	2300      	movne	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	e012      	b.n	8000ed2 <HAL_I2C_Init+0x176>
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	1e58      	subs	r0, r3, #1
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6859      	ldr	r1, [r3, #4]
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	440b      	add	r3, r1
 8000eba:	0099      	lsls	r1, r3, #2
 8000ebc:	440b      	add	r3, r1
 8000ebe:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	bf0c      	ite	eq
 8000ecc:	2301      	moveq	r3, #1
 8000ece:	2300      	movne	r3, #0
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <HAL_I2C_Init+0x17e>
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e022      	b.n	8000f20 <HAL_I2C_Init+0x1c4>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d10e      	bne.n	8000f00 <HAL_I2C_Init+0x1a4>
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	1e58      	subs	r0, r3, #1
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6859      	ldr	r1, [r3, #4]
 8000eea:	460b      	mov	r3, r1
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	440b      	add	r3, r1
 8000ef0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000efa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000efe:	e00f      	b.n	8000f20 <HAL_I2C_Init+0x1c4>
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	1e58      	subs	r0, r3, #1
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6859      	ldr	r1, [r3, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	440b      	add	r3, r1
 8000f0e:	0099      	lsls	r1, r3, #2
 8000f10:	440b      	add	r3, r1
 8000f12:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f16:	3301      	adds	r3, #1
 8000f18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f20:	6879      	ldr	r1, [r7, #4]
 8000f22:	6809      	ldr	r1, [r1, #0]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	69da      	ldr	r2, [r3, #28]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a1b      	ldr	r3, [r3, #32]
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	430a      	orrs	r2, r1
 8000f42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000f4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	6911      	ldr	r1, [r2, #16]
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	68d2      	ldr	r2, [r2, #12]
 8000f5a:	4311      	orrs	r1, r2
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	6812      	ldr	r2, [r2, #0]
 8000f60:	430b      	orrs	r3, r1
 8000f62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	68db      	ldr	r3, [r3, #12]
 8000f6a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	695a      	ldr	r2, [r3, #20]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	431a      	orrs	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f042 0201 	orr.w	r2, r2, #1
 8000f8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2220      	movs	r2, #32
 8000f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	000186a0 	.word	0x000186a0
 8000fbc:	001e847f 	.word	0x001e847f
 8000fc0:	003d08ff 	.word	0x003d08ff
 8000fc4:	431bde83 	.word	0x431bde83
 8000fc8:	10624dd3 	.word	0x10624dd3

08000fcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e26c      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f000 8087 	beq.w	80010fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fec:	4b92      	ldr	r3, [pc, #584]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 030c 	and.w	r3, r3, #12
 8000ff4:	2b04      	cmp	r3, #4
 8000ff6:	d00c      	beq.n	8001012 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ff8:	4b8f      	ldr	r3, [pc, #572]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f003 030c 	and.w	r3, r3, #12
 8001000:	2b08      	cmp	r3, #8
 8001002:	d112      	bne.n	800102a <HAL_RCC_OscConfig+0x5e>
 8001004:	4b8c      	ldr	r3, [pc, #560]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800100c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001010:	d10b      	bne.n	800102a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001012:	4b89      	ldr	r3, [pc, #548]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d06c      	beq.n	80010f8 <HAL_RCC_OscConfig+0x12c>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d168      	bne.n	80010f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e246      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001032:	d106      	bne.n	8001042 <HAL_RCC_OscConfig+0x76>
 8001034:	4b80      	ldr	r3, [pc, #512]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a7f      	ldr	r2, [pc, #508]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800103a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800103e:	6013      	str	r3, [r2, #0]
 8001040:	e02e      	b.n	80010a0 <HAL_RCC_OscConfig+0xd4>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10c      	bne.n	8001064 <HAL_RCC_OscConfig+0x98>
 800104a:	4b7b      	ldr	r3, [pc, #492]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a7a      	ldr	r2, [pc, #488]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001050:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001054:	6013      	str	r3, [r2, #0]
 8001056:	4b78      	ldr	r3, [pc, #480]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a77      	ldr	r2, [pc, #476]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800105c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001060:	6013      	str	r3, [r2, #0]
 8001062:	e01d      	b.n	80010a0 <HAL_RCC_OscConfig+0xd4>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800106c:	d10c      	bne.n	8001088 <HAL_RCC_OscConfig+0xbc>
 800106e:	4b72      	ldr	r3, [pc, #456]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a71      	ldr	r2, [pc, #452]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001074:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001078:	6013      	str	r3, [r2, #0]
 800107a:	4b6f      	ldr	r3, [pc, #444]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a6e      	ldr	r2, [pc, #440]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001080:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001084:	6013      	str	r3, [r2, #0]
 8001086:	e00b      	b.n	80010a0 <HAL_RCC_OscConfig+0xd4>
 8001088:	4b6b      	ldr	r3, [pc, #428]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a6a      	ldr	r2, [pc, #424]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800108e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001092:	6013      	str	r3, [r2, #0]
 8001094:	4b68      	ldr	r3, [pc, #416]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a67      	ldr	r2, [pc, #412]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800109a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800109e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d013      	beq.n	80010d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a8:	f7ff fbe0 	bl	800086c <HAL_GetTick>
 80010ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ae:	e008      	b.n	80010c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010b0:	f7ff fbdc 	bl	800086c <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	2b64      	cmp	r3, #100	; 0x64
 80010bc:	d901      	bls.n	80010c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e1fa      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c2:	4b5d      	ldr	r3, [pc, #372]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d0f0      	beq.n	80010b0 <HAL_RCC_OscConfig+0xe4>
 80010ce:	e014      	b.n	80010fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff fbcc 	bl	800086c <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010d8:	f7ff fbc8 	bl	800086c <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b64      	cmp	r3, #100	; 0x64
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e1e6      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ea:	4b53      	ldr	r3, [pc, #332]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1f0      	bne.n	80010d8 <HAL_RCC_OscConfig+0x10c>
 80010f6:	e000      	b.n	80010fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	2b00      	cmp	r3, #0
 8001104:	d063      	beq.n	80011ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001106:	4b4c      	ldr	r3, [pc, #304]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f003 030c 	and.w	r3, r3, #12
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00b      	beq.n	800112a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001112:	4b49      	ldr	r3, [pc, #292]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f003 030c 	and.w	r3, r3, #12
 800111a:	2b08      	cmp	r3, #8
 800111c:	d11c      	bne.n	8001158 <HAL_RCC_OscConfig+0x18c>
 800111e:	4b46      	ldr	r3, [pc, #280]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d116      	bne.n	8001158 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800112a:	4b43      	ldr	r3, [pc, #268]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	2b00      	cmp	r3, #0
 8001134:	d005      	beq.n	8001142 <HAL_RCC_OscConfig+0x176>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	691b      	ldr	r3, [r3, #16]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d001      	beq.n	8001142 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e1ba      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001142:	4b3d      	ldr	r3, [pc, #244]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	4939      	ldr	r1, [pc, #228]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001152:	4313      	orrs	r3, r2
 8001154:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001156:	e03a      	b.n	80011ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d020      	beq.n	80011a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001160:	4b36      	ldr	r3, [pc, #216]	; (800123c <HAL_RCC_OscConfig+0x270>)
 8001162:	2201      	movs	r2, #1
 8001164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001166:	f7ff fb81 	bl	800086c <HAL_GetTick>
 800116a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800116c:	e008      	b.n	8001180 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800116e:	f7ff fb7d 	bl	800086c <HAL_GetTick>
 8001172:	4602      	mov	r2, r0
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	2b02      	cmp	r3, #2
 800117a:	d901      	bls.n	8001180 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800117c:	2303      	movs	r3, #3
 800117e:	e19b      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001180:	4b2d      	ldr	r3, [pc, #180]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	2b00      	cmp	r3, #0
 800118a:	d0f0      	beq.n	800116e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800118c:	4b2a      	ldr	r3, [pc, #168]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	00db      	lsls	r3, r3, #3
 800119a:	4927      	ldr	r1, [pc, #156]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 800119c:	4313      	orrs	r3, r2
 800119e:	600b      	str	r3, [r1, #0]
 80011a0:	e015      	b.n	80011ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011a2:	4b26      	ldr	r3, [pc, #152]	; (800123c <HAL_RCC_OscConfig+0x270>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a8:	f7ff fb60 	bl	800086c <HAL_GetTick>
 80011ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ae:	e008      	b.n	80011c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011b0:	f7ff fb5c 	bl	800086c <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d901      	bls.n	80011c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011be:	2303      	movs	r3, #3
 80011c0:	e17a      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011c2:	4b1d      	ldr	r3, [pc, #116]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d1f0      	bne.n	80011b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0308 	and.w	r3, r3, #8
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d03a      	beq.n	8001250 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d019      	beq.n	8001216 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011e2:	4b17      	ldr	r3, [pc, #92]	; (8001240 <HAL_RCC_OscConfig+0x274>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e8:	f7ff fb40 	bl	800086c <HAL_GetTick>
 80011ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ee:	e008      	b.n	8001202 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011f0:	f7ff fb3c 	bl	800086c <HAL_GetTick>
 80011f4:	4602      	mov	r2, r0
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e15a      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001202:	4b0d      	ldr	r3, [pc, #52]	; (8001238 <HAL_RCC_OscConfig+0x26c>)
 8001204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d0f0      	beq.n	80011f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800120e:	2001      	movs	r0, #1
 8001210:	f000 fac6 	bl	80017a0 <RCC_Delay>
 8001214:	e01c      	b.n	8001250 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001216:	4b0a      	ldr	r3, [pc, #40]	; (8001240 <HAL_RCC_OscConfig+0x274>)
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800121c:	f7ff fb26 	bl	800086c <HAL_GetTick>
 8001220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001222:	e00f      	b.n	8001244 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001224:	f7ff fb22 	bl	800086c <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	2b02      	cmp	r3, #2
 8001230:	d908      	bls.n	8001244 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001232:	2303      	movs	r3, #3
 8001234:	e140      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000
 800123c:	42420000 	.word	0x42420000
 8001240:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001244:	4b9e      	ldr	r3, [pc, #632]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001248:	f003 0302 	and.w	r3, r3, #2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d1e9      	bne.n	8001224 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0304 	and.w	r3, r3, #4
 8001258:	2b00      	cmp	r3, #0
 800125a:	f000 80a6 	beq.w	80013aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800125e:	2300      	movs	r3, #0
 8001260:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001262:	4b97      	ldr	r3, [pc, #604]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d10d      	bne.n	800128a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800126e:	4b94      	ldr	r3, [pc, #592]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	4a93      	ldr	r2, [pc, #588]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001278:	61d3      	str	r3, [r2, #28]
 800127a:	4b91      	ldr	r3, [pc, #580]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 800127c:	69db      	ldr	r3, [r3, #28]
 800127e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001282:	60bb      	str	r3, [r7, #8]
 8001284:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001286:	2301      	movs	r3, #1
 8001288:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128a:	4b8e      	ldr	r3, [pc, #568]	; (80014c4 <HAL_RCC_OscConfig+0x4f8>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001292:	2b00      	cmp	r3, #0
 8001294:	d118      	bne.n	80012c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001296:	4b8b      	ldr	r3, [pc, #556]	; (80014c4 <HAL_RCC_OscConfig+0x4f8>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a8a      	ldr	r2, [pc, #552]	; (80014c4 <HAL_RCC_OscConfig+0x4f8>)
 800129c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012a2:	f7ff fae3 	bl	800086c <HAL_GetTick>
 80012a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a8:	e008      	b.n	80012bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012aa:	f7ff fadf 	bl	800086c <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b64      	cmp	r3, #100	; 0x64
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e0fd      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012bc:	4b81      	ldr	r3, [pc, #516]	; (80014c4 <HAL_RCC_OscConfig+0x4f8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d0f0      	beq.n	80012aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d106      	bne.n	80012de <HAL_RCC_OscConfig+0x312>
 80012d0:	4b7b      	ldr	r3, [pc, #492]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	4a7a      	ldr	r2, [pc, #488]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	6213      	str	r3, [r2, #32]
 80012dc:	e02d      	b.n	800133a <HAL_RCC_OscConfig+0x36e>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d10c      	bne.n	8001300 <HAL_RCC_OscConfig+0x334>
 80012e6:	4b76      	ldr	r3, [pc, #472]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80012e8:	6a1b      	ldr	r3, [r3, #32]
 80012ea:	4a75      	ldr	r2, [pc, #468]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80012ec:	f023 0301 	bic.w	r3, r3, #1
 80012f0:	6213      	str	r3, [r2, #32]
 80012f2:	4b73      	ldr	r3, [pc, #460]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80012f4:	6a1b      	ldr	r3, [r3, #32]
 80012f6:	4a72      	ldr	r2, [pc, #456]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80012f8:	f023 0304 	bic.w	r3, r3, #4
 80012fc:	6213      	str	r3, [r2, #32]
 80012fe:	e01c      	b.n	800133a <HAL_RCC_OscConfig+0x36e>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	2b05      	cmp	r3, #5
 8001306:	d10c      	bne.n	8001322 <HAL_RCC_OscConfig+0x356>
 8001308:	4b6d      	ldr	r3, [pc, #436]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	4a6c      	ldr	r2, [pc, #432]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	6213      	str	r3, [r2, #32]
 8001314:	4b6a      	ldr	r3, [pc, #424]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001316:	6a1b      	ldr	r3, [r3, #32]
 8001318:	4a69      	ldr	r2, [pc, #420]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 800131a:	f043 0301 	orr.w	r3, r3, #1
 800131e:	6213      	str	r3, [r2, #32]
 8001320:	e00b      	b.n	800133a <HAL_RCC_OscConfig+0x36e>
 8001322:	4b67      	ldr	r3, [pc, #412]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001324:	6a1b      	ldr	r3, [r3, #32]
 8001326:	4a66      	ldr	r2, [pc, #408]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001328:	f023 0301 	bic.w	r3, r3, #1
 800132c:	6213      	str	r3, [r2, #32]
 800132e:	4b64      	ldr	r3, [pc, #400]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001330:	6a1b      	ldr	r3, [r3, #32]
 8001332:	4a63      	ldr	r2, [pc, #396]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001334:	f023 0304 	bic.w	r3, r3, #4
 8001338:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d015      	beq.n	800136e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001342:	f7ff fa93 	bl	800086c <HAL_GetTick>
 8001346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001348:	e00a      	b.n	8001360 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800134a:	f7ff fa8f 	bl	800086c <HAL_GetTick>
 800134e:	4602      	mov	r2, r0
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	f241 3288 	movw	r2, #5000	; 0x1388
 8001358:	4293      	cmp	r3, r2
 800135a:	d901      	bls.n	8001360 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e0ab      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001360:	4b57      	ldr	r3, [pc, #348]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	2b00      	cmp	r3, #0
 800136a:	d0ee      	beq.n	800134a <HAL_RCC_OscConfig+0x37e>
 800136c:	e014      	b.n	8001398 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800136e:	f7ff fa7d 	bl	800086c <HAL_GetTick>
 8001372:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001374:	e00a      	b.n	800138c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001376:	f7ff fa79 	bl	800086c <HAL_GetTick>
 800137a:	4602      	mov	r2, r0
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	f241 3288 	movw	r2, #5000	; 0x1388
 8001384:	4293      	cmp	r3, r2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e095      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800138c:	4b4c      	ldr	r3, [pc, #304]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 800138e:	6a1b      	ldr	r3, [r3, #32]
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1ee      	bne.n	8001376 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001398:	7dfb      	ldrb	r3, [r7, #23]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d105      	bne.n	80013aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800139e:	4b48      	ldr	r3, [pc, #288]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	4a47      	ldr	r2, [pc, #284]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80013a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	f000 8081 	beq.w	80014b6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013b4:	4b42      	ldr	r3, [pc, #264]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f003 030c 	and.w	r3, r3, #12
 80013bc:	2b08      	cmp	r3, #8
 80013be:	d061      	beq.n	8001484 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	69db      	ldr	r3, [r3, #28]
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d146      	bne.n	8001456 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013c8:	4b3f      	ldr	r3, [pc, #252]	; (80014c8 <HAL_RCC_OscConfig+0x4fc>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ce:	f7ff fa4d 	bl	800086c <HAL_GetTick>
 80013d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013d4:	e008      	b.n	80013e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013d6:	f7ff fa49 	bl	800086c <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d901      	bls.n	80013e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e067      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013e8:	4b35      	ldr	r3, [pc, #212]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d1f0      	bne.n	80013d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a1b      	ldr	r3, [r3, #32]
 80013f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013fc:	d108      	bne.n	8001410 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013fe:	4b30      	ldr	r3, [pc, #192]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	492d      	ldr	r1, [pc, #180]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 800140c:	4313      	orrs	r3, r2
 800140e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001410:	4b2b      	ldr	r3, [pc, #172]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a19      	ldr	r1, [r3, #32]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001420:	430b      	orrs	r3, r1
 8001422:	4927      	ldr	r1, [pc, #156]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001424:	4313      	orrs	r3, r2
 8001426:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001428:	4b27      	ldr	r3, [pc, #156]	; (80014c8 <HAL_RCC_OscConfig+0x4fc>)
 800142a:	2201      	movs	r2, #1
 800142c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142e:	f7ff fa1d 	bl	800086c <HAL_GetTick>
 8001432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001434:	e008      	b.n	8001448 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001436:	f7ff fa19 	bl	800086c <HAL_GetTick>
 800143a:	4602      	mov	r2, r0
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d901      	bls.n	8001448 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e037      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001448:	4b1d      	ldr	r3, [pc, #116]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001450:	2b00      	cmp	r3, #0
 8001452:	d0f0      	beq.n	8001436 <HAL_RCC_OscConfig+0x46a>
 8001454:	e02f      	b.n	80014b6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001456:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <HAL_RCC_OscConfig+0x4fc>)
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145c:	f7ff fa06 	bl	800086c <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001464:	f7ff fa02 	bl	800086c <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b02      	cmp	r3, #2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e020      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001476:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1f0      	bne.n	8001464 <HAL_RCC_OscConfig+0x498>
 8001482:	e018      	b.n	80014b6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	69db      	ldr	r3, [r3, #28]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d101      	bne.n	8001490 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e013      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001490:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <HAL_RCC_OscConfig+0x4f4>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a1b      	ldr	r3, [r3, #32]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d106      	bne.n	80014b2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d001      	beq.n	80014b6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40007000 	.word	0x40007000
 80014c8:	42420060 	.word	0x42420060

080014cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d101      	bne.n	80014e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e0d0      	b.n	8001682 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014e0:	4b6a      	ldr	r3, [pc, #424]	; (800168c <HAL_RCC_ClockConfig+0x1c0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0307 	and.w	r3, r3, #7
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d910      	bls.n	8001510 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ee:	4b67      	ldr	r3, [pc, #412]	; (800168c <HAL_RCC_ClockConfig+0x1c0>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f023 0207 	bic.w	r2, r3, #7
 80014f6:	4965      	ldr	r1, [pc, #404]	; (800168c <HAL_RCC_ClockConfig+0x1c0>)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fe:	4b63      	ldr	r3, [pc, #396]	; (800168c <HAL_RCC_ClockConfig+0x1c0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d001      	beq.n	8001510 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e0b8      	b.n	8001682 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d020      	beq.n	800155e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	2b00      	cmp	r3, #0
 8001526:	d005      	beq.n	8001534 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001528:	4b59      	ldr	r3, [pc, #356]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	4a58      	ldr	r2, [pc, #352]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 800152e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001532:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0308 	and.w	r3, r3, #8
 800153c:	2b00      	cmp	r3, #0
 800153e:	d005      	beq.n	800154c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001540:	4b53      	ldr	r3, [pc, #332]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	4a52      	ldr	r2, [pc, #328]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 8001546:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800154a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800154c:	4b50      	ldr	r3, [pc, #320]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	494d      	ldr	r1, [pc, #308]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 800155a:	4313      	orrs	r3, r2
 800155c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d040      	beq.n	80015ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	2b01      	cmp	r3, #1
 8001570:	d107      	bne.n	8001582 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001572:	4b47      	ldr	r3, [pc, #284]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d115      	bne.n	80015aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e07f      	b.n	8001682 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	2b02      	cmp	r3, #2
 8001588:	d107      	bne.n	800159a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800158a:	4b41      	ldr	r3, [pc, #260]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d109      	bne.n	80015aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e073      	b.n	8001682 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159a:	4b3d      	ldr	r3, [pc, #244]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d101      	bne.n	80015aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e06b      	b.n	8001682 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015aa:	4b39      	ldr	r3, [pc, #228]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f023 0203 	bic.w	r2, r3, #3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	4936      	ldr	r1, [pc, #216]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 80015b8:	4313      	orrs	r3, r2
 80015ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015bc:	f7ff f956 	bl	800086c <HAL_GetTick>
 80015c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015c2:	e00a      	b.n	80015da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c4:	f7ff f952 	bl	800086c <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e053      	b.n	8001682 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015da:	4b2d      	ldr	r3, [pc, #180]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f003 020c 	and.w	r2, r3, #12
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d1eb      	bne.n	80015c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015ec:	4b27      	ldr	r3, [pc, #156]	; (800168c <HAL_RCC_ClockConfig+0x1c0>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0307 	and.w	r3, r3, #7
 80015f4:	683a      	ldr	r2, [r7, #0]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d210      	bcs.n	800161c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015fa:	4b24      	ldr	r3, [pc, #144]	; (800168c <HAL_RCC_ClockConfig+0x1c0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f023 0207 	bic.w	r2, r3, #7
 8001602:	4922      	ldr	r1, [pc, #136]	; (800168c <HAL_RCC_ClockConfig+0x1c0>)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	4313      	orrs	r3, r2
 8001608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800160a:	4b20      	ldr	r3, [pc, #128]	; (800168c <HAL_RCC_ClockConfig+0x1c0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	683a      	ldr	r2, [r7, #0]
 8001614:	429a      	cmp	r2, r3
 8001616:	d001      	beq.n	800161c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e032      	b.n	8001682 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	d008      	beq.n	800163a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001628:	4b19      	ldr	r3, [pc, #100]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	4916      	ldr	r1, [pc, #88]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 8001636:	4313      	orrs	r3, r2
 8001638:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0308 	and.w	r3, r3, #8
 8001642:	2b00      	cmp	r3, #0
 8001644:	d009      	beq.n	800165a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001646:	4b12      	ldr	r3, [pc, #72]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	490e      	ldr	r1, [pc, #56]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 8001656:	4313      	orrs	r3, r2
 8001658:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800165a:	f000 f821 	bl	80016a0 <HAL_RCC_GetSysClockFreq>
 800165e:	4601      	mov	r1, r0
 8001660:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <HAL_RCC_ClockConfig+0x1c4>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	091b      	lsrs	r3, r3, #4
 8001666:	f003 030f 	and.w	r3, r3, #15
 800166a:	4a0a      	ldr	r2, [pc, #40]	; (8001694 <HAL_RCC_ClockConfig+0x1c8>)
 800166c:	5cd3      	ldrb	r3, [r2, r3]
 800166e:	fa21 f303 	lsr.w	r3, r1, r3
 8001672:	4a09      	ldr	r2, [pc, #36]	; (8001698 <HAL_RCC_ClockConfig+0x1cc>)
 8001674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001676:	4b09      	ldr	r3, [pc, #36]	; (800169c <HAL_RCC_ClockConfig+0x1d0>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff f8b4 	bl	80007e8 <HAL_InitTick>

  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40022000 	.word	0x40022000
 8001690:	40021000 	.word	0x40021000
 8001694:	08001860 	.word	0x08001860
 8001698:	20000000 	.word	0x20000000
 800169c:	20000004 	.word	0x20000004

080016a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016a0:	b490      	push	{r4, r7}
 80016a2:	b08a      	sub	sp, #40	; 0x28
 80016a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80016a6:	4b2a      	ldr	r3, [pc, #168]	; (8001750 <HAL_RCC_GetSysClockFreq+0xb0>)
 80016a8:	1d3c      	adds	r4, r7, #4
 80016aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80016b0:	4b28      	ldr	r3, [pc, #160]	; (8001754 <HAL_RCC_GetSysClockFreq+0xb4>)
 80016b2:	881b      	ldrh	r3, [r3, #0]
 80016b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
 80016ba:	2300      	movs	r3, #0
 80016bc:	61bb      	str	r3, [r7, #24]
 80016be:	2300      	movs	r3, #0
 80016c0:	627b      	str	r3, [r7, #36]	; 0x24
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016ca:	4b23      	ldr	r3, [pc, #140]	; (8001758 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f003 030c 	and.w	r3, r3, #12
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	d002      	beq.n	80016e0 <HAL_RCC_GetSysClockFreq+0x40>
 80016da:	2b08      	cmp	r3, #8
 80016dc:	d003      	beq.n	80016e6 <HAL_RCC_GetSysClockFreq+0x46>
 80016de:	e02d      	b.n	800173c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016e0:	4b1e      	ldr	r3, [pc, #120]	; (800175c <HAL_RCC_GetSysClockFreq+0xbc>)
 80016e2:	623b      	str	r3, [r7, #32]
      break;
 80016e4:	e02d      	b.n	8001742 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	0c9b      	lsrs	r3, r3, #18
 80016ea:	f003 030f 	and.w	r3, r3, #15
 80016ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016f2:	4413      	add	r3, r2
 80016f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80016f8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d013      	beq.n	800172c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001704:	4b14      	ldr	r3, [pc, #80]	; (8001758 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	0c5b      	lsrs	r3, r3, #17
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001712:	4413      	add	r3, r2
 8001714:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001718:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	4a0f      	ldr	r2, [pc, #60]	; (800175c <HAL_RCC_GetSysClockFreq+0xbc>)
 800171e:	fb02 f203 	mul.w	r2, r2, r3
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	fbb2 f3f3 	udiv	r3, r2, r3
 8001728:	627b      	str	r3, [r7, #36]	; 0x24
 800172a:	e004      	b.n	8001736 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	4a0c      	ldr	r2, [pc, #48]	; (8001760 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001730:	fb02 f303 	mul.w	r3, r2, r3
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001738:	623b      	str	r3, [r7, #32]
      break;
 800173a:	e002      	b.n	8001742 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <HAL_RCC_GetSysClockFreq+0xbc>)
 800173e:	623b      	str	r3, [r7, #32]
      break;
 8001740:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001742:	6a3b      	ldr	r3, [r7, #32]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3728      	adds	r7, #40	; 0x28
 8001748:	46bd      	mov	sp, r7
 800174a:	bc90      	pop	{r4, r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	0800184c 	.word	0x0800184c
 8001754:	0800185c 	.word	0x0800185c
 8001758:	40021000 	.word	0x40021000
 800175c:	007a1200 	.word	0x007a1200
 8001760:	003d0900 	.word	0x003d0900

08001764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001768:	4b02      	ldr	r3, [pc, #8]	; (8001774 <HAL_RCC_GetHCLKFreq+0x10>)
 800176a:	681b      	ldr	r3, [r3, #0]
}
 800176c:	4618      	mov	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	20000000 	.word	0x20000000

08001778 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800177c:	f7ff fff2 	bl	8001764 <HAL_RCC_GetHCLKFreq>
 8001780:	4601      	mov	r1, r0
 8001782:	4b05      	ldr	r3, [pc, #20]	; (8001798 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	0a1b      	lsrs	r3, r3, #8
 8001788:	f003 0307 	and.w	r3, r3, #7
 800178c:	4a03      	ldr	r2, [pc, #12]	; (800179c <HAL_RCC_GetPCLK1Freq+0x24>)
 800178e:	5cd3      	ldrb	r3, [r2, r3]
 8001790:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001794:	4618      	mov	r0, r3
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40021000 	.word	0x40021000
 800179c:	08001870 	.word	0x08001870

080017a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017a8:	4b0a      	ldr	r3, [pc, #40]	; (80017d4 <RCC_Delay+0x34>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <RCC_Delay+0x38>)
 80017ae:	fba2 2303 	umull	r2, r3, r2, r3
 80017b2:	0a5b      	lsrs	r3, r3, #9
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	fb02 f303 	mul.w	r3, r2, r3
 80017ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80017bc:	bf00      	nop
  }
  while (Delay --);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1e5a      	subs	r2, r3, #1
 80017c2:	60fa      	str	r2, [r7, #12]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1f9      	bne.n	80017bc <RCC_Delay+0x1c>
}
 80017c8:	bf00      	nop
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	20000000 	.word	0x20000000
 80017d8:	10624dd3 	.word	0x10624dd3

080017dc <__libc_init_array>:
 80017dc:	b570      	push	{r4, r5, r6, lr}
 80017de:	2500      	movs	r5, #0
 80017e0:	4e0c      	ldr	r6, [pc, #48]	; (8001814 <__libc_init_array+0x38>)
 80017e2:	4c0d      	ldr	r4, [pc, #52]	; (8001818 <__libc_init_array+0x3c>)
 80017e4:	1ba4      	subs	r4, r4, r6
 80017e6:	10a4      	asrs	r4, r4, #2
 80017e8:	42a5      	cmp	r5, r4
 80017ea:	d109      	bne.n	8001800 <__libc_init_array+0x24>
 80017ec:	f000 f822 	bl	8001834 <_init>
 80017f0:	2500      	movs	r5, #0
 80017f2:	4e0a      	ldr	r6, [pc, #40]	; (800181c <__libc_init_array+0x40>)
 80017f4:	4c0a      	ldr	r4, [pc, #40]	; (8001820 <__libc_init_array+0x44>)
 80017f6:	1ba4      	subs	r4, r4, r6
 80017f8:	10a4      	asrs	r4, r4, #2
 80017fa:	42a5      	cmp	r5, r4
 80017fc:	d105      	bne.n	800180a <__libc_init_array+0x2e>
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
 8001800:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001804:	4798      	blx	r3
 8001806:	3501      	adds	r5, #1
 8001808:	e7ee      	b.n	80017e8 <__libc_init_array+0xc>
 800180a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800180e:	4798      	blx	r3
 8001810:	3501      	adds	r5, #1
 8001812:	e7f2      	b.n	80017fa <__libc_init_array+0x1e>
 8001814:	08001878 	.word	0x08001878
 8001818:	08001878 	.word	0x08001878
 800181c:	08001878 	.word	0x08001878
 8001820:	0800187c 	.word	0x0800187c

08001824 <memset>:
 8001824:	4603      	mov	r3, r0
 8001826:	4402      	add	r2, r0
 8001828:	4293      	cmp	r3, r2
 800182a:	d100      	bne.n	800182e <memset+0xa>
 800182c:	4770      	bx	lr
 800182e:	f803 1b01 	strb.w	r1, [r3], #1
 8001832:	e7f9      	b.n	8001828 <memset+0x4>

08001834 <_init>:
 8001834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001836:	bf00      	nop
 8001838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800183a:	bc08      	pop	{r3}
 800183c:	469e      	mov	lr, r3
 800183e:	4770      	bx	lr

08001840 <_fini>:
 8001840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001842:	bf00      	nop
 8001844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001846:	bc08      	pop	{r3}
 8001848:	469e      	mov	lr, r3
 800184a:	4770      	bx	lr
