Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe soc_fpga_tb_v1 -sv_lib hello_world -debug typical -s hello_world_dpi_sim 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <soc_fpga> not found while processing module instance <iSOC_FPGA> [E:/GIT_Clones/RISC-V-Core/IVM_SoC/V2_5/Testbenches/soc_fpga_tb_v1.sv:63]
ERROR: [VRFC 10-2063] Module <spiflash> not found while processing module instance <spiflash> [E:/GIT_Clones/RISC-V-Core/IVM_SoC/V2_5/Testbenches/soc_fpga_tb_v1.sv:79]
ERROR: [VRFC 10-2063] Module <UART> not found while processing module instance <iTB_UART> [E:/GIT_Clones/RISC-V-Core/IVM_SoC/V2_5/Testbenches/soc_fpga_tb_v1.sv:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
