{"vcs1":{"timestamp_begin":1728641478.486370425, "rt":2.56, "ut":0.61, "st":0.31}}
{"vcselab":{"timestamp_begin":1728641481.143083492, "rt":0.98, "ut":0.26, "st":0.20}}
{"link":{"timestamp_begin":1728641482.218391482, "rt":0.40, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728641477.712663497}
{"VCS_COMP_START_TIME": 1728641477.712663497}
{"VCS_COMP_END_TIME": 1728641484.167988703}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331440}}
{"stitch_vcselab": {"peak_mem": 231556}}
