Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  8 11:52:04 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file STOPWATCH_wrapper_timing_summary_routed.rpt -pb STOPWATCH_wrapper_timing_summary_routed.pb -rpx STOPWATCH_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : STOPWATCH_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_Inc_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Start_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Stop_0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/r_ENABLE_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.885        0.000                      0                  137        0.122        0.000                      0                  137        3.020        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.885        0.000                      0                  104        0.122        0.000                      0                  104        3.020        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             20.382        0.000                      0                   33        0.383        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.885ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.806%)  route 3.191ns (78.194%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518     5.891 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.727     6.618    STOPWATCH_i/HZ_Counter_0/inst/r_Count[5]
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8/O
                         net (fo=1, routed)           0.427     7.169    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.293 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4/O
                         net (fo=33, routed)          2.038     9.331    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.455 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.455    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[30]
    SLICE_X37Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X37Y58         FDCE (Setup_fdce_C_D)        0.029    28.340    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         28.340    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                 18.885    

Slack (MET) :             19.044ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.678%)  route 3.035ns (77.322%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518     5.891 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.727     6.618    STOPWATCH_i/HZ_Counter_0/inst/r_Count[5]
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8/O
                         net (fo=1, routed)           0.427     7.169    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.293 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4/O
                         net (fo=33, routed)          1.881     9.174    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     9.298 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.298    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[27]
    SLICE_X37Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X37Y57         FDCE (Setup_fdce_C_D)        0.031    28.342    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         28.342    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                 19.044    

Slack (MET) :             19.044ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.890ns (22.690%)  route 3.033ns (77.310%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518     5.891 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.727     6.618    STOPWATCH_i/HZ_Counter_0/inst/r_Count[5]
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8/O
                         net (fo=1, routed)           0.427     7.169    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.293 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4/O
                         net (fo=33, routed)          1.879     9.172    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     9.296 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.296    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[26]
    SLICE_X37Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X37Y57         FDCE (Setup_fdce_C_D)        0.029    28.340    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         28.340    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 19.044    

Slack (MET) :             19.199ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 2.285ns (59.849%)  route 1.533ns (40.151%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518     5.891 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.733     6.625    STOPWATCH_i/HZ_Counter_0/inst/r_Count[5]
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.281 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.737    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.851    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.800     8.889    STOPWATCH_i/HZ_Counter_0/inst/data0[31]
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.302     9.191 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.191    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[31]
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X38Y58         FDCE (Setup_fdce_C_D)        0.079    28.390    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         28.390    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 19.199    

Slack (MET) :             19.201ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.890ns (23.837%)  route 2.844ns (76.163%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.818     6.708    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.832 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.427     7.259    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.383 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.598     8.981    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     9.105 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.105    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[7]
    SLICE_X40Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X40Y52         FDCE (Setup_fdce_C_D)        0.029    28.306    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         28.306    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 19.201    

Slack (MET) :             19.209ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.890ns (23.896%)  route 2.834ns (76.104%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.818     6.708    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.832 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.427     7.259    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.383 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.589     8.972    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.096    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[14]
    SLICE_X40Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X40Y54         FDCE (Setup_fdce_C_D)        0.029    28.305    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         28.305    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                 19.209    

Slack (MET) :             19.210ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.890ns (23.883%)  route 2.837ns (76.117%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.818     6.708    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.832 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.427     7.259    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.383 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.591     8.974    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     9.098 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.098    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[8]
    SLICE_X40Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X40Y52         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 19.210    

Slack (MET) :             19.303ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.890ns (23.956%)  route 2.825ns (76.044%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.818     6.708    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.832 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.427     7.259    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.383 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.580     8.962    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.086 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.086    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[17]
    SLICE_X38Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.077    28.389    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         28.389    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 19.303    

Slack (MET) :             19.309ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.890ns (23.969%)  route 2.823ns (76.031%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.818     6.708    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.832 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.427     7.259    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.383 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.578     8.960    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.084    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[18]
    SLICE_X38Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.081    28.393    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         28.393    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                 19.309    

Slack (MET) :             19.310ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.890ns (24.545%)  route 2.736ns (75.455%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.730    STOPWATCH_i/HZ_Counter_0/inst/r_Count[12]
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.854 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_9/O
                         net (fo=1, routed)           0.427     7.282    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_9_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.406 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_5/O
                         net (fo=33, routed)          1.469     8.874    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_5_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124     8.998 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.998    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[4]
    SLICE_X40Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X40Y51         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 19.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.661    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.464    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.075     1.539    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.437    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.634    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.953    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.437    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.075     1.512    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.500%)  route 0.123ns (46.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.437    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.123     1.701    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_in1_in
    SLICE_X35Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.954    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.481     1.473    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.075     1.548    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.075     1.680    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt[0]
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.045     1.725 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.725    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec0__0
    SLICE_X37Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.092     1.569    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.119     1.724    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X37Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.075     1.555    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.372%)  route 0.112ns (37.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.112     1.717    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.762 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/p_3_out[2]
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.092     1.572    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.661    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X37Y54         LUT5 (Prop_lut5_I2_O)        0.099     1.760 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.760    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X37Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.091     1.555    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.437    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.634    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X35Y55         LUT5 (Prop_lut5_I2_O)        0.099     1.733 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.733    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X35Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.954    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.517     1.437    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.091     1.528    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.187ns (55.850%)  route 0.148ns (44.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.148     1.753    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt[3]
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.046     1.799 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/p_3_out[0]
    SLICE_X37Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.107     1.584    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.148     1.753    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt[3]
    SLICE_X37Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X37Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y56         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.091     1.568    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X40Y51    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X38Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X40Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X38Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X38Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X38Y55    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X38Y55    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X38Y55    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X38Y51    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         19.000      18.020     SLICE_X34Y55    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         19.000      18.020     SLICE_X34Y55    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X40Y51    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X38Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X38Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X38Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X38Y55    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X38Y55    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X38Y55    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X38Y56    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y55    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y55    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X40Y51    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X40Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X38Y51    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X38Y51    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X38Y51    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X40Y51    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X38Y52    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X38Y52    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       20.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.382ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.196%)  route 1.695ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.695     7.524    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y58         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X37Y58         FDCE (Recov_fdce_C_CLR)     -0.405    27.906    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         27.906    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 20.382    

Slack (MET) :             20.530ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.753%)  route 1.548ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.548     7.376    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X37Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.906    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         27.906    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                 20.530    

Slack (MET) :             20.530ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.753%)  route 1.548ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.548     7.376    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X37Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.906    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         27.906    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                 20.530    

Slack (MET) :             20.594ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.456ns (22.509%)  route 1.570ns (77.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.570     7.398    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y58         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X38Y58         FDCE (Recov_fdce_C_CLR)     -0.319    27.992    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         27.992    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 20.594    

Slack (MET) :             20.594ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.456ns (22.509%)  route 1.570ns (77.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.570     7.398    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y58         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X38Y58         FDCE (Recov_fdce_C_CLR)     -0.319    27.992    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         27.992    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 20.594    

Slack (MET) :             20.594ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.456ns (22.509%)  route 1.570ns (77.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.570     7.398    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y58         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y58         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X38Y58         FDCE (Recov_fdce_C_CLR)     -0.319    27.992    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         27.992    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 20.594    

Slack (MET) :             20.739ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.456ns (24.241%)  route 1.425ns (75.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.425     7.253    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X38Y57         FDCE (Recov_fdce_C_CLR)     -0.319    27.992    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         27.992    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 20.739    

Slack (MET) :             20.739ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.456ns (24.241%)  route 1.425ns (75.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.425     7.253    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X38Y57         FDCE (Recov_fdce_C_CLR)     -0.319    27.992    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]
  -------------------------------------------------------------------
                         required time                         27.992    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 20.739    

Slack (MET) :             20.739ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.456ns (24.241%)  route 1.425ns (75.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.425     7.253    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X38Y57         FDCE (Recov_fdce_C_CLR)     -0.319    27.992    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         27.992    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 20.739    

Slack (MET) :             20.739ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.456ns (24.239%)  route 1.425ns (75.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.425     7.253    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y55         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    27.993    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         27.993    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 20.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.191     1.796    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.191     1.796    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.191     1.796    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.245     1.850    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y53         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.245     1.850    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y53         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.245     1.850    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y53         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.299     1.904    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.299     1.904    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.299     1.904    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.652%)  route 0.319ns (69.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y55         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.319     1.924    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y51         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X38Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.510    





