<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVGenAsmMatcher.inc source code [llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>RISCV</a>/<a href='RISCVGenAsmMatcher.inc.html'>RISCVGenAsmMatcher.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Matcher Source Fragment                                           *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp.html#151" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp.html#151" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="12">12</th><td>  <i>// This should be included into the middle of the declaration of</i></td></tr>
<tr><th id="13">13</th><td><i>  // your subclasses implementation of MCTargetAsmParser.</i></td></tr>
<tr><th id="14">14</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="decl fn" href="RISCVGenAsmMatcher.inc.html#_ZNK12_GLOBAL__N_114RISCVAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::RISCVAsmParser::ComputeAvailableFeatures' data-ref="_ZNK12_GLOBAL__N_114RISCVAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_114RISCVAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" id="_ZNK12_GLOBAL__N_114RISCVAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE">ComputeAvailableFeatures</a>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col5 decl" id="285FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="285FB" data-ref-filename="285FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="15">15</th><td>  <em>void</em> <a class="decl fn" href="RISCVGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114RISCVAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_delete1838871" title='(anonymous namespace)::RISCVAsmParser::convertToMCInst' data-ref="_ZN12_GLOBAL__N_114RISCVAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_delete1838871" data-ref-filename="_ZN12_GLOBAL__N_114RISCVAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_delete1838871" id="_ZN12_GLOBAL__N_114RISCVAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_delete1838871">convertToMCInst</a>(<em>unsigned</em> <dfn class="local col6 decl" id="286Kind" title='Kind' data-type='unsigned int' data-ref="286Kind" data-ref-filename="286Kind">Kind</dfn>, <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="287Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="287Inst" data-ref-filename="287Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="288Opcode" title='Opcode' data-type='unsigned int' data-ref="288Opcode" data-ref-filename="288Opcode">Opcode</dfn>,</td></tr>
<tr><th id="16">16</th><td>                       <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col9 decl" id="289Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="289Operands" data-ref-filename="289Operands">Operands</dfn>,</td></tr>
<tr><th id="17">17</th><td>                       <em>const</em> <a class="type" href="../../../../llvm/include/llvm/ADT/SmallBitVector.h.html#llvm::SmallBitVector" title='llvm::SmallBitVector' data-ref="llvm::SmallBitVector" data-ref-filename="llvm..SmallBitVector">SmallBitVector</a> &amp;<dfn class="local col0 decl" id="290OptionalOperandsMask" title='OptionalOperandsMask' data-type='const llvm::SmallBitVector &amp;' data-ref="290OptionalOperandsMask" data-ref-filename="290OptionalOperandsMask">OptionalOperandsMask</dfn>);</td></tr>
<tr><th id="18">18</th><td>  <em>void</em> <a class="virtual decl fn" href="RISCVGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114RISCVAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" title='(anonymous namespace)::RISCVAsmParser::convertToMapAndConstraints' data-ref="_ZN12_GLOBAL__N_114RISCVAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" data-ref-filename="_ZN12_GLOBAL__N_114RISCVAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" id="_ZN12_GLOBAL__N_114RISCVAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE">convertToMapAndConstraints</a>(<em>unsigned</em> <dfn class="local col1 decl" id="291Kind" title='Kind' data-type='unsigned int' data-ref="291Kind" data-ref-filename="291Kind">Kind</dfn>,</td></tr>
<tr><th id="19">19</th><td>                           <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col2 decl" id="292Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="292Operands" data-ref-filename="292Operands">Operands</dfn>) override;</td></tr>
<tr><th id="20">20</th><td>  <em>unsigned</em> <a class="decl fn" href="RISCVGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN5354276" title='(anonymous namespace)::RISCVAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN5354276" data-ref-filename="_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN5354276" id="_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN5354276">MatchInstructionImpl</a>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col3 decl" id="293Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="293Operands" data-ref-filename="293Operands">Operands</dfn>,</td></tr>
<tr><th id="21">21</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="294Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="294Inst" data-ref-filename="294Inst">Inst</dfn>,</td></tr>
<tr><th id="22">22</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col5 decl" id="295ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="295ErrorInfo" data-ref-filename="295ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="23">23</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col6 decl" id="296MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset &amp;' data-ref="296MissingFeatures" data-ref-filename="296MissingFeatures">MissingFeatures</dfn>,</td></tr>
<tr><th id="24">24</th><td>                                <em>bool</em> <dfn class="local col7 decl" id="297matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="297matchingInlineAsm" data-ref-filename="297matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="25">25</th><td>                                <em>unsigned</em> <dfn class="local col8 decl" id="298VariantID" title='VariantID' data-type='unsigned int' data-ref="298VariantID" data-ref-filename="298VariantID">VariantID</dfn> = <var>0</var>);</td></tr>
<tr><th id="26">26</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" title='(anonymous namespace)::RISCVAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" data-ref-filename="_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj">MatchInstructionImpl</dfn>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col9 decl" id="299Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="299Operands" data-ref-filename="299Operands">Operands</dfn>,</td></tr>
<tr><th id="27">27</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="300Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="300Inst" data-ref-filename="300Inst">Inst</dfn>,</td></tr>
<tr><th id="28">28</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col1 decl" id="301ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="301ErrorInfo" data-ref-filename="301ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="29">29</th><td>                                <em>bool</em> <dfn class="local col2 decl" id="302matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="302matchingInlineAsm" data-ref-filename="302matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="30">30</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="303VariantID" title='VariantID' data-type='unsigned int' data-ref="303VariantID" data-ref-filename="303VariantID">VariantID</dfn> = <var>0</var>) {</td></tr>
<tr><th id="31">31</th><td>    <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZN4llvm13FeatureBitsetC1Ev" title='llvm::FeatureBitset::FeatureBitset' data-ref="_ZN4llvm13FeatureBitsetC1Ev" data-ref-filename="_ZN4llvm13FeatureBitsetC1Ev"></a><dfn class="local col4 decl" id="304MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset' data-ref="304MissingFeatures" data-ref-filename="304MissingFeatures">MissingFeatures</dfn>;</td></tr>
<tr><th id="32">32</th><td>    <b>return</b> <a class="member fn" href="RISCVGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN5354276" title='(anonymous namespace)::RISCVAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN5354276" data-ref-filename="_ZN12_GLOBAL__N_114RISCVAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN5354276">MatchInstructionImpl</a>(<a class="local col9 ref" href="#299Operands" title='Operands' data-ref="299Operands" data-ref-filename="299Operands">Operands</a>, <span class='refarg'><a class="local col0 ref" href="#300Inst" title='Inst' data-ref="300Inst" data-ref-filename="300Inst">Inst</a></span>, <span class='refarg'><a class="local col1 ref" href="#301ErrorInfo" title='ErrorInfo' data-ref="301ErrorInfo" data-ref-filename="301ErrorInfo">ErrorInfo</a></span>, <span class='refarg'><a class="local col4 ref" href="#304MissingFeatures" title='MissingFeatures' data-ref="304MissingFeatures" data-ref-filename="304MissingFeatures">MissingFeatures</a></span>,</td></tr>
<tr><th id="33">33</th><td>                                <a class="local col2 ref" href="#302matchingInlineAsm" title='matchingInlineAsm' data-ref="302matchingInlineAsm" data-ref-filename="302matchingInlineAsm">matchingInlineAsm</a>, <a class="local col3 ref" href="#303VariantID" title='VariantID' data-ref="303VariantID" data-ref-filename="303VariantID">VariantID</a>);</td></tr>
<tr><th id="34">34</th><td>  }</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="RISCVGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114RISCVAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" title='(anonymous namespace)::RISCVAsmParser::MatchOperandParserImpl' data-ref="_ZN12_GLOBAL__N_114RISCVAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" data-ref-filename="_ZN12_GLOBAL__N_114RISCVAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" id="_ZN12_GLOBAL__N_114RISCVAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb">MatchOperandParserImpl</a>(</td></tr>
<tr><th id="37">37</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col5 decl" id="305Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="305Operands" data-ref-filename="305Operands">Operands</dfn>,</td></tr>
<tr><th id="38">38</th><td>    <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="306Mnemonic" title='Mnemonic' data-type='llvm::StringRef' data-ref="306Mnemonic" data-ref-filename="306Mnemonic">Mnemonic</dfn>,</td></tr>
<tr><th id="39">39</th><td>    <em>bool</em> <dfn class="local col7 decl" id="307ParseForAllFeatures" title='ParseForAllFeatures' data-type='bool' data-ref="307ParseForAllFeatures" data-ref-filename="307ParseForAllFeatures">ParseForAllFeatures</dfn> = <b>false</b>);</td></tr>
<tr><th id="40">40</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="RISCVGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_114RISCVAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" title='(anonymous namespace)::RISCVAsmParser::tryCustomParseOperand' data-ref="_ZN12_GLOBAL__N_114RISCVAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" data-ref-filename="_ZN12_GLOBAL__N_114RISCVAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" id="_ZN12_GLOBAL__N_114RISCVAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj">tryCustomParseOperand</a>(</td></tr>
<tr><th id="41">41</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col8 decl" id="308Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="308Operands" data-ref-filename="308Operands">Operands</dfn>,</td></tr>
<tr><th id="42">42</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="309MCK" title='MCK' data-type='unsigned int' data-ref="309MCK" data-ref-filename="309MCK">MCK</dfn>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#<span data-ppcond="10">endif</span> // GET_ASSEMBLER_HEADER_INFO</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="47">ifdef</span> <span class="macro" data-ref="_M/GET_OPERAND_DIAGNOSTIC_TYPES">GET_OPERAND_DIAGNOSTIC_TYPES</span></u></td></tr>
<tr><th id="48">48</th><td><u>#undef GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  Match_InvalidBareSymbol,</td></tr>
<tr><th id="51">51</th><td>  Match_InvalidCLUIImm,</td></tr>
<tr><th id="52">52</th><td>  Match_InvalidCSRSystemRegister,</td></tr>
<tr><th id="53">53</th><td>  Match_InvalidCallSymbol,</td></tr>
<tr><th id="54">54</th><td>  Match_InvalidFRMArg,</td></tr>
<tr><th id="55">55</th><td>  Match_InvalidFenceArg,</td></tr>
<tr><th id="56">56</th><td>  Match_InvalidImmXLenLI,</td></tr>
<tr><th id="57">57</th><td>  Match_InvalidImmZero,</td></tr>
<tr><th id="58">58</th><td>  Match_InvalidPseudoJumpSymbol,</td></tr>
<tr><th id="59">59</th><td>  Match_InvalidSImm10Lsb0000NonZero,</td></tr>
<tr><th id="60">60</th><td>  Match_InvalidSImm12,</td></tr>
<tr><th id="61">61</th><td>  Match_InvalidSImm12Lsb0,</td></tr>
<tr><th id="62">62</th><td>  Match_InvalidSImm13Lsb0,</td></tr>
<tr><th id="63">63</th><td>  Match_InvalidSImm21Lsb0JAL,</td></tr>
<tr><th id="64">64</th><td>  Match_InvalidSImm5,</td></tr>
<tr><th id="65">65</th><td>  Match_InvalidSImm5Plus1,</td></tr>
<tr><th id="66">66</th><td>  Match_InvalidSImm6,</td></tr>
<tr><th id="67">67</th><td>  Match_InvalidSImm6NonZero,</td></tr>
<tr><th id="68">68</th><td>  Match_InvalidSImm9Lsb0,</td></tr>
<tr><th id="69">69</th><td>  Match_InvalidTPRelAddSymbol,</td></tr>
<tr><th id="70">70</th><td>  Match_InvalidUImm10Lsb00NonZero,</td></tr>
<tr><th id="71">71</th><td>  Match_InvalidUImm20AUIPC,</td></tr>
<tr><th id="72">72</th><td>  Match_InvalidUImm20LUI,</td></tr>
<tr><th id="73">73</th><td>  Match_InvalidUImm5,</td></tr>
<tr><th id="74">74</th><td>  Match_InvalidUImm7Lsb00,</td></tr>
<tr><th id="75">75</th><td>  Match_InvalidUImm8Lsb00,</td></tr>
<tr><th id="76">76</th><td>  Match_InvalidUImm8Lsb000,</td></tr>
<tr><th id="77">77</th><td>  Match_InvalidUImm9Lsb000,</td></tr>
<tr><th id="78">78</th><td>  Match_InvalidUImmLog2XLen,</td></tr>
<tr><th id="79">79</th><td>  Match_InvalidUImmLog2XLenHalf,</td></tr>
<tr><th id="80">80</th><td>  Match_InvalidUImmLog2XLenNonZero,</td></tr>
<tr><th id="81">81</th><td>  Match_InvalidVMaskRegister,</td></tr>
<tr><th id="82">82</th><td>  Match_InvalidVTypeI,</td></tr>
<tr><th id="83">83</th><td>  END_OPERAND_DIAGNOSTIC_TYPES</td></tr>
<tr><th id="84">84</th><td><u>#<span data-ppcond="47">endif</span> // GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="87">ifdef</span> <span class="macro" data-ref="_M/GET_REGISTER_MATCHER">GET_REGISTER_MATCHER</span></u></td></tr>
<tr><th id="88">88</th><td><u>#undef GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="91">91</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="92">92</th><td>  Feature_HasStdExtMBit = <var>6</var>,</td></tr>
<tr><th id="93">93</th><td>  Feature_HasStdExtABit = <var>1</var>,</td></tr>
<tr><th id="94">94</th><td>  Feature_HasStdExtFBit = <var>5</var>,</td></tr>
<tr><th id="95">95</th><td>  Feature_HasStdExtDBit = <var>4</var>,</td></tr>
<tr><th id="96">96</th><td>  Feature_HasStdExtZfhBit = <var>20</var>,</td></tr>
<tr><th id="97">97</th><td>  Feature_HasStdExtCBit = <var>3</var>,</td></tr>
<tr><th id="98">98</th><td>  Feature_HasStdExtZbaBit = <var>8</var>,</td></tr>
<tr><th id="99">99</th><td>  Feature_HasStdExtZbbBit = <var>9</var>,</td></tr>
<tr><th id="100">100</th><td>  Feature_HasStdExtZbcBit = <var>11</var>,</td></tr>
<tr><th id="101">101</th><td>  Feature_HasStdExtZbeBit = <var>12</var>,</td></tr>
<tr><th id="102">102</th><td>  Feature_HasStdExtZbfBit = <var>13</var>,</td></tr>
<tr><th id="103">103</th><td>  Feature_HasStdExtZbmBit = <var>14</var>,</td></tr>
<tr><th id="104">104</th><td>  Feature_HasStdExtZbpBit = <var>15</var>,</td></tr>
<tr><th id="105">105</th><td>  Feature_HasStdExtZbrBit = <var>17</var>,</td></tr>
<tr><th id="106">106</th><td>  Feature_HasStdExtZbsBit = <var>18</var>,</td></tr>
<tr><th id="107">107</th><td>  Feature_HasStdExtZbtBit = <var>19</var>,</td></tr>
<tr><th id="108">108</th><td>  Feature_HasStdExtZbbOrZbpBit = <var>10</var>,</td></tr>
<tr><th id="109">109</th><td>  Feature_HasStdExtZbproposedcBit = <var>16</var>,</td></tr>
<tr><th id="110">110</th><td>  Feature_HasStdExtBBit = <var>2</var>,</td></tr>
<tr><th id="111">111</th><td>  Feature_HasRVCHintsBit = <var>0</var>,</td></tr>
<tr><th id="112">112</th><td>  Feature_HasStdExtVBit = <var>7</var>,</td></tr>
<tr><th id="113">113</th><td>  Feature_HasStdExtZvlssegBit = <var>22</var>,</td></tr>
<tr><th id="114">114</th><td>  Feature_HasStdExtZvamoBit = <var>21</var>,</td></tr>
<tr><th id="115">115</th><td>  Feature_IsRV64Bit = <var>25</var>,</td></tr>
<tr><th id="116">116</th><td>  Feature_IsRV32Bit = <var>23</var>,</td></tr>
<tr><th id="117">117</th><td>  Feature_IsRV32EBit = <var>24</var>,</td></tr>
<tr><th id="118">118</th><td>};</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><em>static</em> <em>unsigned</em> MatchRegisterName(StringRef Name) {</td></tr>
<tr><th id="121">121</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="122">122</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="123">123</th><td>  <b>case</b> <var>2</var>:	 <i>// 61 strings to match.</i></td></tr>
<tr><th id="124">124</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="125">125</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="126">126</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 30 strings to match.</i></td></tr>
<tr><th id="127">127</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="128">128</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="129">129</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="130">130</th><td>        <b>return</b> <var>69</var>;	 <i>// "f0"</i></td></tr>
<tr><th id="131">131</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="132">132</th><td>        <b>return</b> <var>70</var>;	 <i>// "f1"</i></td></tr>
<tr><th id="133">133</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="134">134</th><td>        <b>return</b> <var>71</var>;	 <i>// "f2"</i></td></tr>
<tr><th id="135">135</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="136">136</th><td>        <b>return</b> <var>72</var>;	 <i>// "f3"</i></td></tr>
<tr><th id="137">137</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="138">138</th><td>        <b>return</b> <var>73</var>;	 <i>// "f4"</i></td></tr>
<tr><th id="139">139</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="140">140</th><td>        <b>return</b> <var>74</var>;	 <i>// "f5"</i></td></tr>
<tr><th id="141">141</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="142">142</th><td>        <b>return</b> <var>75</var>;	 <i>// "f6"</i></td></tr>
<tr><th id="143">143</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="144">144</th><td>        <b>return</b> <var>76</var>;	 <i>// "f7"</i></td></tr>
<tr><th id="145">145</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="146">146</th><td>        <b>return</b> <var>77</var>;	 <i>// "f8"</i></td></tr>
<tr><th id="147">147</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="148">148</th><td>        <b>return</b> <var>78</var>;	 <i>// "f9"</i></td></tr>
<tr><th id="149">149</th><td>      }</td></tr>
<tr><th id="150">150</th><td>      <b>break</b>;</td></tr>
<tr><th id="151">151</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 21 strings to match.</i></td></tr>
<tr><th id="152">152</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="153">153</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="154">154</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="155">155</th><td>        <b>return</b> <var>5</var>;	 <i>// "v0"</i></td></tr>
<tr><th id="156">156</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="157">157</th><td>        <b>return</b> <var>6</var>;	 <i>// "v1"</i></td></tr>
<tr><th id="158">158</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="159">159</th><td>        <b>return</b> <var>7</var>;	 <i>// "v2"</i></td></tr>
<tr><th id="160">160</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="161">161</th><td>        <b>return</b> <var>8</var>;	 <i>// "v3"</i></td></tr>
<tr><th id="162">162</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="163">163</th><td>        <b>return</b> <var>9</var>;	 <i>// "v4"</i></td></tr>
<tr><th id="164">164</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="165">165</th><td>        <b>return</b> <var>10</var>;	 <i>// "v5"</i></td></tr>
<tr><th id="166">166</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="167">167</th><td>        <b>return</b> <var>11</var>;	 <i>// "v6"</i></td></tr>
<tr><th id="168">168</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="169">169</th><td>        <b>return</b> <var>12</var>;	 <i>// "v7"</i></td></tr>
<tr><th id="170">170</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="171">171</th><td>        <b>return</b> <var>13</var>;	 <i>// "v8"</i></td></tr>
<tr><th id="172">172</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="173">173</th><td>        <b>return</b> <var>14</var>;	 <i>// "v9"</i></td></tr>
<tr><th id="174">174</th><td>      <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="175">175</th><td>        <b>return</b> <var>1</var>;	 <i>// "vl"</i></td></tr>
<tr><th id="176">176</th><td>      }</td></tr>
<tr><th id="177">177</th><td>      <b>break</b>;</td></tr>
<tr><th id="178">178</th><td>    <b>case</b> <kbd>'x'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="179">179</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="180">180</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="181">181</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="182">182</th><td>        <b>return</b> <var>37</var>;	 <i>// "x0"</i></td></tr>
<tr><th id="183">183</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="184">184</th><td>        <b>return</b> <var>38</var>;	 <i>// "x1"</i></td></tr>
<tr><th id="185">185</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="186">186</th><td>        <b>return</b> <var>39</var>;	 <i>// "x2"</i></td></tr>
<tr><th id="187">187</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="188">188</th><td>        <b>return</b> <var>40</var>;	 <i>// "x3"</i></td></tr>
<tr><th id="189">189</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="190">190</th><td>        <b>return</b> <var>41</var>;	 <i>// "x4"</i></td></tr>
<tr><th id="191">191</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="192">192</th><td>        <b>return</b> <var>42</var>;	 <i>// "x5"</i></td></tr>
<tr><th id="193">193</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="194">194</th><td>        <b>return</b> <var>43</var>;	 <i>// "x6"</i></td></tr>
<tr><th id="195">195</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="196">196</th><td>        <b>return</b> <var>44</var>;	 <i>// "x7"</i></td></tr>
<tr><th id="197">197</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="198">198</th><td>        <b>return</b> <var>45</var>;	 <i>// "x8"</i></td></tr>
<tr><th id="199">199</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="200">200</th><td>        <b>return</b> <var>46</var>;	 <i>// "x9"</i></td></tr>
<tr><th id="201">201</th><td>      }</td></tr>
<tr><th id="202">202</th><td>      <b>break</b>;</td></tr>
<tr><th id="203">203</th><td>    }</td></tr>
<tr><th id="204">204</th><td>    <b>break</b>;</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <var>3</var>:	 <i>// 128 strings to match.</i></td></tr>
<tr><th id="206">206</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="207">207</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="208">208</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 66 strings to match.</i></td></tr>
<tr><th id="209">209</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="210">210</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="211">211</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 30 strings to match.</i></td></tr>
<tr><th id="212">212</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="213">213</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="214">214</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="215">215</th><td>          <b>return</b> <var>79</var>;	 <i>// "f10"</i></td></tr>
<tr><th id="216">216</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="217">217</th><td>          <b>return</b> <var>80</var>;	 <i>// "f11"</i></td></tr>
<tr><th id="218">218</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="219">219</th><td>          <b>return</b> <var>81</var>;	 <i>// "f12"</i></td></tr>
<tr><th id="220">220</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="221">221</th><td>          <b>return</b> <var>82</var>;	 <i>// "f13"</i></td></tr>
<tr><th id="222">222</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="223">223</th><td>          <b>return</b> <var>83</var>;	 <i>// "f14"</i></td></tr>
<tr><th id="224">224</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="225">225</th><td>          <b>return</b> <var>84</var>;	 <i>// "f15"</i></td></tr>
<tr><th id="226">226</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="227">227</th><td>          <b>return</b> <var>85</var>;	 <i>// "f16"</i></td></tr>
<tr><th id="228">228</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="229">229</th><td>          <b>return</b> <var>86</var>;	 <i>// "f17"</i></td></tr>
<tr><th id="230">230</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="231">231</th><td>          <b>return</b> <var>87</var>;	 <i>// "f18"</i></td></tr>
<tr><th id="232">232</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="233">233</th><td>          <b>return</b> <var>88</var>;	 <i>// "f19"</i></td></tr>
<tr><th id="234">234</th><td>        }</td></tr>
<tr><th id="235">235</th><td>        <b>break</b>;</td></tr>
<tr><th id="236">236</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 30 strings to match.</i></td></tr>
<tr><th id="237">237</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="238">238</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="239">239</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="240">240</th><td>          <b>return</b> <var>89</var>;	 <i>// "f20"</i></td></tr>
<tr><th id="241">241</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="242">242</th><td>          <b>return</b> <var>90</var>;	 <i>// "f21"</i></td></tr>
<tr><th id="243">243</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="244">244</th><td>          <b>return</b> <var>91</var>;	 <i>// "f22"</i></td></tr>
<tr><th id="245">245</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="246">246</th><td>          <b>return</b> <var>92</var>;	 <i>// "f23"</i></td></tr>
<tr><th id="247">247</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="248">248</th><td>          <b>return</b> <var>93</var>;	 <i>// "f24"</i></td></tr>
<tr><th id="249">249</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="250">250</th><td>          <b>return</b> <var>94</var>;	 <i>// "f25"</i></td></tr>
<tr><th id="251">251</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="252">252</th><td>          <b>return</b> <var>95</var>;	 <i>// "f26"</i></td></tr>
<tr><th id="253">253</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="254">254</th><td>          <b>return</b> <var>96</var>;	 <i>// "f27"</i></td></tr>
<tr><th id="255">255</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="256">256</th><td>          <b>return</b> <var>97</var>;	 <i>// "f28"</i></td></tr>
<tr><th id="257">257</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="258">258</th><td>          <b>return</b> <var>98</var>;	 <i>// "f29"</i></td></tr>
<tr><th id="259">259</th><td>        }</td></tr>
<tr><th id="260">260</th><td>        <b>break</b>;</td></tr>
<tr><th id="261">261</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="262">262</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="263">263</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="264">264</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="265">265</th><td>          <b>return</b> <var>99</var>;	 <i>// "f30"</i></td></tr>
<tr><th id="266">266</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="267">267</th><td>          <b>return</b> <var>100</var>;	 <i>// "f31"</i></td></tr>
<tr><th id="268">268</th><td>        }</td></tr>
<tr><th id="269">269</th><td>        <b>break</b>;</td></tr>
<tr><th id="270">270</th><td>      }</td></tr>
<tr><th id="271">271</th><td>      <b>break</b>;</td></tr>
<tr><th id="272">272</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 40 strings to match.</i></td></tr>
<tr><th id="273">273</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="274">274</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="275">275</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 18 strings to match.</i></td></tr>
<tr><th id="276">276</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="277">277</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="278">278</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="279">279</th><td>          <b>return</b> <var>15</var>;	 <i>// "v10"</i></td></tr>
<tr><th id="280">280</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="281">281</th><td>          <b>return</b> <var>16</var>;	 <i>// "v11"</i></td></tr>
<tr><th id="282">282</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="283">283</th><td>          <b>return</b> <var>17</var>;	 <i>// "v12"</i></td></tr>
<tr><th id="284">284</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="285">285</th><td>          <b>return</b> <var>18</var>;	 <i>// "v13"</i></td></tr>
<tr><th id="286">286</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="287">287</th><td>          <b>return</b> <var>19</var>;	 <i>// "v14"</i></td></tr>
<tr><th id="288">288</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="289">289</th><td>          <b>return</b> <var>20</var>;	 <i>// "v15"</i></td></tr>
<tr><th id="290">290</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="291">291</th><td>          <b>return</b> <var>21</var>;	 <i>// "v16"</i></td></tr>
<tr><th id="292">292</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="293">293</th><td>          <b>return</b> <var>22</var>;	 <i>// "v17"</i></td></tr>
<tr><th id="294">294</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="295">295</th><td>          <b>return</b> <var>23</var>;	 <i>// "v18"</i></td></tr>
<tr><th id="296">296</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="297">297</th><td>          <b>return</b> <var>24</var>;	 <i>// "v19"</i></td></tr>
<tr><th id="298">298</th><td>        }</td></tr>
<tr><th id="299">299</th><td>        <b>break</b>;</td></tr>
<tr><th id="300">300</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 19 strings to match.</i></td></tr>
<tr><th id="301">301</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="302">302</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="303">303</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="304">304</th><td>          <b>return</b> <var>25</var>;	 <i>// "v20"</i></td></tr>
<tr><th id="305">305</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="306">306</th><td>          <b>return</b> <var>26</var>;	 <i>// "v21"</i></td></tr>
<tr><th id="307">307</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="308">308</th><td>          <b>return</b> <var>27</var>;	 <i>// "v22"</i></td></tr>
<tr><th id="309">309</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="310">310</th><td>          <b>return</b> <var>28</var>;	 <i>// "v23"</i></td></tr>
<tr><th id="311">311</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="312">312</th><td>          <b>return</b> <var>29</var>;	 <i>// "v24"</i></td></tr>
<tr><th id="313">313</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="314">314</th><td>          <b>return</b> <var>30</var>;	 <i>// "v25"</i></td></tr>
<tr><th id="315">315</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="316">316</th><td>          <b>return</b> <var>31</var>;	 <i>// "v26"</i></td></tr>
<tr><th id="317">317</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="318">318</th><td>          <b>return</b> <var>32</var>;	 <i>// "v27"</i></td></tr>
<tr><th id="319">319</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="320">320</th><td>          <b>return</b> <var>33</var>;	 <i>// "v28"</i></td></tr>
<tr><th id="321">321</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="322">322</th><td>          <b>return</b> <var>34</var>;	 <i>// "v29"</i></td></tr>
<tr><th id="323">323</th><td>        }</td></tr>
<tr><th id="324">324</th><td>        <b>break</b>;</td></tr>
<tr><th id="325">325</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="326">326</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="327">327</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="328">328</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="329">329</th><td>          <b>return</b> <var>35</var>;	 <i>// "v30"</i></td></tr>
<tr><th id="330">330</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="331">331</th><td>          <b>return</b> <var>36</var>;	 <i>// "v31"</i></td></tr>
<tr><th id="332">332</th><td>        }</td></tr>
<tr><th id="333">333</th><td>        <b>break</b>;</td></tr>
<tr><th id="334">334</th><td>      }</td></tr>
<tr><th id="335">335</th><td>      <b>break</b>;</td></tr>
<tr><th id="336">336</th><td>    <b>case</b> <kbd>'x'</kbd>:	 <i>// 22 strings to match.</i></td></tr>
<tr><th id="337">337</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="338">338</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="339">339</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="340">340</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="341">341</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="342">342</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="343">343</th><td>          <b>return</b> <var>47</var>;	 <i>// "x10"</i></td></tr>
<tr><th id="344">344</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="345">345</th><td>          <b>return</b> <var>48</var>;	 <i>// "x11"</i></td></tr>
<tr><th id="346">346</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="347">347</th><td>          <b>return</b> <var>49</var>;	 <i>// "x12"</i></td></tr>
<tr><th id="348">348</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="349">349</th><td>          <b>return</b> <var>50</var>;	 <i>// "x13"</i></td></tr>
<tr><th id="350">350</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="351">351</th><td>          <b>return</b> <var>51</var>;	 <i>// "x14"</i></td></tr>
<tr><th id="352">352</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="353">353</th><td>          <b>return</b> <var>52</var>;	 <i>// "x15"</i></td></tr>
<tr><th id="354">354</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="355">355</th><td>          <b>return</b> <var>53</var>;	 <i>// "x16"</i></td></tr>
<tr><th id="356">356</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="357">357</th><td>          <b>return</b> <var>54</var>;	 <i>// "x17"</i></td></tr>
<tr><th id="358">358</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="359">359</th><td>          <b>return</b> <var>55</var>;	 <i>// "x18"</i></td></tr>
<tr><th id="360">360</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="361">361</th><td>          <b>return</b> <var>56</var>;	 <i>// "x19"</i></td></tr>
<tr><th id="362">362</th><td>        }</td></tr>
<tr><th id="363">363</th><td>        <b>break</b>;</td></tr>
<tr><th id="364">364</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="365">365</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="366">366</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="367">367</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="368">368</th><td>          <b>return</b> <var>57</var>;	 <i>// "x20"</i></td></tr>
<tr><th id="369">369</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="370">370</th><td>          <b>return</b> <var>58</var>;	 <i>// "x21"</i></td></tr>
<tr><th id="371">371</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="372">372</th><td>          <b>return</b> <var>59</var>;	 <i>// "x22"</i></td></tr>
<tr><th id="373">373</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="374">374</th><td>          <b>return</b> <var>60</var>;	 <i>// "x23"</i></td></tr>
<tr><th id="375">375</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="376">376</th><td>          <b>return</b> <var>61</var>;	 <i>// "x24"</i></td></tr>
<tr><th id="377">377</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="378">378</th><td>          <b>return</b> <var>62</var>;	 <i>// "x25"</i></td></tr>
<tr><th id="379">379</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="380">380</th><td>          <b>return</b> <var>63</var>;	 <i>// "x26"</i></td></tr>
<tr><th id="381">381</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="382">382</th><td>          <b>return</b> <var>64</var>;	 <i>// "x27"</i></td></tr>
<tr><th id="383">383</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="384">384</th><td>          <b>return</b> <var>65</var>;	 <i>// "x28"</i></td></tr>
<tr><th id="385">385</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="386">386</th><td>          <b>return</b> <var>66</var>;	 <i>// "x29"</i></td></tr>
<tr><th id="387">387</th><td>        }</td></tr>
<tr><th id="388">388</th><td>        <b>break</b>;</td></tr>
<tr><th id="389">389</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="390">390</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="391">391</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="392">392</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="393">393</th><td>          <b>return</b> <var>67</var>;	 <i>// "x30"</i></td></tr>
<tr><th id="394">394</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="395">395</th><td>          <b>return</b> <var>68</var>;	 <i>// "x31"</i></td></tr>
<tr><th id="396">396</th><td>        }</td></tr>
<tr><th id="397">397</th><td>        <b>break</b>;</td></tr>
<tr><th id="398">398</th><td>      }</td></tr>
<tr><th id="399">399</th><td>      <b>break</b>;</td></tr>
<tr><th id="400">400</th><td>    }</td></tr>
<tr><th id="401">401</th><td>    <b>break</b>;</td></tr>
<tr><th id="402">402</th><td>  <b>case</b> <var>4</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="403">403</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"vxrm"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="404">404</th><td>      <b>break</b>;</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <var>3</var>;	 <i>// "vxrm"</i></td></tr>
<tr><th id="406">406</th><td>  <b>case</b> <var>5</var>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="407">407</th><td>    <b>if</b> (Name[<var>0</var>] != <kbd>'v'</kbd>)</td></tr>
<tr><th id="408">408</th><td>      <b>break</b>;</td></tr>
<tr><th id="409">409</th><td>    <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="410">410</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="411">411</th><td>    <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="412">412</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"ype"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="413">413</th><td>        <b>break</b>;</td></tr>
<tr><th id="414">414</th><td>      <b>return</b> <var>2</var>;	 <i>// "vtype"</i></td></tr>
<tr><th id="415">415</th><td>    <b>case</b> <kbd>'x'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="416">416</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"sat"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="417">417</th><td>        <b>break</b>;</td></tr>
<tr><th id="418">418</th><td>      <b>return</b> <var>4</var>;	 <i>// "vxsat"</i></td></tr>
<tr><th id="419">419</th><td>    }</td></tr>
<tr><th id="420">420</th><td>    <b>break</b>;</td></tr>
<tr><th id="421">421</th><td>  }</td></tr>
<tr><th id="422">422</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><em>static</em> <em>unsigned</em> MatchRegisterAltName(StringRef Name) {</td></tr>
<tr><th id="426">426</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="427">427</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> <var>2</var>:	 <i>// 139 strings to match.</i></td></tr>
<tr><th id="429">429</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="430">430</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="431">431</th><td>    <b>case</b> <kbd>'a'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="432">432</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="433">433</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="434">434</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="435">435</th><td>        <b>return</b> <var>47</var>;	 <i>// "a0"</i></td></tr>
<tr><th id="436">436</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="437">437</th><td>        <b>return</b> <var>48</var>;	 <i>// "a1"</i></td></tr>
<tr><th id="438">438</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="439">439</th><td>        <b>return</b> <var>49</var>;	 <i>// "a2"</i></td></tr>
<tr><th id="440">440</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="441">441</th><td>        <b>return</b> <var>50</var>;	 <i>// "a3"</i></td></tr>
<tr><th id="442">442</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="443">443</th><td>        <b>return</b> <var>51</var>;	 <i>// "a4"</i></td></tr>
<tr><th id="444">444</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="445">445</th><td>        <b>return</b> <var>52</var>;	 <i>// "a5"</i></td></tr>
<tr><th id="446">446</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="447">447</th><td>        <b>return</b> <var>53</var>;	 <i>// "a6"</i></td></tr>
<tr><th id="448">448</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="449">449</th><td>        <b>return</b> <var>54</var>;	 <i>// "a7"</i></td></tr>
<tr><th id="450">450</th><td>      }</td></tr>
<tr><th id="451">451</th><td>      <b>break</b>;</td></tr>
<tr><th id="452">452</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="453">453</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'p'</kbd>)</td></tr>
<tr><th id="454">454</th><td>        <b>break</b>;</td></tr>
<tr><th id="455">455</th><td>      <b>return</b> <var>45</var>;	 <i>// "fp"</i></td></tr>
<tr><th id="456">456</th><td>    <b>case</b> <kbd>'g'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="457">457</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'p'</kbd>)</td></tr>
<tr><th id="458">458</th><td>        <b>break</b>;</td></tr>
<tr><th id="459">459</th><td>      <b>return</b> <var>40</var>;	 <i>// "gp"</i></td></tr>
<tr><th id="460">460</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="461">461</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="462">462</th><td>        <b>break</b>;</td></tr>
<tr><th id="463">463</th><td>      <b>return</b> <var>38</var>;	 <i>// "ra"</i></td></tr>
<tr><th id="464">464</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 11 strings to match.</i></td></tr>
<tr><th id="465">465</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="466">466</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="467">467</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="468">468</th><td>        <b>return</b> <var>45</var>;	 <i>// "s0"</i></td></tr>
<tr><th id="469">469</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="470">470</th><td>        <b>return</b> <var>46</var>;	 <i>// "s1"</i></td></tr>
<tr><th id="471">471</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="472">472</th><td>        <b>return</b> <var>55</var>;	 <i>// "s2"</i></td></tr>
<tr><th id="473">473</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="474">474</th><td>        <b>return</b> <var>56</var>;	 <i>// "s3"</i></td></tr>
<tr><th id="475">475</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="476">476</th><td>        <b>return</b> <var>57</var>;	 <i>// "s4"</i></td></tr>
<tr><th id="477">477</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="478">478</th><td>        <b>return</b> <var>58</var>;	 <i>// "s5"</i></td></tr>
<tr><th id="479">479</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="480">480</th><td>        <b>return</b> <var>59</var>;	 <i>// "s6"</i></td></tr>
<tr><th id="481">481</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="482">482</th><td>        <b>return</b> <var>60</var>;	 <i>// "s7"</i></td></tr>
<tr><th id="483">483</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="484">484</th><td>        <b>return</b> <var>61</var>;	 <i>// "s8"</i></td></tr>
<tr><th id="485">485</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="486">486</th><td>        <b>return</b> <var>62</var>;	 <i>// "s9"</i></td></tr>
<tr><th id="487">487</th><td>      <b>case</b> <kbd>'p'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="488">488</th><td>        <b>return</b> <var>39</var>;	 <i>// "sp"</i></td></tr>
<tr><th id="489">489</th><td>      }</td></tr>
<tr><th id="490">490</th><td>      <b>break</b>;</td></tr>
<tr><th id="491">491</th><td>    <b>case</b> <kbd>'t'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="492">492</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="493">493</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="494">494</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="495">495</th><td>        <b>return</b> <var>42</var>;	 <i>// "t0"</i></td></tr>
<tr><th id="496">496</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="497">497</th><td>        <b>return</b> <var>43</var>;	 <i>// "t1"</i></td></tr>
<tr><th id="498">498</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="499">499</th><td>        <b>return</b> <var>44</var>;	 <i>// "t2"</i></td></tr>
<tr><th id="500">500</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="501">501</th><td>        <b>return</b> <var>65</var>;	 <i>// "t3"</i></td></tr>
<tr><th id="502">502</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="503">503</th><td>        <b>return</b> <var>66</var>;	 <i>// "t4"</i></td></tr>
<tr><th id="504">504</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="505">505</th><td>        <b>return</b> <var>67</var>;	 <i>// "t5"</i></td></tr>
<tr><th id="506">506</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="507">507</th><td>        <b>return</b> <var>68</var>;	 <i>// "t6"</i></td></tr>
<tr><th id="508">508</th><td>      <b>case</b> <kbd>'p'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="509">509</th><td>        <b>return</b> <var>41</var>;	 <i>// "tp"</i></td></tr>
<tr><th id="510">510</th><td>      }</td></tr>
<tr><th id="511">511</th><td>      <b>break</b>;</td></tr>
<tr><th id="512">512</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 109 strings to match.</i></td></tr>
<tr><th id="513">513</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="514">514</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="515">515</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 15 strings to match.</i></td></tr>
<tr><th id="516">516</th><td>        <b>return</b> <var>5</var>;	 <i>// "v0"</i></td></tr>
<tr><th id="517">517</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="518">518</th><td>        <b>return</b> <var>6</var>;	 <i>// "v1"</i></td></tr>
<tr><th id="519">519</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="520">520</th><td>        <b>return</b> <var>7</var>;	 <i>// "v2"</i></td></tr>
<tr><th id="521">521</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="522">522</th><td>        <b>return</b> <var>8</var>;	 <i>// "v3"</i></td></tr>
<tr><th id="523">523</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 14 strings to match.</i></td></tr>
<tr><th id="524">524</th><td>        <b>return</b> <var>9</var>;	 <i>// "v4"</i></td></tr>
<tr><th id="525">525</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="526">526</th><td>        <b>return</b> <var>10</var>;	 <i>// "v5"</i></td></tr>
<tr><th id="527">527</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="528">528</th><td>        <b>return</b> <var>11</var>;	 <i>// "v6"</i></td></tr>
<tr><th id="529">529</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="530">530</th><td>        <b>return</b> <var>12</var>;	 <i>// "v7"</i></td></tr>
<tr><th id="531">531</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 15 strings to match.</i></td></tr>
<tr><th id="532">532</th><td>        <b>return</b> <var>13</var>;	 <i>// "v8"</i></td></tr>
<tr><th id="533">533</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="534">534</th><td>        <b>return</b> <var>14</var>;	 <i>// "v9"</i></td></tr>
<tr><th id="535">535</th><td>      <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="536">536</th><td>        <b>return</b> <var>1</var>;	 <i>// "vl"</i></td></tr>
<tr><th id="537">537</th><td>      }</td></tr>
<tr><th id="538">538</th><td>      <b>break</b>;</td></tr>
<tr><th id="539">539</th><td>    }</td></tr>
<tr><th id="540">540</th><td>    <b>break</b>;</td></tr>
<tr><th id="541">541</th><td>  <b>case</b> <var>3</var>:	 <i>// 283 strings to match.</i></td></tr>
<tr><th id="542">542</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="543">543</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="544">544</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 84 strings to match.</i></td></tr>
<tr><th id="545">545</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="546">546</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="547">547</th><td>      <b>case</b> <kbd>'a'</kbd>:	 <i>// 24 strings to match.</i></td></tr>
<tr><th id="548">548</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="549">549</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="550">550</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="551">551</th><td>          <b>return</b> <var>79</var>;	 <i>// "fa0"</i></td></tr>
<tr><th id="552">552</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="553">553</th><td>          <b>return</b> <var>80</var>;	 <i>// "fa1"</i></td></tr>
<tr><th id="554">554</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="555">555</th><td>          <b>return</b> <var>81</var>;	 <i>// "fa2"</i></td></tr>
<tr><th id="556">556</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="557">557</th><td>          <b>return</b> <var>82</var>;	 <i>// "fa3"</i></td></tr>
<tr><th id="558">558</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="559">559</th><td>          <b>return</b> <var>83</var>;	 <i>// "fa4"</i></td></tr>
<tr><th id="560">560</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="561">561</th><td>          <b>return</b> <var>84</var>;	 <i>// "fa5"</i></td></tr>
<tr><th id="562">562</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="563">563</th><td>          <b>return</b> <var>85</var>;	 <i>// "fa6"</i></td></tr>
<tr><th id="564">564</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="565">565</th><td>          <b>return</b> <var>86</var>;	 <i>// "fa7"</i></td></tr>
<tr><th id="566">566</th><td>        }</td></tr>
<tr><th id="567">567</th><td>        <b>break</b>;</td></tr>
<tr><th id="568">568</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 30 strings to match.</i></td></tr>
<tr><th id="569">569</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="570">570</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="571">571</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="572">572</th><td>          <b>return</b> <var>77</var>;	 <i>// "fs0"</i></td></tr>
<tr><th id="573">573</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="574">574</th><td>          <b>return</b> <var>78</var>;	 <i>// "fs1"</i></td></tr>
<tr><th id="575">575</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="576">576</th><td>          <b>return</b> <var>87</var>;	 <i>// "fs2"</i></td></tr>
<tr><th id="577">577</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="578">578</th><td>          <b>return</b> <var>88</var>;	 <i>// "fs3"</i></td></tr>
<tr><th id="579">579</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="580">580</th><td>          <b>return</b> <var>89</var>;	 <i>// "fs4"</i></td></tr>
<tr><th id="581">581</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="582">582</th><td>          <b>return</b> <var>90</var>;	 <i>// "fs5"</i></td></tr>
<tr><th id="583">583</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="584">584</th><td>          <b>return</b> <var>91</var>;	 <i>// "fs6"</i></td></tr>
<tr><th id="585">585</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="586">586</th><td>          <b>return</b> <var>92</var>;	 <i>// "fs7"</i></td></tr>
<tr><th id="587">587</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="588">588</th><td>          <b>return</b> <var>93</var>;	 <i>// "fs8"</i></td></tr>
<tr><th id="589">589</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="590">590</th><td>          <b>return</b> <var>94</var>;	 <i>// "fs9"</i></td></tr>
<tr><th id="591">591</th><td>        }</td></tr>
<tr><th id="592">592</th><td>        <b>break</b>;</td></tr>
<tr><th id="593">593</th><td>      <b>case</b> <kbd>'t'</kbd>:	 <i>// 30 strings to match.</i></td></tr>
<tr><th id="594">594</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="595">595</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="596">596</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="597">597</th><td>          <b>return</b> <var>69</var>;	 <i>// "ft0"</i></td></tr>
<tr><th id="598">598</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="599">599</th><td>          <b>return</b> <var>70</var>;	 <i>// "ft1"</i></td></tr>
<tr><th id="600">600</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="601">601</th><td>          <b>return</b> <var>71</var>;	 <i>// "ft2"</i></td></tr>
<tr><th id="602">602</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="603">603</th><td>          <b>return</b> <var>72</var>;	 <i>// "ft3"</i></td></tr>
<tr><th id="604">604</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="605">605</th><td>          <b>return</b> <var>73</var>;	 <i>// "ft4"</i></td></tr>
<tr><th id="606">606</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="607">607</th><td>          <b>return</b> <var>74</var>;	 <i>// "ft5"</i></td></tr>
<tr><th id="608">608</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="609">609</th><td>          <b>return</b> <var>75</var>;	 <i>// "ft6"</i></td></tr>
<tr><th id="610">610</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="611">611</th><td>          <b>return</b> <var>76</var>;	 <i>// "ft7"</i></td></tr>
<tr><th id="612">612</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="613">613</th><td>          <b>return</b> <var>97</var>;	 <i>// "ft8"</i></td></tr>
<tr><th id="614">614</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="615">615</th><td>          <b>return</b> <var>98</var>;	 <i>// "ft9"</i></td></tr>
<tr><th id="616">616</th><td>        }</td></tr>
<tr><th id="617">617</th><td>        <b>break</b>;</td></tr>
<tr><th id="618">618</th><td>      }</td></tr>
<tr><th id="619">619</th><td>      <b>break</b>;</td></tr>
<tr><th id="620">620</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="621">621</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'1'</kbd>)</td></tr>
<tr><th id="622">622</th><td>        <b>break</b>;</td></tr>
<tr><th id="623">623</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="624">624</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="625">625</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="626">626</th><td>        <b>return</b> <var>63</var>;	 <i>// "s10"</i></td></tr>
<tr><th id="627">627</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="628">628</th><td>        <b>return</b> <var>64</var>;	 <i>// "s11"</i></td></tr>
<tr><th id="629">629</th><td>      }</td></tr>
<tr><th id="630">630</th><td>      <b>break</b>;</td></tr>
<tr><th id="631">631</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 197 strings to match.</i></td></tr>
<tr><th id="632">632</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="633">633</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="634">634</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 105 strings to match.</i></td></tr>
<tr><th id="635">635</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="636">636</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="637">637</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="638">638</th><td>          <b>return</b> <var>15</var>;	 <i>// "v10"</i></td></tr>
<tr><th id="639">639</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="640">640</th><td>          <b>return</b> <var>16</var>;	 <i>// "v11"</i></td></tr>
<tr><th id="641">641</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 14 strings to match.</i></td></tr>
<tr><th id="642">642</th><td>          <b>return</b> <var>17</var>;	 <i>// "v12"</i></td></tr>
<tr><th id="643">643</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="644">644</th><td>          <b>return</b> <var>18</var>;	 <i>// "v13"</i></td></tr>
<tr><th id="645">645</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="646">646</th><td>          <b>return</b> <var>19</var>;	 <i>// "v14"</i></td></tr>
<tr><th id="647">647</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="648">648</th><td>          <b>return</b> <var>20</var>;	 <i>// "v15"</i></td></tr>
<tr><th id="649">649</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 15 strings to match.</i></td></tr>
<tr><th id="650">650</th><td>          <b>return</b> <var>21</var>;	 <i>// "v16"</i></td></tr>
<tr><th id="651">651</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="652">652</th><td>          <b>return</b> <var>22</var>;	 <i>// "v17"</i></td></tr>
<tr><th id="653">653</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="654">654</th><td>          <b>return</b> <var>23</var>;	 <i>// "v18"</i></td></tr>
<tr><th id="655">655</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="656">656</th><td>          <b>return</b> <var>24</var>;	 <i>// "v19"</i></td></tr>
<tr><th id="657">657</th><td>        }</td></tr>
<tr><th id="658">658</th><td>        <b>break</b>;</td></tr>
<tr><th id="659">659</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 88 strings to match.</i></td></tr>
<tr><th id="660">660</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="661">661</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="662">662</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 14 strings to match.</i></td></tr>
<tr><th id="663">663</th><td>          <b>return</b> <var>25</var>;	 <i>// "v20"</i></td></tr>
<tr><th id="664">664</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="665">665</th><td>          <b>return</b> <var>26</var>;	 <i>// "v21"</i></td></tr>
<tr><th id="666">666</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="667">667</th><td>          <b>return</b> <var>27</var>;	 <i>// "v22"</i></td></tr>
<tr><th id="668">668</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="669">669</th><td>          <b>return</b> <var>28</var>;	 <i>// "v23"</i></td></tr>
<tr><th id="670">670</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 15 strings to match.</i></td></tr>
<tr><th id="671">671</th><td>          <b>return</b> <var>29</var>;	 <i>// "v24"</i></td></tr>
<tr><th id="672">672</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 7 strings to match.</i></td></tr>
<tr><th id="673">673</th><td>          <b>return</b> <var>30</var>;	 <i>// "v25"</i></td></tr>
<tr><th id="674">674</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 9 strings to match.</i></td></tr>
<tr><th id="675">675</th><td>          <b>return</b> <var>31</var>;	 <i>// "v26"</i></td></tr>
<tr><th id="676">676</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 5 strings to match.</i></td></tr>
<tr><th id="677">677</th><td>          <b>return</b> <var>32</var>;	 <i>// "v27"</i></td></tr>
<tr><th id="678">678</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 7 strings to match.</i></td></tr>
<tr><th id="679">679</th><td>          <b>return</b> <var>33</var>;	 <i>// "v28"</i></td></tr>
<tr><th id="680">680</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="681">681</th><td>          <b>return</b> <var>34</var>;	 <i>// "v29"</i></td></tr>
<tr><th id="682">682</th><td>        }</td></tr>
<tr><th id="683">683</th><td>        <b>break</b>;</td></tr>
<tr><th id="684">684</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="685">685</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="686">686</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="687">687</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="688">688</th><td>          <b>return</b> <var>35</var>;	 <i>// "v30"</i></td></tr>
<tr><th id="689">689</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="690">690</th><td>          <b>return</b> <var>36</var>;	 <i>// "v31"</i></td></tr>
<tr><th id="691">691</th><td>        }</td></tr>
<tr><th id="692">692</th><td>        <b>break</b>;</td></tr>
<tr><th id="693">693</th><td>      }</td></tr>
<tr><th id="694">694</th><td>      <b>break</b>;</td></tr>
<tr><th id="695">695</th><td>    }</td></tr>
<tr><th id="696">696</th><td>    <b>break</b>;</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> <var>4</var>:	 <i>// 14 strings to match.</i></td></tr>
<tr><th id="698">698</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="699">699</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="700">700</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="701">701</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="702">702</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="703">703</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="704">704</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'1'</kbd>)</td></tr>
<tr><th id="705">705</th><td>          <b>break</b>;</td></tr>
<tr><th id="706">706</th><td>        <b>switch</b> (Name[<var>3</var>]) {</td></tr>
<tr><th id="707">707</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="708">708</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="709">709</th><td>          <b>return</b> <var>95</var>;	 <i>// "fs10"</i></td></tr>
<tr><th id="710">710</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="711">711</th><td>          <b>return</b> <var>96</var>;	 <i>// "fs11"</i></td></tr>
<tr><th id="712">712</th><td>        }</td></tr>
<tr><th id="713">713</th><td>        <b>break</b>;</td></tr>
<tr><th id="714">714</th><td>      <b>case</b> <kbd>'t'</kbd>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="715">715</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'1'</kbd>)</td></tr>
<tr><th id="716">716</th><td>          <b>break</b>;</td></tr>
<tr><th id="717">717</th><td>        <b>switch</b> (Name[<var>3</var>]) {</td></tr>
<tr><th id="718">718</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="719">719</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="720">720</th><td>          <b>return</b> <var>99</var>;	 <i>// "ft10"</i></td></tr>
<tr><th id="721">721</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="722">722</th><td>          <b>return</b> <var>100</var>;	 <i>// "ft11"</i></td></tr>
<tr><th id="723">723</th><td>        }</td></tr>
<tr><th id="724">724</th><td>        <b>break</b>;</td></tr>
<tr><th id="725">725</th><td>      }</td></tr>
<tr><th id="726">726</th><td>      <b>break</b>;</td></tr>
<tr><th id="727">727</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="728">728</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"xrm"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="729">729</th><td>        <b>break</b>;</td></tr>
<tr><th id="730">730</th><td>      <b>return</b> <var>3</var>;	 <i>// "vxrm"</i></td></tr>
<tr><th id="731">731</th><td>    <b>case</b> <kbd>'z'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="732">732</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"ero"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="733">733</th><td>        <b>break</b>;</td></tr>
<tr><th id="734">734</th><td>      <b>return</b> <var>37</var>;	 <i>// "zero"</i></td></tr>
<tr><th id="735">735</th><td>    }</td></tr>
<tr><th id="736">736</th><td>    <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>  <b>case</b> <var>5</var>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="738">738</th><td>    <b>if</b> (Name[<var>0</var>] != <kbd>'v'</kbd>)</td></tr>
<tr><th id="739">739</th><td>      <b>break</b>;</td></tr>
<tr><th id="740">740</th><td>    <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="741">741</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="742">742</th><td>    <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="743">743</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"ype"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="744">744</th><td>        <b>break</b>;</td></tr>
<tr><th id="745">745</th><td>      <b>return</b> <var>2</var>;	 <i>// "vtype"</i></td></tr>
<tr><th id="746">746</th><td>    <b>case</b> <kbd>'x'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="747">747</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"sat"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="748">748</th><td>        <b>break</b>;</td></tr>
<tr><th id="749">749</th><td>      <b>return</b> <var>4</var>;	 <i>// "vxsat"</i></td></tr>
<tr><th id="750">750</th><td>    }</td></tr>
<tr><th id="751">751</th><td>    <b>break</b>;</td></tr>
<tr><th id="752">752</th><td>  }</td></tr>
<tr><th id="753">753</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="754">754</th><td>}</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><u>#<span data-ppcond="87">endif</span> // GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><u>#<span data-ppcond="759">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGET_FEATURE_NAME">GET_SUBTARGET_FEATURE_NAME</span></u></td></tr>
<tr><th id="760">760</th><td><u>#undef GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td><i>// User-level names for subtarget features that participate in</i></td></tr>
<tr><th id="763">763</th><td><i>// instruction matching.</i></td></tr>
<tr><th id="764">764</th><td><em>static</em> <em>const</em> <em>char</em> *getSubtargetFeatureName(uint64_t Val) {</td></tr>
<tr><th id="765">765</th><td>  <b>switch</b>(Val) {</td></tr>
<tr><th id="766">766</th><td>  <b>case</b> Feature_HasStdExtMBit: <b>return</b> <q>"'M' (Integer Multiplication and Division)"</q>;</td></tr>
<tr><th id="767">767</th><td>  <b>case</b> Feature_HasStdExtABit: <b>return</b> <q>"'A' (Atomic Instructions)"</q>;</td></tr>
<tr><th id="768">768</th><td>  <b>case</b> Feature_HasStdExtFBit: <b>return</b> <q>"'F' (Single-Precision Floating-Point)"</q>;</td></tr>
<tr><th id="769">769</th><td>  <b>case</b> Feature_HasStdExtDBit: <b>return</b> <q>"'D' (Double-Precision Floating-Point)"</q>;</td></tr>
<tr><th id="770">770</th><td>  <b>case</b> Feature_HasStdExtZfhBit: <b>return</b> <q>"'Zfh' (Half-Precision Floating-Point)"</q>;</td></tr>
<tr><th id="771">771</th><td>  <b>case</b> Feature_HasStdExtCBit: <b>return</b> <q>"'C' (Compressed Instructions)"</q>;</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> Feature_HasStdExtZbaBit: <b>return</b> <q>"'Zba' (Address calculation 'B' Instructions)"</q>;</td></tr>
<tr><th id="773">773</th><td>  <b>case</b> Feature_HasStdExtZbbBit: <b>return</b> <q>"'Zbb' (Base 'B' Instructions)"</q>;</td></tr>
<tr><th id="774">774</th><td>  <b>case</b> Feature_HasStdExtZbcBit: <b>return</b> <q>"'Zbc' (Carry-Less 'B' Instructions)"</q>;</td></tr>
<tr><th id="775">775</th><td>  <b>case</b> Feature_HasStdExtZbeBit: <b>return</b> <q>"'Zbe' (Extract-Deposit 'B' Instructions)"</q>;</td></tr>
<tr><th id="776">776</th><td>  <b>case</b> Feature_HasStdExtZbfBit: <b>return</b> <q>"'Zbf' (Bit-Field 'B' Instructions)"</q>;</td></tr>
<tr><th id="777">777</th><td>  <b>case</b> Feature_HasStdExtZbmBit: <b>return</b> <q>"'Zbm' (Matrix 'B' Instructions)"</q>;</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> Feature_HasStdExtZbpBit: <b>return</b> <q>"'Zbp' (Permutation 'B' Instructions)"</q>;</td></tr>
<tr><th id="779">779</th><td>  <b>case</b> Feature_HasStdExtZbrBit: <b>return</b> <q>"'Zbr' (Polynomial Reduction 'B' Instructions)"</q>;</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> Feature_HasStdExtZbsBit: <b>return</b> <q>"'Zbs' (Single-Bit 'B' Instructions)"</q>;</td></tr>
<tr><th id="781">781</th><td>  <b>case</b> Feature_HasStdExtZbtBit: <b>return</b> <q>"'Zbt' (Ternary 'B' Instructions)"</q>;</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> Feature_HasStdExtZbbOrZbpBit: <b>return</b> <q>"'Zbb' (Base 'B' Instructions) or 'Zbp' (Permutation 'B' Instructions)"</q>;</td></tr>
<tr><th id="783">783</th><td>  <b>case</b> Feature_HasStdExtZbproposedcBit: <b>return</b> <q>"'Zbproposedc' (Proposed Compressed 'B' Instructions)"</q>;</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> Feature_HasStdExtBBit: <b>return</b> <q>"'B' (Bit Manipulation Instructions)"</q>;</td></tr>
<tr><th id="785">785</th><td>  <b>case</b> Feature_HasRVCHintsBit: <b>return</b> <q>"RVC Hint Instructions"</q>;</td></tr>
<tr><th id="786">786</th><td>  <b>case</b> Feature_HasStdExtVBit: <b>return</b> <q>"'V' (Vector Instructions)"</q>;</td></tr>
<tr><th id="787">787</th><td>  <b>case</b> Feature_HasStdExtZvlssegBit: <b>return</b> <q>"'Zvlsseg' (Vector segment load/store instructions)"</q>;</td></tr>
<tr><th id="788">788</th><td>  <b>case</b> Feature_HasStdExtZvamoBit: <b>return</b> <q>"'Zvamo'(Vector AMO Operations)"</q>;</td></tr>
<tr><th id="789">789</th><td>  <b>case</b> Feature_IsRV64Bit: <b>return</b> <q>"RV64I Base Instruction Set"</q>;</td></tr>
<tr><th id="790">790</th><td>  <b>case</b> Feature_IsRV32Bit: <b>return</b> <q>"RV32I Base Instruction Set"</q>;</td></tr>
<tr><th id="791">791</th><td>  <b>case</b> Feature_IsRV32EBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="792">792</th><td>  <b>default</b>: <b>return</b> <q>"(unknown)"</q>;</td></tr>
<tr><th id="793">793</th><td>  }</td></tr>
<tr><th id="794">794</th><td>}</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><u>#<span data-ppcond="759">endif</span> // GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#<span data-ppcond="799">ifdef</span> <span class="macro" data-ref="_M/GET_MATCHER_IMPLEMENTATION">GET_MATCHER_IMPLEMENTATION</span></u></td></tr>
<tr><th id="800">800</th><td><u>#undef GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><em>static</em> <em>void</em> applyMnemonicAliases(StringRef &amp;Mnemonic, <em>const</em> FeatureBitset &amp;Features, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="803">803</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="804">804</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="805">805</th><td>      <b>switch</b> (Mnemonic.size()) {</td></tr>
<tr><th id="806">806</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="807">807</th><td>      <b>case</b> <var>4</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="808">808</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"move"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="809">809</th><td>          <b>break</b>;</td></tr>
<tr><th id="810">810</th><td>        Mnemonic = <q>"mv"</q>;	 <i>// "move"</i></td></tr>
<tr><th id="811">811</th><td>        <b>return</b>;</td></tr>
<tr><th id="812">812</th><td>      <b>case</b> <var>5</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="813">813</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"scall"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="814">814</th><td>          <b>break</b>;</td></tr>
<tr><th id="815">815</th><td>        Mnemonic = <q>"ecall"</q>;	 <i>// "scall"</i></td></tr>
<tr><th id="816">816</th><td>        <b>return</b>;</td></tr>
<tr><th id="817">817</th><td>      <b>case</b> <var>6</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="818">818</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"sbreak"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="819">819</th><td>          <b>break</b>;</td></tr>
<tr><th id="820">820</th><td>        Mnemonic = <q>"ebreak"</q>;	 <i>// "sbreak"</i></td></tr>
<tr><th id="821">821</th><td>        <b>return</b>;</td></tr>
<tr><th id="822">822</th><td>      <b>case</b> <var>7</var>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="823">823</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"fmv."</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="824">824</th><td>          <b>break</b>;</td></tr>
<tr><th id="825">825</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="826">826</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="827">827</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="828">828</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>".x"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="829">829</th><td>            <b>break</b>;</td></tr>
<tr><th id="830">830</th><td>          <b>if</b> (Features.test(Feature_HasStdExtFBit))	 <i>// "fmv.s.x"</i></td></tr>
<tr><th id="831">831</th><td>            Mnemonic = <q>"fmv.w.x"</q>;</td></tr>
<tr><th id="832">832</th><td>          <b>return</b>;</td></tr>
<tr><th id="833">833</th><td>        <b>case</b> <kbd>'x'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="834">834</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>".s"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="835">835</th><td>            <b>break</b>;</td></tr>
<tr><th id="836">836</th><td>          <b>if</b> (Features.test(Feature_HasStdExtFBit))	 <i>// "fmv.x.s"</i></td></tr>
<tr><th id="837">837</th><td>            Mnemonic = <q>"fmv.x.w"</q>;</td></tr>
<tr><th id="838">838</th><td>          <b>return</b>;</td></tr>
<tr><th id="839">839</th><td>        }</td></tr>
<tr><th id="840">840</th><td>        <b>break</b>;</td></tr>
<tr><th id="841">841</th><td>      }</td></tr>
<tr><th id="842">842</th><td>    <b>break</b>;</td></tr>
<tr><th id="843">843</th><td>  }</td></tr>
<tr><th id="844">844</th><td>  <b>switch</b> (Mnemonic.size()) {</td></tr>
<tr><th id="845">845</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> <var>4</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="847">847</th><td>    <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"move"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="848">848</th><td>      <b>break</b>;</td></tr>
<tr><th id="849">849</th><td>    Mnemonic = <q>"mv"</q>;	 <i>// "move"</i></td></tr>
<tr><th id="850">850</th><td>    <b>return</b>;</td></tr>
<tr><th id="851">851</th><td>  <b>case</b> <var>5</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="852">852</th><td>    <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"scall"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="853">853</th><td>      <b>break</b>;</td></tr>
<tr><th id="854">854</th><td>    Mnemonic = <q>"ecall"</q>;	 <i>// "scall"</i></td></tr>
<tr><th id="855">855</th><td>    <b>return</b>;</td></tr>
<tr><th id="856">856</th><td>  <b>case</b> <var>6</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="857">857</th><td>    <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"sbreak"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="858">858</th><td>      <b>break</b>;</td></tr>
<tr><th id="859">859</th><td>    Mnemonic = <q>"ebreak"</q>;	 <i>// "sbreak"</i></td></tr>
<tr><th id="860">860</th><td>    <b>return</b>;</td></tr>
<tr><th id="861">861</th><td>  <b>case</b> <var>7</var>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="862">862</th><td>    <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"fmv."</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="863">863</th><td>      <b>break</b>;</td></tr>
<tr><th id="864">864</th><td>    <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="865">865</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="866">866</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="867">867</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>".x"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="868">868</th><td>        <b>break</b>;</td></tr>
<tr><th id="869">869</th><td>      <b>if</b> (Features.test(Feature_HasStdExtFBit))	 <i>// "fmv.s.x"</i></td></tr>
<tr><th id="870">870</th><td>        Mnemonic = <q>"fmv.w.x"</q>;</td></tr>
<tr><th id="871">871</th><td>      <b>return</b>;</td></tr>
<tr><th id="872">872</th><td>    <b>case</b> <kbd>'x'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="873">873</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>".s"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="874">874</th><td>        <b>break</b>;</td></tr>
<tr><th id="875">875</th><td>      <b>if</b> (Features.test(Feature_HasStdExtFBit))	 <i>// "fmv.x.s"</i></td></tr>
<tr><th id="876">876</th><td>        Mnemonic = <q>"fmv.x.w"</q>;</td></tr>
<tr><th id="877">877</th><td>      <b>return</b>;</td></tr>
<tr><th id="878">878</th><td>    }</td></tr>
<tr><th id="879">879</th><td>    <b>break</b>;</td></tr>
<tr><th id="880">880</th><td>  }</td></tr>
<tr><th id="881">881</th><td>}</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><b>enum</b> {</td></tr>
<tr><th id="884">884</th><td>  Tie0_1_1,</td></tr>
<tr><th id="885">885</th><td>  Tie0_1_6,</td></tr>
<tr><th id="886">886</th><td>};</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><em>static</em> <em>const</em> uint8_t TiedAsmOperandTable[][<var>3</var>] = {</td></tr>
<tr><th id="889">889</th><td>  <i>/* Tie0_1_1 */</i> { <var>0</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="890">890</th><td>  <i>/* Tie0_1_6 */</i> { <var>0</var>, <var>1</var>, <var>6</var> },</td></tr>
<tr><th id="891">891</th><td>};</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><b>namespace</b> {</td></tr>
<tr><th id="894">894</th><td><b>enum</b> OperatorConversionKind {</td></tr>
<tr><th id="895">895</th><td>  CVT_Done,</td></tr>
<tr><th id="896">896</th><td>  CVT_Reg,</td></tr>
<tr><th id="897">897</th><td>  CVT_Tied,</td></tr>
<tr><th id="898">898</th><td>  CVT_95_Reg,</td></tr>
<tr><th id="899">899</th><td>  CVT_95_addImmOperands,</td></tr>
<tr><th id="900">900</th><td>  CVT_95_addRegOperands,</td></tr>
<tr><th id="901">901</th><td>  CVT_regX0,</td></tr>
<tr><th id="902">902</th><td>  CVT_imm_95_0,</td></tr>
<tr><th id="903">903</th><td>  CVT_95_addCSRSystemRegisterOperands,</td></tr>
<tr><th id="904">904</th><td>  CVT_imm_95_7,</td></tr>
<tr><th id="905">905</th><td>  CVT_95_addFRMArgOperands,</td></tr>
<tr><th id="906">906</th><td>  CVT_imm_95_15,</td></tr>
<tr><th id="907">907</th><td>  CVT_95_addFenceArgOperands,</td></tr>
<tr><th id="908">908</th><td>  CVT_imm_95_3,</td></tr>
<tr><th id="909">909</th><td>  CVT_imm_95_1,</td></tr>
<tr><th id="910">910</th><td>  CVT_imm_95_2,</td></tr>
<tr><th id="911">911</th><td>  CVT_regX1,</td></tr>
<tr><th id="912">912</th><td>  CVT_imm_95__MINUS_1,</td></tr>
<tr><th id="913">913</th><td>  CVT_imm_95_31,</td></tr>
<tr><th id="914">914</th><td>  CVT_imm_95_63,</td></tr>
<tr><th id="915">915</th><td>  CVT_imm_95_16,</td></tr>
<tr><th id="916">916</th><td>  CVT_imm_95_48,</td></tr>
<tr><th id="917">917</th><td>  CVT_imm_95_30,</td></tr>
<tr><th id="918">918</th><td>  CVT_imm_95_62,</td></tr>
<tr><th id="919">919</th><td>  CVT_imm_95_6,</td></tr>
<tr><th id="920">920</th><td>  CVT_imm_95_14,</td></tr>
<tr><th id="921">921</th><td>  CVT_imm_95_32,</td></tr>
<tr><th id="922">922</th><td>  CVT_imm_95_28,</td></tr>
<tr><th id="923">923</th><td>  CVT_imm_95_60,</td></tr>
<tr><th id="924">924</th><td>  CVT_imm_95_4,</td></tr>
<tr><th id="925">925</th><td>  CVT_imm_95_12,</td></tr>
<tr><th id="926">926</th><td>  CVT_imm_95_24,</td></tr>
<tr><th id="927">927</th><td>  CVT_imm_95_56,</td></tr>
<tr><th id="928">928</th><td>  CVT_imm_95_8,</td></tr>
<tr><th id="929">929</th><td>  CVT_imm_95_3072,</td></tr>
<tr><th id="930">930</th><td>  CVT_imm_95_3200,</td></tr>
<tr><th id="931">931</th><td>  CVT_imm_95_3074,</td></tr>
<tr><th id="932">932</th><td>  CVT_imm_95_3202,</td></tr>
<tr><th id="933">933</th><td>  CVT_imm_95_3073,</td></tr>
<tr><th id="934">934</th><td>  CVT_imm_95_3201,</td></tr>
<tr><th id="935">935</th><td>  CVT_95_addRegOperands_95_defaultMaskRegOp,</td></tr>
<tr><th id="936">936</th><td>  CVT_95_addVTypeIOperands,</td></tr>
<tr><th id="937">937</th><td>  CVT_imm_95_255,</td></tr>
<tr><th id="938">938</th><td>  CVT_NUM_CONVERTERS</td></tr>
<tr><th id="939">939</th><td>};</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td><b>enum</b> InstructionConversionKind {</td></tr>
<tr><th id="942">942</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2,</td></tr>
<tr><th id="943">943</th><td>  Convert__Reg1_0__Reg1_1__SImm121_2,</td></tr>
<tr><th id="944">944</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__TPRelAddSymbol1_3,</td></tr>
<tr><th id="945">945</th><td>  Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1,</td></tr>
<tr><th id="946">946</th><td>  Convert__Reg1_0__UImm20AUIPC1_1,</td></tr>
<tr><th id="947">947</th><td>  Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2,</td></tr>
<tr><th id="948">948</th><td>  Convert__Reg1_0__Reg1_1__UImm51_2,</td></tr>
<tr><th id="949">949</th><td>  Convert__Reg1_0__Reg1_1__SImm13Lsb01_2,</td></tr>
<tr><th id="950">950</th><td>  Convert__Reg1_0__regX0__SImm13Lsb01_1,</td></tr>
<tr><th id="951">951</th><td>  Convert__Reg1_1__Reg1_0__SImm13Lsb01_2,</td></tr>
<tr><th id="952">952</th><td>  Convert__regX0__Reg1_0__SImm13Lsb01_1,</td></tr>
<tr><th id="953">953</th><td>  Convert__Reg1_0__Reg1_1,</td></tr>
<tr><th id="954">954</th><td>  Convert__Reg1_0__Tie0_1_1__Reg1_1,</td></tr>
<tr><th id="955">955</th><td>  Convert__Reg1_0__Tie0_1_1__ImmZero1_1,</td></tr>
<tr><th id="956">956</th><td>  Convert__Reg1_0__Tie0_1_1__SImm6NonZero1_1,</td></tr>
<tr><th id="957">957</th><td>  Convert__Reg1_0__Tie0_1_1__SImm10Lsb0000NonZero1_1,</td></tr>
<tr><th id="958">958</th><td>  Convert__Reg1_0__Reg1_1__UImm10Lsb00NonZero1_2,</td></tr>
<tr><th id="959">959</th><td>  Convert__Reg1_0__Tie0_1_1__SImm61_1,</td></tr>
<tr><th id="960">960</th><td>  Convert__Reg1_0__SImm9Lsb01_1,</td></tr>
<tr><th id="961">961</th><td>  Convert_NoOperands,</td></tr>
<tr><th id="962">962</th><td>  Convert__Reg1_0__Reg1_2__imm_95_0,</td></tr>
<tr><th id="963">963</th><td>  Convert__Reg1_0__Reg1_3__UImm8Lsb0001_1,</td></tr>
<tr><th id="964">964</th><td>  Convert__Reg1_0__Reg1_3__UImm9Lsb0001_1,</td></tr>
<tr><th id="965">965</th><td>  Convert__Reg1_0__Reg1_3__UImm7Lsb001_1,</td></tr>
<tr><th id="966">966</th><td>  Convert__Reg1_0__Reg1_3__UImm8Lsb001_1,</td></tr>
<tr><th id="967">967</th><td>  Convert__SImm12Lsb01_0,</td></tr>
<tr><th id="968">968</th><td>  Convert__Reg1_0,</td></tr>
<tr><th id="969">969</th><td>  Convert__Reg1_0__SImm61_1,</td></tr>
<tr><th id="970">970</th><td>  Convert__Reg1_0__CLUIImm1_1,</td></tr>
<tr><th id="971">971</th><td>  Convert__Reg1_0__Tie0_1_1,</td></tr>
<tr><th id="972">972</th><td>  Convert__SImm6NonZero1_0,</td></tr>
<tr><th id="973">973</th><td>  Convert__Reg1_0__Tie0_1_1__UImmLog2XLenNonZero1_1,</td></tr>
<tr><th id="974">974</th><td>  Convert__CallSymbol1_0,</td></tr>
<tr><th id="975">975</th><td>  Convert__Reg1_0__CallSymbol1_1,</td></tr>
<tr><th id="976">976</th><td>  Convert__Reg1_0__Reg1_2__Reg1_1__Reg1_3,</td></tr>
<tr><th id="977">977</th><td>  Convert__regX0__CSRSystemRegister1_0__Reg1_1,</td></tr>
<tr><th id="978">978</th><td>  Convert__regX0__CSRSystemRegister1_0__UImm51_1,</td></tr>
<tr><th id="979">979</th><td>  Convert__Reg1_0__CSRSystemRegister1_1__regX0,</td></tr>
<tr><th id="980">980</th><td>  Convert__Reg1_0__CSRSystemRegister1_1__Reg1_2,</td></tr>
<tr><th id="981">981</th><td>  Convert__Reg1_0__CSRSystemRegister1_1__UImm51_2,</td></tr>
<tr><th id="982">982</th><td>  Convert__imm_95_0__imm_95_0,</td></tr>
<tr><th id="983">983</th><td>  Convert__Reg1_0__Reg1_1__Reg1_1,</td></tr>
<tr><th id="984">984</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7,</td></tr>
<tr><th id="985">985</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3,</td></tr>
<tr><th id="986">986</th><td>  Convert__Reg1_0__Reg1_1__imm_95_7,</td></tr>
<tr><th id="987">987</th><td>  Convert__Reg1_0__Reg1_1__FRMArg1_2,</td></tr>
<tr><th id="988">988</th><td>  Convert__imm_95_15__imm_95_15,</td></tr>
<tr><th id="989">989</th><td>  Convert__FenceArg1_0__FenceArg1_1,</td></tr>
<tr><th id="990">990</th><td>  Convert__Reg1_0__Reg1_2__Reg1_1,</td></tr>
<tr><th id="991">991</th><td>  Convert__Reg1_0__Reg1_2__BareSymbol1_1,</td></tr>
<tr><th id="992">992</th><td>  Convert__Reg1_0__Reg1_3__SImm121_1,</td></tr>
<tr><th id="993">993</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7,</td></tr>
<tr><th id="994">994</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4,</td></tr>
<tr><th id="995">995</th><td>  Convert__Reg1_0__imm_95_3__regX0,</td></tr>
<tr><th id="996">996</th><td>  Convert__Reg1_0__imm_95_1__regX0,</td></tr>
<tr><th id="997">997</th><td>  Convert__Reg1_0__imm_95_2__regX0,</td></tr>
<tr><th id="998">998</th><td>  Convert__regX0__imm_95_3__Reg1_0,</td></tr>
<tr><th id="999">999</th><td>  Convert__Reg1_0__imm_95_3__Reg1_1,</td></tr>
<tr><th id="1000">1000</th><td>  Convert__regX0__imm_95_1__Reg1_0,</td></tr>
<tr><th id="1001">1001</th><td>  Convert__Reg1_0__imm_95_1__Reg1_1,</td></tr>
<tr><th id="1002">1002</th><td>  Convert__regX0__imm_95_1__UImm51_0,</td></tr>
<tr><th id="1003">1003</th><td>  Convert__Reg1_0__imm_95_1__UImm51_1,</td></tr>
<tr><th id="1004">1004</th><td>  Convert__Reg1_0__Reg1_1__Reg1_3__Reg1_2,</td></tr>
<tr><th id="1005">1005</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__UImmLog2XLen1_3,</td></tr>
<tr><th id="1006">1006</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__UImm51_3,</td></tr>
<tr><th id="1007">1007</th><td>  Convert__regX0__imm_95_2__Reg1_0,</td></tr>
<tr><th id="1008">1008</th><td>  Convert__Reg1_0__imm_95_2__Reg1_1,</td></tr>
<tr><th id="1009">1009</th><td>  Convert__regX0__imm_95_2__UImm51_0,</td></tr>
<tr><th id="1010">1010</th><td>  Convert__Reg1_0__imm_95_2__UImm51_1,</td></tr>
<tr><th id="1011">1011</th><td>  Convert__regX0__SImm21Lsb0JAL1_0,</td></tr>
<tr><th id="1012">1012</th><td>  Convert__regX1__SImm21Lsb0JAL1_0,</td></tr>
<tr><th id="1013">1013</th><td>  Convert__Reg1_0__SImm21Lsb0JAL1_1,</td></tr>
<tr><th id="1014">1014</th><td>  Convert__regX1__Reg1_0__imm_95_0,</td></tr>
<tr><th id="1015">1015</th><td>  Convert__Reg1_0__Reg1_1__imm_95_0,</td></tr>
<tr><th id="1016">1016</th><td>  Convert__regX1__Reg1_0__SImm121_1,</td></tr>
<tr><th id="1017">1017</th><td>  Convert__regX1__Reg1_2__SImm121_0,</td></tr>
<tr><th id="1018">1018</th><td>  Convert__regX0__Reg1_0__imm_95_0,</td></tr>
<tr><th id="1019">1019</th><td>  Convert__regX0__Reg1_0__SImm121_1,</td></tr>
<tr><th id="1020">1020</th><td>  Convert__regX0__Reg1_2__SImm121_0,</td></tr>
<tr><th id="1021">1021</th><td>  Convert__Reg1_1__PseudoJumpSymbol1_0,</td></tr>
<tr><th id="1022">1022</th><td>  Convert__Reg1_0__BareSymbol1_1,</td></tr>
<tr><th id="1023">1023</th><td>  Convert__Reg1_0__ImmXLenLI1_1,</td></tr>
<tr><th id="1024">1024</th><td>  Convert__Reg1_0__AtomicMemOpOperand1_1,</td></tr>
<tr><th id="1025">1025</th><td>  Convert__Reg1_0__UImm20LUI1_1,</td></tr>
<tr><th id="1026">1026</th><td>  Convert__Reg1_0__regX0__Reg1_1,</td></tr>
<tr><th id="1027">1027</th><td>  Convert__regX0__regX0__imm_95_0,</td></tr>
<tr><th id="1028">1028</th><td>  Convert__Reg1_0__Reg1_1__imm_95__MINUS_1,</td></tr>
<tr><th id="1029">1029</th><td>  Convert__Reg1_0__Reg1_1__imm_95_31,</td></tr>
<tr><th id="1030">1030</th><td>  Convert__Reg1_0__Reg1_1__imm_95_63,</td></tr>
<tr><th id="1031">1031</th><td>  Convert__Reg1_0__Reg1_1__imm_95_15,</td></tr>
<tr><th id="1032">1032</th><td>  Convert__Reg1_0__Reg1_1__imm_95_3,</td></tr>
<tr><th id="1033">1033</th><td>  Convert__Reg1_0__Reg1_1__imm_95_1,</td></tr>
<tr><th id="1034">1034</th><td>  Convert__Reg1_0__Reg1_1__imm_95_16,</td></tr>
<tr><th id="1035">1035</th><td>  Convert__Reg1_0__Reg1_1__imm_95_48,</td></tr>
<tr><th id="1036">1036</th><td>  Convert__Reg1_0__Reg1_1__imm_95_30,</td></tr>
<tr><th id="1037">1037</th><td>  Convert__Reg1_0__Reg1_1__imm_95_62,</td></tr>
<tr><th id="1038">1038</th><td>  Convert__Reg1_0__Reg1_1__imm_95_6,</td></tr>
<tr><th id="1039">1039</th><td>  Convert__Reg1_0__Reg1_1__imm_95_14,</td></tr>
<tr><th id="1040">1040</th><td>  Convert__Reg1_0__Reg1_1__imm_95_2,</td></tr>
<tr><th id="1041">1041</th><td>  Convert__Reg1_0__Reg1_1__imm_95_32,</td></tr>
<tr><th id="1042">1042</th><td>  Convert__Reg1_0__Reg1_1__imm_95_28,</td></tr>
<tr><th id="1043">1043</th><td>  Convert__Reg1_0__Reg1_1__imm_95_60,</td></tr>
<tr><th id="1044">1044</th><td>  Convert__Reg1_0__Reg1_1__imm_95_4,</td></tr>
<tr><th id="1045">1045</th><td>  Convert__Reg1_0__Reg1_1__imm_95_12,</td></tr>
<tr><th id="1046">1046</th><td>  Convert__Reg1_0__Reg1_1__imm_95_24,</td></tr>
<tr><th id="1047">1047</th><td>  Convert__Reg1_0__Reg1_1__imm_95_56,</td></tr>
<tr><th id="1048">1048</th><td>  Convert__Reg1_0__Reg1_1__imm_95_8,</td></tr>
<tr><th id="1049">1049</th><td>  Convert__Reg1_0__imm_95_3072__regX0,</td></tr>
<tr><th id="1050">1050</th><td>  Convert__Reg1_0__imm_95_3200__regX0,</td></tr>
<tr><th id="1051">1051</th><td>  Convert__Reg1_0__imm_95_3074__regX0,</td></tr>
<tr><th id="1052">1052</th><td>  Convert__Reg1_0__imm_95_3202__regX0,</td></tr>
<tr><th id="1053">1053</th><td>  Convert__Reg1_0__imm_95_3073__regX0,</td></tr>
<tr><th id="1054">1054</th><td>  Convert__Reg1_0__imm_95_3201__regX0,</td></tr>
<tr><th id="1055">1055</th><td>  Convert__regX0__regX1__imm_95_0,</td></tr>
<tr><th id="1056">1056</th><td>  Convert__regX0__regX0,</td></tr>
<tr><th id="1057">1057</th><td>  Convert__Reg1_0__regX0,</td></tr>
<tr><th id="1058">1058</th><td>  Convert__Reg1_0__Reg1_1__UImmLog2XLenHalf1_2,</td></tr>
<tr><th id="1059">1059</th><td>  Convert__Reg1_0__Reg1_1__regX0,</td></tr>
<tr><th id="1060">1060</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3,</td></tr>
<tr><th id="1061">1061</th><td>  Convert__Reg1_0__Reg1_1__SImm51_2__imm_95_0,</td></tr>
<tr><th id="1062">1062</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0,</td></tr>
<tr><th id="1063">1063</th><td>  Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3,</td></tr>
<tr><th id="1064">1064</th><td>  Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6,</td></tr>
<tr><th id="1065">1065</th><td>  Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6,</td></tr>
<tr><th id="1066">1066</th><td>  Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2,</td></tr>
<tr><th id="1067">1067</th><td>  Convert__Reg1_0__Reg1_1__Reg1_1__RVVMaskRegOpOperand1_2,</td></tr>
<tr><th id="1068">1068</th><td>  Convert__Reg1_0__RVVMaskRegOpOperand1_1,</td></tr>
<tr><th id="1069">1069</th><td>  Convert__Reg1_0__Reg1_2,</td></tr>
<tr><th id="1070">1070</th><td>  Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4,</td></tr>
<tr><th id="1071">1071</th><td>  Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5,</td></tr>
<tr><th id="1072">1072</th><td>  Convert__Reg1_0__Reg1_1__SImm51_2,</td></tr>
<tr><th id="1073">1073</th><td>  Convert__Reg1_0__Reg1_0__Reg1_0,</td></tr>
<tr><th id="1074">1074</th><td>  Convert__Reg1_0__Reg1_2__Reg1_1__RVVMaskRegOpOperand1_3,</td></tr>
<tr><th id="1075">1075</th><td>  Convert__Reg1_0__Reg1_1__SImm5Plus11_2__RVVMaskRegOpOperand1_3,</td></tr>
<tr><th id="1076">1076</th><td>  Convert__Reg1_0__Reg1_4__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3,</td></tr>
<tr><th id="1077">1077</th><td>  Convert__Reg1_0__SImm51_1,</td></tr>
<tr><th id="1078">1078</th><td>  Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3,</td></tr>
<tr><th id="1079">1079</th><td>  Convert__Reg1_0__Reg1_1__regX0__RVVMaskRegOpOperand1_2,</td></tr>
<tr><th id="1080">1080</th><td>  Convert__Reg1_0__Reg1_1__imm_95__MINUS_1__RVVMaskRegOpOperand1_2,</td></tr>
<tr><th id="1081">1081</th><td>  Convert__Reg1_0__UImm51_1__VTypeI1_2,</td></tr>
<tr><th id="1082">1082</th><td>  Convert__Reg1_0__Reg1_1__VTypeI1_2,</td></tr>
<tr><th id="1083">1083</th><td>  Convert__Reg1_0__Reg1_1__imm_95_255,</td></tr>
<tr><th id="1084">1084</th><td>  CVT_NUM_SIGNATURES</td></tr>
<tr><th id="1085">1085</th><td>};</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td><em>static</em> <em>const</em> uint8_t ConversionTable[CVT_NUM_SIGNATURES][<var>11</var>] = {</td></tr>
<tr><th id="1090">1090</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2</i></td></tr>
<tr><th id="1091">1091</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1092">1092</th><td>  <i>// Convert__Reg1_0__Reg1_1__SImm121_2</i></td></tr>
<tr><th id="1093">1093</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1094">1094</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__TPRelAddSymbol1_3</i></td></tr>
<tr><th id="1095">1095</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1096">1096</th><td>  <i>// Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1</i></td></tr>
<tr><th id="1097">1097</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addRegOperands, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1098">1098</th><td>  <i>// Convert__Reg1_0__UImm20AUIPC1_1</i></td></tr>
<tr><th id="1099">1099</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1100">1100</th><td>  <i>// Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2</i></td></tr>
<tr><th id="1101">1101</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1102">1102</th><td>  <i>// Convert__Reg1_0__Reg1_1__UImm51_2</i></td></tr>
<tr><th id="1103">1103</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1104">1104</th><td>  <i>// Convert__Reg1_0__Reg1_1__SImm13Lsb01_2</i></td></tr>
<tr><th id="1105">1105</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1106">1106</th><td>  <i>// Convert__Reg1_0__regX0__SImm13Lsb01_1</i></td></tr>
<tr><th id="1107">1107</th><td>  { CVT_95_Reg, <var>1</var>, CVT_regX0, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1108">1108</th><td>  <i>// Convert__Reg1_1__Reg1_0__SImm13Lsb01_2</i></td></tr>
<tr><th id="1109">1109</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1110">1110</th><td>  <i>// Convert__regX0__Reg1_0__SImm13Lsb01_1</i></td></tr>
<tr><th id="1111">1111</th><td>  { CVT_regX0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1112">1112</th><td>  <i>// Convert__Reg1_0__Reg1_1</i></td></tr>
<tr><th id="1113">1113</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1114">1114</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__Reg1_1</i></td></tr>
<tr><th id="1115">1115</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1116">1116</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__ImmZero1_1</i></td></tr>
<tr><th id="1117">1117</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1118">1118</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__SImm6NonZero1_1</i></td></tr>
<tr><th id="1119">1119</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1120">1120</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__SImm10Lsb0000NonZero1_1</i></td></tr>
<tr><th id="1121">1121</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1122">1122</th><td>  <i>// Convert__Reg1_0__Reg1_1__UImm10Lsb00NonZero1_2</i></td></tr>
<tr><th id="1123">1123</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1124">1124</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__SImm61_1</i></td></tr>
<tr><th id="1125">1125</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1126">1126</th><td>  <i>// Convert__Reg1_0__SImm9Lsb01_1</i></td></tr>
<tr><th id="1127">1127</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1128">1128</th><td>  <i>// Convert_NoOperands</i></td></tr>
<tr><th id="1129">1129</th><td>  { CVT_Done },</td></tr>
<tr><th id="1130">1130</th><td>  <i>// Convert__Reg1_0__Reg1_2__imm_95_0</i></td></tr>
<tr><th id="1131">1131</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1132">1132</th><td>  <i>// Convert__Reg1_0__Reg1_3__UImm8Lsb0001_1</i></td></tr>
<tr><th id="1133">1133</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1134">1134</th><td>  <i>// Convert__Reg1_0__Reg1_3__UImm9Lsb0001_1</i></td></tr>
<tr><th id="1135">1135</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1136">1136</th><td>  <i>// Convert__Reg1_0__Reg1_3__UImm7Lsb001_1</i></td></tr>
<tr><th id="1137">1137</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1138">1138</th><td>  <i>// Convert__Reg1_0__Reg1_3__UImm8Lsb001_1</i></td></tr>
<tr><th id="1139">1139</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1140">1140</th><td>  <i>// Convert__SImm12Lsb01_0</i></td></tr>
<tr><th id="1141">1141</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1142">1142</th><td>  <i>// Convert__Reg1_0</i></td></tr>
<tr><th id="1143">1143</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1144">1144</th><td>  <i>// Convert__Reg1_0__SImm61_1</i></td></tr>
<tr><th id="1145">1145</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1146">1146</th><td>  <i>// Convert__Reg1_0__CLUIImm1_1</i></td></tr>
<tr><th id="1147">1147</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1148">1148</th><td>  <i>// Convert__Reg1_0__Tie0_1_1</i></td></tr>
<tr><th id="1149">1149</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1150">1150</th><td>  <i>// Convert__SImm6NonZero1_0</i></td></tr>
<tr><th id="1151">1151</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1152">1152</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__UImmLog2XLenNonZero1_1</i></td></tr>
<tr><th id="1153">1153</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1154">1154</th><td>  <i>// Convert__CallSymbol1_0</i></td></tr>
<tr><th id="1155">1155</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1156">1156</th><td>  <i>// Convert__Reg1_0__CallSymbol1_1</i></td></tr>
<tr><th id="1157">1157</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1158">1158</th><td>  <i>// Convert__Reg1_0__Reg1_2__Reg1_1__Reg1_3</i></td></tr>
<tr><th id="1159">1159</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1160">1160</th><td>  <i>// Convert__regX0__CSRSystemRegister1_0__Reg1_1</i></td></tr>
<tr><th id="1161">1161</th><td>  { CVT_regX0, <var>0</var>, CVT_95_addCSRSystemRegisterOperands, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1162">1162</th><td>  <i>// Convert__regX0__CSRSystemRegister1_0__UImm51_1</i></td></tr>
<tr><th id="1163">1163</th><td>  { CVT_regX0, <var>0</var>, CVT_95_addCSRSystemRegisterOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1164">1164</th><td>  <i>// Convert__Reg1_0__CSRSystemRegister1_1__regX0</i></td></tr>
<tr><th id="1165">1165</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addCSRSystemRegisterOperands, <var>2</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1166">1166</th><td>  <i>// Convert__Reg1_0__CSRSystemRegister1_1__Reg1_2</i></td></tr>
<tr><th id="1167">1167</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addCSRSystemRegisterOperands, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1168">1168</th><td>  <i>// Convert__Reg1_0__CSRSystemRegister1_1__UImm51_2</i></td></tr>
<tr><th id="1169">1169</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addCSRSystemRegisterOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1170">1170</th><td>  <i>// Convert__imm_95_0__imm_95_0</i></td></tr>
<tr><th id="1171">1171</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1172">1172</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_1</i></td></tr>
<tr><th id="1173">1173</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1174">1174</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7</i></td></tr>
<tr><th id="1175">1175</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1176">1176</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3</i></td></tr>
<tr><th id="1177">1177</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addFRMArgOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1178">1178</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_7</i></td></tr>
<tr><th id="1179">1179</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1180">1180</th><td>  <i>// Convert__Reg1_0__Reg1_1__FRMArg1_2</i></td></tr>
<tr><th id="1181">1181</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addFRMArgOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1182">1182</th><td>  <i>// Convert__imm_95_15__imm_95_15</i></td></tr>
<tr><th id="1183">1183</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1184">1184</th><td>  <i>// Convert__FenceArg1_0__FenceArg1_1</i></td></tr>
<tr><th id="1185">1185</th><td>  { CVT_95_addFenceArgOperands, <var>1</var>, CVT_95_addFenceArgOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1186">1186</th><td>  <i>// Convert__Reg1_0__Reg1_2__Reg1_1</i></td></tr>
<tr><th id="1187">1187</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1188">1188</th><td>  <i>// Convert__Reg1_0__Reg1_2__BareSymbol1_1</i></td></tr>
<tr><th id="1189">1189</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1190">1190</th><td>  <i>// Convert__Reg1_0__Reg1_3__SImm121_1</i></td></tr>
<tr><th id="1191">1191</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1192">1192</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7</i></td></tr>
<tr><th id="1193">1193</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1194">1194</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4</i></td></tr>
<tr><th id="1195">1195</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addFRMArgOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1196">1196</th><td>  <i>// Convert__Reg1_0__imm_95_3__regX0</i></td></tr>
<tr><th id="1197">1197</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_3, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1198">1198</th><td>  <i>// Convert__Reg1_0__imm_95_1__regX0</i></td></tr>
<tr><th id="1199">1199</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1200">1200</th><td>  <i>// Convert__Reg1_0__imm_95_2__regX0</i></td></tr>
<tr><th id="1201">1201</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_2, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1202">1202</th><td>  <i>// Convert__regX0__imm_95_3__Reg1_0</i></td></tr>
<tr><th id="1203">1203</th><td>  { CVT_regX0, <var>0</var>, CVT_imm_95_3, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1204">1204</th><td>  <i>// Convert__Reg1_0__imm_95_3__Reg1_1</i></td></tr>
<tr><th id="1205">1205</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_3, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1206">1206</th><td>  <i>// Convert__regX0__imm_95_1__Reg1_0</i></td></tr>
<tr><th id="1207">1207</th><td>  { CVT_regX0, <var>0</var>, CVT_imm_95_1, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1208">1208</th><td>  <i>// Convert__Reg1_0__imm_95_1__Reg1_1</i></td></tr>
<tr><th id="1209">1209</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1210">1210</th><td>  <i>// Convert__regX0__imm_95_1__UImm51_0</i></td></tr>
<tr><th id="1211">1211</th><td>  { CVT_regX0, <var>0</var>, CVT_imm_95_1, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1212">1212</th><td>  <i>// Convert__Reg1_0__imm_95_1__UImm51_1</i></td></tr>
<tr><th id="1213">1213</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1214">1214</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_3__Reg1_2</i></td></tr>
<tr><th id="1215">1215</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1216">1216</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__UImmLog2XLen1_3</i></td></tr>
<tr><th id="1217">1217</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1218">1218</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__UImm51_3</i></td></tr>
<tr><th id="1219">1219</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1220">1220</th><td>  <i>// Convert__regX0__imm_95_2__Reg1_0</i></td></tr>
<tr><th id="1221">1221</th><td>  { CVT_regX0, <var>0</var>, CVT_imm_95_2, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1222">1222</th><td>  <i>// Convert__Reg1_0__imm_95_2__Reg1_1</i></td></tr>
<tr><th id="1223">1223</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_2, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1224">1224</th><td>  <i>// Convert__regX0__imm_95_2__UImm51_0</i></td></tr>
<tr><th id="1225">1225</th><td>  { CVT_regX0, <var>0</var>, CVT_imm_95_2, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1226">1226</th><td>  <i>// Convert__Reg1_0__imm_95_2__UImm51_1</i></td></tr>
<tr><th id="1227">1227</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_2, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1228">1228</th><td>  <i>// Convert__regX0__SImm21Lsb0JAL1_0</i></td></tr>
<tr><th id="1229">1229</th><td>  { CVT_regX0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1230">1230</th><td>  <i>// Convert__regX1__SImm21Lsb0JAL1_0</i></td></tr>
<tr><th id="1231">1231</th><td>  { CVT_regX1, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1232">1232</th><td>  <i>// Convert__Reg1_0__SImm21Lsb0JAL1_1</i></td></tr>
<tr><th id="1233">1233</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1234">1234</th><td>  <i>// Convert__regX1__Reg1_0__imm_95_0</i></td></tr>
<tr><th id="1235">1235</th><td>  { CVT_regX1, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1236">1236</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_0</i></td></tr>
<tr><th id="1237">1237</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1238">1238</th><td>  <i>// Convert__regX1__Reg1_0__SImm121_1</i></td></tr>
<tr><th id="1239">1239</th><td>  { CVT_regX1, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1240">1240</th><td>  <i>// Convert__regX1__Reg1_2__SImm121_0</i></td></tr>
<tr><th id="1241">1241</th><td>  { CVT_regX1, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1242">1242</th><td>  <i>// Convert__regX0__Reg1_0__imm_95_0</i></td></tr>
<tr><th id="1243">1243</th><td>  { CVT_regX0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1244">1244</th><td>  <i>// Convert__regX0__Reg1_0__SImm121_1</i></td></tr>
<tr><th id="1245">1245</th><td>  { CVT_regX0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1246">1246</th><td>  <i>// Convert__regX0__Reg1_2__SImm121_0</i></td></tr>
<tr><th id="1247">1247</th><td>  { CVT_regX0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1248">1248</th><td>  <i>// Convert__Reg1_1__PseudoJumpSymbol1_0</i></td></tr>
<tr><th id="1249">1249</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1250">1250</th><td>  <i>// Convert__Reg1_0__BareSymbol1_1</i></td></tr>
<tr><th id="1251">1251</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1252">1252</th><td>  <i>// Convert__Reg1_0__ImmXLenLI1_1</i></td></tr>
<tr><th id="1253">1253</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1254">1254</th><td>  <i>// Convert__Reg1_0__AtomicMemOpOperand1_1</i></td></tr>
<tr><th id="1255">1255</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1256">1256</th><td>  <i>// Convert__Reg1_0__UImm20LUI1_1</i></td></tr>
<tr><th id="1257">1257</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1258">1258</th><td>  <i>// Convert__Reg1_0__regX0__Reg1_1</i></td></tr>
<tr><th id="1259">1259</th><td>  { CVT_95_Reg, <var>1</var>, CVT_regX0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1260">1260</th><td>  <i>// Convert__regX0__regX0__imm_95_0</i></td></tr>
<tr><th id="1261">1261</th><td>  { CVT_regX0, <var>0</var>, CVT_regX0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1262">1262</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95__MINUS_1</i></td></tr>
<tr><th id="1263">1263</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95__MINUS_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1264">1264</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_31</i></td></tr>
<tr><th id="1265">1265</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1266">1266</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_63</i></td></tr>
<tr><th id="1267">1267</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_63, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1268">1268</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_15</i></td></tr>
<tr><th id="1269">1269</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1270">1270</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_3</i></td></tr>
<tr><th id="1271">1271</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1272">1272</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_1</i></td></tr>
<tr><th id="1273">1273</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1274">1274</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_16</i></td></tr>
<tr><th id="1275">1275</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_16, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1276">1276</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_48</i></td></tr>
<tr><th id="1277">1277</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_48, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1278">1278</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_30</i></td></tr>
<tr><th id="1279">1279</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_30, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1280">1280</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_62</i></td></tr>
<tr><th id="1281">1281</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_62, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1282">1282</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_6</i></td></tr>
<tr><th id="1283">1283</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1284">1284</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_14</i></td></tr>
<tr><th id="1285">1285</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_14, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1286">1286</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_2</i></td></tr>
<tr><th id="1287">1287</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1288">1288</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_32</i></td></tr>
<tr><th id="1289">1289</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_32, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1290">1290</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_28</i></td></tr>
<tr><th id="1291">1291</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_28, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1292">1292</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_60</i></td></tr>
<tr><th id="1293">1293</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_60, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1294">1294</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_4</i></td></tr>
<tr><th id="1295">1295</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1296">1296</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_12</i></td></tr>
<tr><th id="1297">1297</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1298">1298</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_24</i></td></tr>
<tr><th id="1299">1299</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_24, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1300">1300</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_56</i></td></tr>
<tr><th id="1301">1301</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_56, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1302">1302</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_8</i></td></tr>
<tr><th id="1303">1303</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1304">1304</th><td>  <i>// Convert__Reg1_0__imm_95_3072__regX0</i></td></tr>
<tr><th id="1305">1305</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_3072, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1306">1306</th><td>  <i>// Convert__Reg1_0__imm_95_3200__regX0</i></td></tr>
<tr><th id="1307">1307</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_3200, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1308">1308</th><td>  <i>// Convert__Reg1_0__imm_95_3074__regX0</i></td></tr>
<tr><th id="1309">1309</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_3074, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1310">1310</th><td>  <i>// Convert__Reg1_0__imm_95_3202__regX0</i></td></tr>
<tr><th id="1311">1311</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_3202, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1312">1312</th><td>  <i>// Convert__Reg1_0__imm_95_3073__regX0</i></td></tr>
<tr><th id="1313">1313</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_3073, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1314">1314</th><td>  <i>// Convert__Reg1_0__imm_95_3201__regX0</i></td></tr>
<tr><th id="1315">1315</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_3201, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1316">1316</th><td>  <i>// Convert__regX0__regX1__imm_95_0</i></td></tr>
<tr><th id="1317">1317</th><td>  { CVT_regX0, <var>0</var>, CVT_regX1, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1318">1318</th><td>  <i>// Convert__regX0__regX0</i></td></tr>
<tr><th id="1319">1319</th><td>  { CVT_regX0, <var>0</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1320">1320</th><td>  <i>// Convert__Reg1_0__regX0</i></td></tr>
<tr><th id="1321">1321</th><td>  { CVT_95_Reg, <var>1</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1322">1322</th><td>  <i>// Convert__Reg1_0__Reg1_1__UImmLog2XLenHalf1_2</i></td></tr>
<tr><th id="1323">1323</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1324">1324</th><td>  <i>// Convert__Reg1_0__Reg1_1__regX0</i></td></tr>
<tr><th id="1325">1325</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_regX0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1326">1326</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3</i></td></tr>
<tr><th id="1327">1327</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1328">1328</th><td>  <i>// Convert__Reg1_0__Reg1_1__SImm51_2__imm_95_0</i></td></tr>
<tr><th id="1329">1329</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1330">1330</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0</i></td></tr>
<tr><th id="1331">1331</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1332">1332</th><td>  <i>// Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3</i></td></tr>
<tr><th id="1333">1333</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1334">1334</th><td>  <i>// Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6</i></td></tr>
<tr><th id="1335">1335</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>7</var>, CVT_Done },</td></tr>
<tr><th id="1336">1336</th><td>  <i>// Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6</i></td></tr>
<tr><th id="1337">1337</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>5</var>, CVT_Tied, Tie0_1_6, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>7</var>, CVT_Done },</td></tr>
<tr><th id="1338">1338</th><td>  <i>// Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2</i></td></tr>
<tr><th id="1339">1339</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1340">1340</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_1__RVVMaskRegOpOperand1_2</i></td></tr>
<tr><th id="1341">1341</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>2</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1342">1342</th><td>  <i>// Convert__Reg1_0__RVVMaskRegOpOperand1_1</i></td></tr>
<tr><th id="1343">1343</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1344">1344</th><td>  <i>// Convert__Reg1_0__Reg1_2</i></td></tr>
<tr><th id="1345">1345</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1346">1346</th><td>  <i>// Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4</i></td></tr>
<tr><th id="1347">1347</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1348">1348</th><td>  <i>// Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5</i></td></tr>
<tr><th id="1349">1349</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>5</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="1350">1350</th><td>  <i>// Convert__Reg1_0__Reg1_1__SImm51_2</i></td></tr>
<tr><th id="1351">1351</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1352">1352</th><td>  <i>// Convert__Reg1_0__Reg1_0__Reg1_0</i></td></tr>
<tr><th id="1353">1353</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1354">1354</th><td>  <i>// Convert__Reg1_0__Reg1_2__Reg1_1__RVVMaskRegOpOperand1_3</i></td></tr>
<tr><th id="1355">1355</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1356">1356</th><td>  <i>// Convert__Reg1_0__Reg1_1__SImm5Plus11_2__RVVMaskRegOpOperand1_3</i></td></tr>
<tr><th id="1357">1357</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1358">1358</th><td>  <i>// Convert__Reg1_0__Reg1_4__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3</i></td></tr>
<tr><th id="1359">1359</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1360">1360</th><td>  <i>// Convert__Reg1_0__SImm51_1</i></td></tr>
<tr><th id="1361">1361</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1362">1362</th><td>  <i>// Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3</i></td></tr>
<tr><th id="1363">1363</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1364">1364</th><td>  <i>// Convert__Reg1_0__Reg1_1__regX0__RVVMaskRegOpOperand1_2</i></td></tr>
<tr><th id="1365">1365</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_regX0, <var>0</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1366">1366</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95__MINUS_1__RVVMaskRegOpOperand1_2</i></td></tr>
<tr><th id="1367">1367</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95__MINUS_1, <var>0</var>, CVT_95_addRegOperands_95_defaultMaskRegOp, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1368">1368</th><td>  <i>// Convert__Reg1_0__UImm51_1__VTypeI1_2</i></td></tr>
<tr><th id="1369">1369</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addVTypeIOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1370">1370</th><td>  <i>// Convert__Reg1_0__Reg1_1__VTypeI1_2</i></td></tr>
<tr><th id="1371">1371</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addVTypeIOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1372">1372</th><td>  <i>// Convert__Reg1_0__Reg1_1__imm_95_255</i></td></tr>
<tr><th id="1373">1373</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_imm_95_255, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1374">1374</th><td>};</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><em>void</em> RISCVAsmParser::</td></tr>
<tr><th id="1377">1377</th><td>convertToMCInst(<em>unsigned</em> Kind, MCInst &amp;Inst, <em>unsigned</em> Opcode,</td></tr>
<tr><th id="1378">1378</th><td>                <em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="1379">1379</th><td>                <em>const</em> SmallBitVector &amp;OptionalOperandsMask) {</td></tr>
<tr><th id="1380">1380</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="1381">1381</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="1382">1382</th><td>  <em>unsigned</em> DefaultsOffset[<var>8</var>] = { <var>0</var> };</td></tr>
<tr><th id="1383">1383</th><td>  assert(OptionalOperandsMask.size() == <var>7</var>);</td></tr>
<tr><th id="1384">1384</th><td>  <b>for</b> (<em>unsigned</em> i = <var>0</var>, NumDefaults = <var>0</var>; i &lt; <var>7</var>; ++i) {</td></tr>
<tr><th id="1385">1385</th><td>    DefaultsOffset[i + <var>1</var>] = NumDefaults;</td></tr>
<tr><th id="1386">1386</th><td>    NumDefaults += (OptionalOperandsMask[i] ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="1387">1387</th><td>  }</td></tr>
<tr><th id="1388">1388</th><td>  <em>unsigned</em> OpIdx;</td></tr>
<tr><th id="1389">1389</th><td>  Inst.setOpcode(Opcode);</td></tr>
<tr><th id="1390">1390</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="1391">1391</th><td>    OpIdx = *(p + <var>1</var>) - DefaultsOffset[*(p + <var>1</var>)];</td></tr>
<tr><th id="1392">1392</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="1393">1393</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="1394">1394</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="1395">1395</th><td>      <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1396">1396</th><td>      <b>break</b>;</td></tr>
<tr><th id="1397">1397</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="1398">1398</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="1399">1399</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="1400">1400</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="1401">1401</th><td>      <em>unsigned</em> TiedResOpnd = TiedAsmOperandTable[OpIdx][<var>0</var>];</td></tr>
<tr><th id="1402">1402</th><td>      <b>if</b> (TiedResOpnd != (uint8_t)-<var>1</var>)</td></tr>
<tr><th id="1403">1403</th><td>        Inst.addOperand(Inst.getOperand(TiedResOpnd));</td></tr>
<tr><th id="1404">1404</th><td>      <b>break</b>;</td></tr>
<tr><th id="1405">1405</th><td>    }</td></tr>
<tr><th id="1406">1406</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="1407">1407</th><td>      <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1408">1408</th><td>      <b>break</b>;</td></tr>
<tr><th id="1409">1409</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="1410">1410</th><td>      <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1411">1411</th><td>      <b>break</b>;</td></tr>
<tr><th id="1412">1412</th><td>    <b>case</b> CVT_95_addRegOperands:</td></tr>
<tr><th id="1413">1413</th><td>      <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1414">1414</th><td>      <b>break</b>;</td></tr>
<tr><th id="1415">1415</th><td>    <b>case</b> CVT_regX0:</td></tr>
<tr><th id="1416">1416</th><td>      Inst.addOperand(MCOperand::createReg(RISCV::X0));</td></tr>
<tr><th id="1417">1417</th><td>      <b>break</b>;</td></tr>
<tr><th id="1418">1418</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="1419">1419</th><td>      Inst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="1420">1420</th><td>      <b>break</b>;</td></tr>
<tr><th id="1421">1421</th><td>    <b>case</b> CVT_95_addCSRSystemRegisterOperands:</td></tr>
<tr><th id="1422">1422</th><td>      <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addCSRSystemRegisterOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1423">1423</th><td>      <b>break</b>;</td></tr>
<tr><th id="1424">1424</th><td>    <b>case</b> CVT_imm_95_7:</td></tr>
<tr><th id="1425">1425</th><td>      Inst.addOperand(MCOperand::createImm(<var>7</var>));</td></tr>
<tr><th id="1426">1426</th><td>      <b>break</b>;</td></tr>
<tr><th id="1427">1427</th><td>    <b>case</b> CVT_95_addFRMArgOperands:</td></tr>
<tr><th id="1428">1428</th><td>      <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addFRMArgOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1429">1429</th><td>      <b>break</b>;</td></tr>
<tr><th id="1430">1430</th><td>    <b>case</b> CVT_imm_95_15:</td></tr>
<tr><th id="1431">1431</th><td>      Inst.addOperand(MCOperand::createImm(<var>15</var>));</td></tr>
<tr><th id="1432">1432</th><td>      <b>break</b>;</td></tr>
<tr><th id="1433">1433</th><td>    <b>case</b> CVT_95_addFenceArgOperands:</td></tr>
<tr><th id="1434">1434</th><td>      <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addFenceArgOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1435">1435</th><td>      <b>break</b>;</td></tr>
<tr><th id="1436">1436</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="1437">1437</th><td>      Inst.addOperand(MCOperand::createImm(<var>3</var>));</td></tr>
<tr><th id="1438">1438</th><td>      <b>break</b>;</td></tr>
<tr><th id="1439">1439</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="1440">1440</th><td>      Inst.addOperand(MCOperand::createImm(<var>1</var>));</td></tr>
<tr><th id="1441">1441</th><td>      <b>break</b>;</td></tr>
<tr><th id="1442">1442</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="1443">1443</th><td>      Inst.addOperand(MCOperand::createImm(<var>2</var>));</td></tr>
<tr><th id="1444">1444</th><td>      <b>break</b>;</td></tr>
<tr><th id="1445">1445</th><td>    <b>case</b> CVT_regX1:</td></tr>
<tr><th id="1446">1446</th><td>      Inst.addOperand(MCOperand::createReg(RISCV::X1));</td></tr>
<tr><th id="1447">1447</th><td>      <b>break</b>;</td></tr>
<tr><th id="1448">1448</th><td>    <b>case</b> CVT_imm_95__MINUS_1:</td></tr>
<tr><th id="1449">1449</th><td>      Inst.addOperand(MCOperand::createImm(-<var>1</var>));</td></tr>
<tr><th id="1450">1450</th><td>      <b>break</b>;</td></tr>
<tr><th id="1451">1451</th><td>    <b>case</b> CVT_imm_95_31:</td></tr>
<tr><th id="1452">1452</th><td>      Inst.addOperand(MCOperand::createImm(<var>31</var>));</td></tr>
<tr><th id="1453">1453</th><td>      <b>break</b>;</td></tr>
<tr><th id="1454">1454</th><td>    <b>case</b> CVT_imm_95_63:</td></tr>
<tr><th id="1455">1455</th><td>      Inst.addOperand(MCOperand::createImm(<var>63</var>));</td></tr>
<tr><th id="1456">1456</th><td>      <b>break</b>;</td></tr>
<tr><th id="1457">1457</th><td>    <b>case</b> CVT_imm_95_16:</td></tr>
<tr><th id="1458">1458</th><td>      Inst.addOperand(MCOperand::createImm(<var>16</var>));</td></tr>
<tr><th id="1459">1459</th><td>      <b>break</b>;</td></tr>
<tr><th id="1460">1460</th><td>    <b>case</b> CVT_imm_95_48:</td></tr>
<tr><th id="1461">1461</th><td>      Inst.addOperand(MCOperand::createImm(<var>48</var>));</td></tr>
<tr><th id="1462">1462</th><td>      <b>break</b>;</td></tr>
<tr><th id="1463">1463</th><td>    <b>case</b> CVT_imm_95_30:</td></tr>
<tr><th id="1464">1464</th><td>      Inst.addOperand(MCOperand::createImm(<var>30</var>));</td></tr>
<tr><th id="1465">1465</th><td>      <b>break</b>;</td></tr>
<tr><th id="1466">1466</th><td>    <b>case</b> CVT_imm_95_62:</td></tr>
<tr><th id="1467">1467</th><td>      Inst.addOperand(MCOperand::createImm(<var>62</var>));</td></tr>
<tr><th id="1468">1468</th><td>      <b>break</b>;</td></tr>
<tr><th id="1469">1469</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="1470">1470</th><td>      Inst.addOperand(MCOperand::createImm(<var>6</var>));</td></tr>
<tr><th id="1471">1471</th><td>      <b>break</b>;</td></tr>
<tr><th id="1472">1472</th><td>    <b>case</b> CVT_imm_95_14:</td></tr>
<tr><th id="1473">1473</th><td>      Inst.addOperand(MCOperand::createImm(<var>14</var>));</td></tr>
<tr><th id="1474">1474</th><td>      <b>break</b>;</td></tr>
<tr><th id="1475">1475</th><td>    <b>case</b> CVT_imm_95_32:</td></tr>
<tr><th id="1476">1476</th><td>      Inst.addOperand(MCOperand::createImm(<var>32</var>));</td></tr>
<tr><th id="1477">1477</th><td>      <b>break</b>;</td></tr>
<tr><th id="1478">1478</th><td>    <b>case</b> CVT_imm_95_28:</td></tr>
<tr><th id="1479">1479</th><td>      Inst.addOperand(MCOperand::createImm(<var>28</var>));</td></tr>
<tr><th id="1480">1480</th><td>      <b>break</b>;</td></tr>
<tr><th id="1481">1481</th><td>    <b>case</b> CVT_imm_95_60:</td></tr>
<tr><th id="1482">1482</th><td>      Inst.addOperand(MCOperand::createImm(<var>60</var>));</td></tr>
<tr><th id="1483">1483</th><td>      <b>break</b>;</td></tr>
<tr><th id="1484">1484</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="1485">1485</th><td>      Inst.addOperand(MCOperand::createImm(<var>4</var>));</td></tr>
<tr><th id="1486">1486</th><td>      <b>break</b>;</td></tr>
<tr><th id="1487">1487</th><td>    <b>case</b> CVT_imm_95_12:</td></tr>
<tr><th id="1488">1488</th><td>      Inst.addOperand(MCOperand::createImm(<var>12</var>));</td></tr>
<tr><th id="1489">1489</th><td>      <b>break</b>;</td></tr>
<tr><th id="1490">1490</th><td>    <b>case</b> CVT_imm_95_24:</td></tr>
<tr><th id="1491">1491</th><td>      Inst.addOperand(MCOperand::createImm(<var>24</var>));</td></tr>
<tr><th id="1492">1492</th><td>      <b>break</b>;</td></tr>
<tr><th id="1493">1493</th><td>    <b>case</b> CVT_imm_95_56:</td></tr>
<tr><th id="1494">1494</th><td>      Inst.addOperand(MCOperand::createImm(<var>56</var>));</td></tr>
<tr><th id="1495">1495</th><td>      <b>break</b>;</td></tr>
<tr><th id="1496">1496</th><td>    <b>case</b> CVT_imm_95_8:</td></tr>
<tr><th id="1497">1497</th><td>      Inst.addOperand(MCOperand::createImm(<var>8</var>));</td></tr>
<tr><th id="1498">1498</th><td>      <b>break</b>;</td></tr>
<tr><th id="1499">1499</th><td>    <b>case</b> CVT_imm_95_3072:</td></tr>
<tr><th id="1500">1500</th><td>      Inst.addOperand(MCOperand::createImm(<var>3072</var>));</td></tr>
<tr><th id="1501">1501</th><td>      <b>break</b>;</td></tr>
<tr><th id="1502">1502</th><td>    <b>case</b> CVT_imm_95_3200:</td></tr>
<tr><th id="1503">1503</th><td>      Inst.addOperand(MCOperand::createImm(<var>3200</var>));</td></tr>
<tr><th id="1504">1504</th><td>      <b>break</b>;</td></tr>
<tr><th id="1505">1505</th><td>    <b>case</b> CVT_imm_95_3074:</td></tr>
<tr><th id="1506">1506</th><td>      Inst.addOperand(MCOperand::createImm(<var>3074</var>));</td></tr>
<tr><th id="1507">1507</th><td>      <b>break</b>;</td></tr>
<tr><th id="1508">1508</th><td>    <b>case</b> CVT_imm_95_3202:</td></tr>
<tr><th id="1509">1509</th><td>      Inst.addOperand(MCOperand::createImm(<var>3202</var>));</td></tr>
<tr><th id="1510">1510</th><td>      <b>break</b>;</td></tr>
<tr><th id="1511">1511</th><td>    <b>case</b> CVT_imm_95_3073:</td></tr>
<tr><th id="1512">1512</th><td>      Inst.addOperand(MCOperand::createImm(<var>3073</var>));</td></tr>
<tr><th id="1513">1513</th><td>      <b>break</b>;</td></tr>
<tr><th id="1514">1514</th><td>    <b>case</b> CVT_imm_95_3201:</td></tr>
<tr><th id="1515">1515</th><td>      Inst.addOperand(MCOperand::createImm(<var>3201</var>));</td></tr>
<tr><th id="1516">1516</th><td>      <b>break</b>;</td></tr>
<tr><th id="1517">1517</th><td>    <b>case</b> CVT_95_addRegOperands_95_defaultMaskRegOp:</td></tr>
<tr><th id="1518">1518</th><td>      <b>if</b> (OptionalOperandsMask[*(p + <var>1</var>) - <var>1</var>]) {</td></tr>
<tr><th id="1519">1519</th><td>        defaultMaskRegOp()-&gt;addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1520">1520</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1521">1521</th><td>        <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1522">1522</th><td>      }</td></tr>
<tr><th id="1523">1523</th><td>      <b>break</b>;</td></tr>
<tr><th id="1524">1524</th><td>    <b>case</b> CVT_95_addVTypeIOperands:</td></tr>
<tr><th id="1525">1525</th><td>      <b>static_cast</b>&lt;RISCVOperand &amp;&gt;(*Operands[OpIdx]).addVTypeIOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1526">1526</th><td>      <b>break</b>;</td></tr>
<tr><th id="1527">1527</th><td>    <b>case</b> CVT_imm_95_255:</td></tr>
<tr><th id="1528">1528</th><td>      Inst.addOperand(MCOperand::createImm(<var>255</var>));</td></tr>
<tr><th id="1529">1529</th><td>      <b>break</b>;</td></tr>
<tr><th id="1530">1530</th><td>    }</td></tr>
<tr><th id="1531">1531</th><td>  }</td></tr>
<tr><th id="1532">1532</th><td>}</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td><em>void</em> RISCVAsmParser::</td></tr>
<tr><th id="1535">1535</th><td>convertToMapAndConstraints(<em>unsigned</em> Kind,</td></tr>
<tr><th id="1536">1536</th><td>                           <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="1537">1537</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="1538">1538</th><td>  <em>unsigned</em> NumMCOperands = <var>0</var>;</td></tr>
<tr><th id="1539">1539</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="1540">1540</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="1541">1541</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="1542">1542</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="1543">1543</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="1544">1544</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1545">1545</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="1546">1546</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1547">1547</th><td>      <b>break</b>;</td></tr>
<tr><th id="1548">1548</th><td>    <b>case</b> CVT_Tied:</td></tr>
<tr><th id="1549">1549</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1550">1550</th><td>      <b>break</b>;</td></tr>
<tr><th id="1551">1551</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="1552">1552</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1553">1553</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="1554">1554</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1555">1555</th><td>      <b>break</b>;</td></tr>
<tr><th id="1556">1556</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="1557">1557</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1558">1558</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1559">1559</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1560">1560</th><td>      <b>break</b>;</td></tr>
<tr><th id="1561">1561</th><td>    <b>case</b> CVT_95_addRegOperands:</td></tr>
<tr><th id="1562">1562</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1563">1563</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1564">1564</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1565">1565</th><td>      <b>break</b>;</td></tr>
<tr><th id="1566">1566</th><td>    <b>case</b> CVT_regX0:</td></tr>
<tr><th id="1567">1567</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1568">1568</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1569">1569</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1570">1570</th><td>      <b>break</b>;</td></tr>
<tr><th id="1571">1571</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="1572">1572</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1573">1573</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1574">1574</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1575">1575</th><td>      <b>break</b>;</td></tr>
<tr><th id="1576">1576</th><td>    <b>case</b> CVT_95_addCSRSystemRegisterOperands:</td></tr>
<tr><th id="1577">1577</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1578">1578</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1579">1579</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1580">1580</th><td>      <b>break</b>;</td></tr>
<tr><th id="1581">1581</th><td>    <b>case</b> CVT_imm_95_7:</td></tr>
<tr><th id="1582">1582</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1583">1583</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1584">1584</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1585">1585</th><td>      <b>break</b>;</td></tr>
<tr><th id="1586">1586</th><td>    <b>case</b> CVT_95_addFRMArgOperands:</td></tr>
<tr><th id="1587">1587</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1588">1588</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1589">1589</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1590">1590</th><td>      <b>break</b>;</td></tr>
<tr><th id="1591">1591</th><td>    <b>case</b> CVT_imm_95_15:</td></tr>
<tr><th id="1592">1592</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1593">1593</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1594">1594</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1595">1595</th><td>      <b>break</b>;</td></tr>
<tr><th id="1596">1596</th><td>    <b>case</b> CVT_95_addFenceArgOperands:</td></tr>
<tr><th id="1597">1597</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1598">1598</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1599">1599</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1600">1600</th><td>      <b>break</b>;</td></tr>
<tr><th id="1601">1601</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="1602">1602</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1603">1603</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1604">1604</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1605">1605</th><td>      <b>break</b>;</td></tr>
<tr><th id="1606">1606</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="1607">1607</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1608">1608</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1609">1609</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1610">1610</th><td>      <b>break</b>;</td></tr>
<tr><th id="1611">1611</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="1612">1612</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1613">1613</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1614">1614</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1615">1615</th><td>      <b>break</b>;</td></tr>
<tr><th id="1616">1616</th><td>    <b>case</b> CVT_regX1:</td></tr>
<tr><th id="1617">1617</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1618">1618</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1619">1619</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1620">1620</th><td>      <b>break</b>;</td></tr>
<tr><th id="1621">1621</th><td>    <b>case</b> CVT_imm_95__MINUS_1:</td></tr>
<tr><th id="1622">1622</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1623">1623</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1624">1624</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1625">1625</th><td>      <b>break</b>;</td></tr>
<tr><th id="1626">1626</th><td>    <b>case</b> CVT_imm_95_31:</td></tr>
<tr><th id="1627">1627</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1628">1628</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1629">1629</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1630">1630</th><td>      <b>break</b>;</td></tr>
<tr><th id="1631">1631</th><td>    <b>case</b> CVT_imm_95_63:</td></tr>
<tr><th id="1632">1632</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1633">1633</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1634">1634</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1635">1635</th><td>      <b>break</b>;</td></tr>
<tr><th id="1636">1636</th><td>    <b>case</b> CVT_imm_95_16:</td></tr>
<tr><th id="1637">1637</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1638">1638</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1639">1639</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1640">1640</th><td>      <b>break</b>;</td></tr>
<tr><th id="1641">1641</th><td>    <b>case</b> CVT_imm_95_48:</td></tr>
<tr><th id="1642">1642</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1643">1643</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1644">1644</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1645">1645</th><td>      <b>break</b>;</td></tr>
<tr><th id="1646">1646</th><td>    <b>case</b> CVT_imm_95_30:</td></tr>
<tr><th id="1647">1647</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1648">1648</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1649">1649</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1650">1650</th><td>      <b>break</b>;</td></tr>
<tr><th id="1651">1651</th><td>    <b>case</b> CVT_imm_95_62:</td></tr>
<tr><th id="1652">1652</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1653">1653</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1654">1654</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1655">1655</th><td>      <b>break</b>;</td></tr>
<tr><th id="1656">1656</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="1657">1657</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1658">1658</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1659">1659</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1660">1660</th><td>      <b>break</b>;</td></tr>
<tr><th id="1661">1661</th><td>    <b>case</b> CVT_imm_95_14:</td></tr>
<tr><th id="1662">1662</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1663">1663</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1664">1664</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1665">1665</th><td>      <b>break</b>;</td></tr>
<tr><th id="1666">1666</th><td>    <b>case</b> CVT_imm_95_32:</td></tr>
<tr><th id="1667">1667</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1668">1668</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1669">1669</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1670">1670</th><td>      <b>break</b>;</td></tr>
<tr><th id="1671">1671</th><td>    <b>case</b> CVT_imm_95_28:</td></tr>
<tr><th id="1672">1672</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1673">1673</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1674">1674</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1675">1675</th><td>      <b>break</b>;</td></tr>
<tr><th id="1676">1676</th><td>    <b>case</b> CVT_imm_95_60:</td></tr>
<tr><th id="1677">1677</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1678">1678</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1679">1679</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1680">1680</th><td>      <b>break</b>;</td></tr>
<tr><th id="1681">1681</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="1682">1682</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1683">1683</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1684">1684</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1685">1685</th><td>      <b>break</b>;</td></tr>
<tr><th id="1686">1686</th><td>    <b>case</b> CVT_imm_95_12:</td></tr>
<tr><th id="1687">1687</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1688">1688</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1689">1689</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1690">1690</th><td>      <b>break</b>;</td></tr>
<tr><th id="1691">1691</th><td>    <b>case</b> CVT_imm_95_24:</td></tr>
<tr><th id="1692">1692</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1693">1693</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1694">1694</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1695">1695</th><td>      <b>break</b>;</td></tr>
<tr><th id="1696">1696</th><td>    <b>case</b> CVT_imm_95_56:</td></tr>
<tr><th id="1697">1697</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1698">1698</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1699">1699</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1700">1700</th><td>      <b>break</b>;</td></tr>
<tr><th id="1701">1701</th><td>    <b>case</b> CVT_imm_95_8:</td></tr>
<tr><th id="1702">1702</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1703">1703</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1704">1704</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1705">1705</th><td>      <b>break</b>;</td></tr>
<tr><th id="1706">1706</th><td>    <b>case</b> CVT_imm_95_3072:</td></tr>
<tr><th id="1707">1707</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1708">1708</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1709">1709</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1710">1710</th><td>      <b>break</b>;</td></tr>
<tr><th id="1711">1711</th><td>    <b>case</b> CVT_imm_95_3200:</td></tr>
<tr><th id="1712">1712</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1713">1713</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1714">1714</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1715">1715</th><td>      <b>break</b>;</td></tr>
<tr><th id="1716">1716</th><td>    <b>case</b> CVT_imm_95_3074:</td></tr>
<tr><th id="1717">1717</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1718">1718</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1719">1719</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1720">1720</th><td>      <b>break</b>;</td></tr>
<tr><th id="1721">1721</th><td>    <b>case</b> CVT_imm_95_3202:</td></tr>
<tr><th id="1722">1722</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1723">1723</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1724">1724</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1725">1725</th><td>      <b>break</b>;</td></tr>
<tr><th id="1726">1726</th><td>    <b>case</b> CVT_imm_95_3073:</td></tr>
<tr><th id="1727">1727</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1728">1728</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1729">1729</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1730">1730</th><td>      <b>break</b>;</td></tr>
<tr><th id="1731">1731</th><td>    <b>case</b> CVT_imm_95_3201:</td></tr>
<tr><th id="1732">1732</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1733">1733</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1734">1734</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1735">1735</th><td>      <b>break</b>;</td></tr>
<tr><th id="1736">1736</th><td>    <b>case</b> CVT_95_addRegOperands_95_defaultMaskRegOp:</td></tr>
<tr><th id="1737">1737</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1738">1738</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1739">1739</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1740">1740</th><td>      <b>break</b>;</td></tr>
<tr><th id="1741">1741</th><td>    <b>case</b> CVT_95_addVTypeIOperands:</td></tr>
<tr><th id="1742">1742</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1743">1743</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1744">1744</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1745">1745</th><td>      <b>break</b>;</td></tr>
<tr><th id="1746">1746</th><td>    <b>case</b> CVT_imm_95_255:</td></tr>
<tr><th id="1747">1747</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1748">1748</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1749">1749</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1750">1750</th><td>      <b>break</b>;</td></tr>
<tr><th id="1751">1751</th><td>    }</td></tr>
<tr><th id="1752">1752</th><td>  }</td></tr>
<tr><th id="1753">1753</th><td>}</td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td><b>namespace</b> {</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td><i class="doc">/// MatchClassKind - The kinds of classes which participate in</i></td></tr>
<tr><th id="1758">1758</th><td><i class="doc">/// instruction matching.</i></td></tr>
<tr><th id="1759">1759</th><td><b>enum</b> MatchClassKind {</td></tr>
<tr><th id="1760">1760</th><td>  InvalidMatchClass = <var>0</var>,</td></tr>
<tr><th id="1761">1761</th><td>  OptionalMatchClass = <var>1</var>,</td></tr>
<tr><th id="1762">1762</th><td>  MCK__40_, <i>// '('</i></td></tr>
<tr><th id="1763">1763</th><td>  MCK__41_, <i>// ')'</i></td></tr>
<tr><th id="1764">1764</th><td>  MCK_LAST_TOKEN = MCK__41_,</td></tr>
<tr><th id="1765">1765</th><td>  MCK_Reg55, <i>// derived register class</i></td></tr>
<tr><th id="1766">1766</th><td>  MCK_Reg52, <i>// derived register class</i></td></tr>
<tr><th id="1767">1767</th><td>  MCK_Reg49, <i>// derived register class</i></td></tr>
<tr><th id="1768">1768</th><td>  MCK_Reg46, <i>// derived register class</i></td></tr>
<tr><th id="1769">1769</th><td>  MCK_Reg43, <i>// derived register class</i></td></tr>
<tr><th id="1770">1770</th><td>  MCK_Reg40, <i>// derived register class</i></td></tr>
<tr><th id="1771">1771</th><td>  MCK_Reg37, <i>// derived register class</i></td></tr>
<tr><th id="1772">1772</th><td>  MCK_Reg34, <i>// derived register class</i></td></tr>
<tr><th id="1773">1773</th><td>  MCK_Reg31, <i>// derived register class</i></td></tr>
<tr><th id="1774">1774</th><td>  MCK_Reg28, <i>// derived register class</i></td></tr>
<tr><th id="1775">1775</th><td>  MCK_Reg25, <i>// derived register class</i></td></tr>
<tr><th id="1776">1776</th><td>  MCK_Reg22, <i>// derived register class</i></td></tr>
<tr><th id="1777">1777</th><td>  MCK_Reg19, <i>// derived register class</i></td></tr>
<tr><th id="1778">1778</th><td>  MCK_Reg16, <i>// derived register class</i></td></tr>
<tr><th id="1779">1779</th><td>  MCK_GPRX0, <i>// register class 'GPRX0,X0'</i></td></tr>
<tr><th id="1780">1780</th><td>  MCK_SP, <i>// register class 'SP'</i></td></tr>
<tr><th id="1781">1781</th><td>  MCK_VMV0, <i>// register class 'VMV0,V0'</i></td></tr>
<tr><th id="1782">1782</th><td>  MCK_VRM8NoV0, <i>// register class 'VRM8NoV0'</i></td></tr>
<tr><th id="1783">1783</th><td>  MCK_VRM8, <i>// register class 'VRM8'</i></td></tr>
<tr><th id="1784">1784</th><td>  MCK_Reg33, <i>// derived register class</i></td></tr>
<tr><th id="1785">1785</th><td>  MCK_Reg7, <i>// derived register class</i></td></tr>
<tr><th id="1786">1786</th><td>  MCK_VRM4NoV0, <i>// register class 'VRM4NoV0'</i></td></tr>
<tr><th id="1787">1787</th><td>  MCK_VRN2M4, <i>// register class 'VRN2M4'</i></td></tr>
<tr><th id="1788">1788</th><td>  MCK_FPR32C, <i>// register class 'FPR32C'</i></td></tr>
<tr><th id="1789">1789</th><td>  MCK_FPR64C, <i>// register class 'FPR64C'</i></td></tr>
<tr><th id="1790">1790</th><td>  MCK_GPRC, <i>// register class 'GPRC'</i></td></tr>
<tr><th id="1791">1791</th><td>  MCK_VRM4, <i>// register class 'VRM4'</i></td></tr>
<tr><th id="1792">1792</th><td>  MCK_Reg45, <i>// derived register class</i></td></tr>
<tr><th id="1793">1793</th><td>  MCK_Reg39, <i>// derived register class</i></td></tr>
<tr><th id="1794">1794</th><td>  MCK_VRN4M2, <i>// register class 'VRN4M2'</i></td></tr>
<tr><th id="1795">1795</th><td>  MCK_Reg30, <i>// derived register class</i></td></tr>
<tr><th id="1796">1796</th><td>  MCK_VRN3M2, <i>// register class 'VRN3M2'</i></td></tr>
<tr><th id="1797">1797</th><td>  MCK_GPRTC, <i>// register class 'GPRTC'</i></td></tr>
<tr><th id="1798">1798</th><td>  MCK_VRM2NoV0, <i>// register class 'VRM2NoV0'</i></td></tr>
<tr><th id="1799">1799</th><td>  MCK_VRN2M2, <i>// register class 'VRN2M2'</i></td></tr>
<tr><th id="1800">1800</th><td>  MCK_VRM2, <i>// register class 'VRM2'</i></td></tr>
<tr><th id="1801">1801</th><td>  MCK_Reg57, <i>// derived register class</i></td></tr>
<tr><th id="1802">1802</th><td>  MCK_Reg54, <i>// derived register class</i></td></tr>
<tr><th id="1803">1803</th><td>  MCK_VRN8M1, <i>// register class 'VRN8M1'</i></td></tr>
<tr><th id="1804">1804</th><td>  MCK_Reg51, <i>// derived register class</i></td></tr>
<tr><th id="1805">1805</th><td>  MCK_VRN7M1, <i>// register class 'VRN7M1'</i></td></tr>
<tr><th id="1806">1806</th><td>  MCK_Reg48, <i>// derived register class</i></td></tr>
<tr><th id="1807">1807</th><td>  MCK_VRN6M1, <i>// register class 'VRN6M1'</i></td></tr>
<tr><th id="1808">1808</th><td>  MCK_Reg42, <i>// derived register class</i></td></tr>
<tr><th id="1809">1809</th><td>  MCK_VRN5M1, <i>// register class 'VRN5M1'</i></td></tr>
<tr><th id="1810">1810</th><td>  MCK_Reg36, <i>// derived register class</i></td></tr>
<tr><th id="1811">1811</th><td>  MCK_VRN4M1, <i>// register class 'VRN4M1'</i></td></tr>
<tr><th id="1812">1812</th><td>  MCK_Reg27, <i>// derived register class</i></td></tr>
<tr><th id="1813">1813</th><td>  MCK_GPRNoX0X2, <i>// register class 'GPRNoX0X2'</i></td></tr>
<tr><th id="1814">1814</th><td>  MCK_VRN3M1, <i>// register class 'VRN3M1'</i></td></tr>
<tr><th id="1815">1815</th><td>  MCK_GPRNoX0, <i>// register class 'GPRNoX0'</i></td></tr>
<tr><th id="1816">1816</th><td>  MCK_VRN2M1, <i>// register class 'VRN2M1'</i></td></tr>
<tr><th id="1817">1817</th><td>  MCK_VRNoV0, <i>// register class 'VRNoV0'</i></td></tr>
<tr><th id="1818">1818</th><td>  MCK_FPR16, <i>// register class 'FPR16'</i></td></tr>
<tr><th id="1819">1819</th><td>  MCK_FPR32, <i>// register class 'FPR32'</i></td></tr>
<tr><th id="1820">1820</th><td>  MCK_FPR64, <i>// register class 'FPR64'</i></td></tr>
<tr><th id="1821">1821</th><td>  MCK_GPR, <i>// register class 'GPR'</i></td></tr>
<tr><th id="1822">1822</th><td>  MCK_VR, <i>// register class 'VR'</i></td></tr>
<tr><th id="1823">1823</th><td>  MCK_LAST_REGISTER = MCK_VR,</td></tr>
<tr><th id="1824">1824</th><td>  MCK_AtomicMemOpOperand, <i>// user defined class 'AtomicMemOpOperand'</i></td></tr>
<tr><th id="1825">1825</th><td>  MCK_BareSymbol, <i>// user defined class 'BareSymbol'</i></td></tr>
<tr><th id="1826">1826</th><td>  MCK_CLUIImm, <i>// user defined class 'CLUIImmAsmOperand'</i></td></tr>
<tr><th id="1827">1827</th><td>  MCK_CSRSystemRegister, <i>// user defined class 'CSRSystemRegister'</i></td></tr>
<tr><th id="1828">1828</th><td>  MCK_CallSymbol, <i>// user defined class 'CallSymbol'</i></td></tr>
<tr><th id="1829">1829</th><td>  MCK_FRMArg, <i>// user defined class 'FRMArg'</i></td></tr>
<tr><th id="1830">1830</th><td>  MCK_FenceArg, <i>// user defined class 'FenceArg'</i></td></tr>
<tr><th id="1831">1831</th><td>  MCK_Imm, <i>// user defined class 'ImmAsmOperand'</i></td></tr>
<tr><th id="1832">1832</th><td>  MCK_ImmZero, <i>// user defined class 'ImmZeroAsmOperand'</i></td></tr>
<tr><th id="1833">1833</th><td>  MCK_PseudoJumpSymbol, <i>// user defined class 'PseudoJumpSymbol'</i></td></tr>
<tr><th id="1834">1834</th><td>  MCK_SImm5Plus1, <i>// user defined class 'SImm5Plus1AsmOperand'</i></td></tr>
<tr><th id="1835">1835</th><td>  MCK_SImm21Lsb0JAL, <i>// user defined class 'Simm21Lsb0JALAsmOperand'</i></td></tr>
<tr><th id="1836">1836</th><td>  MCK_TPRelAddSymbol, <i>// user defined class 'TPRelAddSymbol'</i></td></tr>
<tr><th id="1837">1837</th><td>  MCK_UImmLog2XLen, <i>// user defined class 'UImmLog2XLenAsmOperand'</i></td></tr>
<tr><th id="1838">1838</th><td>  MCK_UImmLog2XLenHalf, <i>// user defined class 'UImmLog2XLenHalfAsmOperand'</i></td></tr>
<tr><th id="1839">1839</th><td>  MCK_UImmLog2XLenNonZero, <i>// user defined class 'UImmLog2XLenNonZeroAsmOperand'</i></td></tr>
<tr><th id="1840">1840</th><td>  MCK_RVVMaskRegOpOperand, <i>// user defined class 'VMaskAsmOperand'</i></td></tr>
<tr><th id="1841">1841</th><td>  MCK_VTypeI, <i>// user defined class 'VTypeIAsmOperand'</i></td></tr>
<tr><th id="1842">1842</th><td>  MCK_UImm5, <i>// user defined class 'anonymous_2625'</i></td></tr>
<tr><th id="1843">1843</th><td>  MCK_SImm12, <i>// user defined class 'anonymous_2626'</i></td></tr>
<tr><th id="1844">1844</th><td>  MCK_SImm13Lsb0, <i>// user defined class 'anonymous_2627'</i></td></tr>
<tr><th id="1845">1845</th><td>  MCK_UImm20LUI, <i>// user defined class 'anonymous_2628'</i></td></tr>
<tr><th id="1846">1846</th><td>  MCK_UImm20AUIPC, <i>// user defined class 'anonymous_2629'</i></td></tr>
<tr><th id="1847">1847</th><td>  MCK_ImmXLenLI, <i>// user defined class 'anonymous_2630'</i></td></tr>
<tr><th id="1848">1848</th><td>  MCK_SImm6, <i>// user defined class 'anonymous_3289'</i></td></tr>
<tr><th id="1849">1849</th><td>  MCK_SImm6NonZero, <i>// user defined class 'anonymous_3290'</i></td></tr>
<tr><th id="1850">1850</th><td>  MCK_UImm7Lsb00, <i>// user defined class 'anonymous_3291'</i></td></tr>
<tr><th id="1851">1851</th><td>  MCK_UImm8Lsb00, <i>// user defined class 'anonymous_3292'</i></td></tr>
<tr><th id="1852">1852</th><td>  MCK_UImm8Lsb000, <i>// user defined class 'anonymous_3293'</i></td></tr>
<tr><th id="1853">1853</th><td>  MCK_SImm9Lsb0, <i>// user defined class 'anonymous_3294'</i></td></tr>
<tr><th id="1854">1854</th><td>  MCK_UImm9Lsb000, <i>// user defined class 'anonymous_3295'</i></td></tr>
<tr><th id="1855">1855</th><td>  MCK_UImm10Lsb00NonZero, <i>// user defined class 'anonymous_3296'</i></td></tr>
<tr><th id="1856">1856</th><td>  MCK_SImm10Lsb0000NonZero, <i>// user defined class 'anonymous_3297'</i></td></tr>
<tr><th id="1857">1857</th><td>  MCK_SImm12Lsb0, <i>// user defined class 'anonymous_3298'</i></td></tr>
<tr><th id="1858">1858</th><td>  MCK_SImm5, <i>// user defined class 'anonymous_3570'</i></td></tr>
<tr><th id="1859">1859</th><td>  NumMatchClassKinds</td></tr>
<tr><th id="1860">1860</th><td>};</td></tr>
<tr><th id="1861">1861</th><td></td></tr>
<tr><th id="1862">1862</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1863">1863</th><td></td></tr>
<tr><th id="1864">1864</th><td><em>static</em> <em>unsigned</em> getDiagKindFromRegisterClass(MatchClassKind RegisterClass) {</td></tr>
<tr><th id="1865">1865</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="1866">1866</th><td>}</td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td><em>static</em> MatchClassKind matchTokenString(StringRef Name) {</td></tr>
<tr><th id="1869">1869</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="1870">1870</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1871">1871</th><td>  <b>case</b> <var>1</var>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1872">1872</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="1873">1873</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1874">1874</th><td>    <b>case</b> <kbd>'('</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1875">1875</th><td>      <b>return</b> MCK__40_;	 <i>// "("</i></td></tr>
<tr><th id="1876">1876</th><td>    <b>case</b> <kbd>')'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1877">1877</th><td>      <b>return</b> MCK__41_;	 <i>// ")"</i></td></tr>
<tr><th id="1878">1878</th><td>    }</td></tr>
<tr><th id="1879">1879</th><td>    <b>break</b>;</td></tr>
<tr><th id="1880">1880</th><td>  }</td></tr>
<tr><th id="1881">1881</th><td>  <b>return</b> InvalidMatchClass;</td></tr>
<tr><th id="1882">1882</th><td>}</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><i class="doc">/// isSubclass - Compute whether<span class="command"> \p</span> <span class="arg">A</span> is a subclass of<span class="command"> \p</span> <span class="arg">B.</span></i></td></tr>
<tr><th id="1885">1885</th><td><em>static</em> <em>bool</em> isSubclass(MatchClassKind A, MatchClassKind B) {</td></tr>
<tr><th id="1886">1886</th><td>  <b>if</b> (A == B)</td></tr>
<tr><th id="1887">1887</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td>  <b>switch</b> (A) {</td></tr>
<tr><th id="1890">1890</th><td>  <b>default</b>:</td></tr>
<tr><th id="1891">1891</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td>  <b>case</b> MCK_Reg55:</td></tr>
<tr><th id="1894">1894</th><td>    <b>return</b> B == MCK_VRN8M1;</td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td>  <b>case</b> MCK_Reg52:</td></tr>
<tr><th id="1897">1897</th><td>    <b>return</b> B == MCK_VRN7M1;</td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td>  <b>case</b> MCK_Reg49:</td></tr>
<tr><th id="1900">1900</th><td>    <b>return</b> B == MCK_VRN6M1;</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td>  <b>case</b> MCK_Reg46:</td></tr>
<tr><th id="1903">1903</th><td>    <b>return</b> B == MCK_VRN5M1;</td></tr>
<tr><th id="1904">1904</th><td></td></tr>
<tr><th id="1905">1905</th><td>  <b>case</b> MCK_Reg43:</td></tr>
<tr><th id="1906">1906</th><td>    <b>return</b> B == MCK_VRN4M2;</td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td>  <b>case</b> MCK_Reg40:</td></tr>
<tr><th id="1909">1909</th><td>    <b>return</b> B == MCK_VRN4M1;</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td>  <b>case</b> MCK_Reg37:</td></tr>
<tr><th id="1912">1912</th><td>    <b>return</b> B == MCK_VRN3M2;</td></tr>
<tr><th id="1913">1913</th><td></td></tr>
<tr><th id="1914">1914</th><td>  <b>case</b> MCK_Reg34:</td></tr>
<tr><th id="1915">1915</th><td>    <b>return</b> B == MCK_VRN3M1;</td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td>  <b>case</b> MCK_Reg31:</td></tr>
<tr><th id="1918">1918</th><td>    <b>return</b> B == MCK_VRN2M4;</td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td>  <b>case</b> MCK_Reg28:</td></tr>
<tr><th id="1921">1921</th><td>    <b>return</b> B == MCK_VRN2M2;</td></tr>
<tr><th id="1922">1922</th><td></td></tr>
<tr><th id="1923">1923</th><td>  <b>case</b> MCK_Reg25:</td></tr>
<tr><th id="1924">1924</th><td>    <b>return</b> B == MCK_VRN2M1;</td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td>  <b>case</b> MCK_Reg22:</td></tr>
<tr><th id="1927">1927</th><td>    <b>return</b> B == MCK_VRM8;</td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td>  <b>case</b> MCK_Reg19:</td></tr>
<tr><th id="1930">1930</th><td>    <b>return</b> B == MCK_VRM4;</td></tr>
<tr><th id="1931">1931</th><td></td></tr>
<tr><th id="1932">1932</th><td>  <b>case</b> MCK_Reg16:</td></tr>
<tr><th id="1933">1933</th><td>    <b>return</b> B == MCK_VRM2;</td></tr>
<tr><th id="1934">1934</th><td></td></tr>
<tr><th id="1935">1935</th><td>  <b>case</b> MCK_GPRX0:</td></tr>
<tr><th id="1936">1936</th><td>    <b>return</b> B == MCK_GPR;</td></tr>
<tr><th id="1937">1937</th><td></td></tr>
<tr><th id="1938">1938</th><td>  <b>case</b> MCK_SP:</td></tr>
<tr><th id="1939">1939</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="1940">1940</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1941">1941</th><td>    <b>case</b> MCK_GPRNoX0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1942">1942</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1943">1943</th><td>    }</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td>  <b>case</b> MCK_VMV0:</td></tr>
<tr><th id="1946">1946</th><td>    <b>return</b> B == MCK_VR;</td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td>  <b>case</b> MCK_VRM8NoV0:</td></tr>
<tr><th id="1949">1949</th><td>    <b>return</b> B == MCK_VRM8;</td></tr>
<tr><th id="1950">1950</th><td></td></tr>
<tr><th id="1951">1951</th><td>  <b>case</b> MCK_Reg33:</td></tr>
<tr><th id="1952">1952</th><td>    <b>return</b> B == MCK_VRN2M4;</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td>  <b>case</b> MCK_Reg7:</td></tr>
<tr><th id="1955">1955</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="1956">1956</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1957">1957</th><td>    <b>case</b> MCK_GPRC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1958">1958</th><td>    <b>case</b> MCK_GPRTC: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1959">1959</th><td>    <b>case</b> MCK_GPRNoX0X2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1960">1960</th><td>    <b>case</b> MCK_GPRNoX0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1961">1961</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1962">1962</th><td>    }</td></tr>
<tr><th id="1963">1963</th><td></td></tr>
<tr><th id="1964">1964</th><td>  <b>case</b> MCK_VRM4NoV0:</td></tr>
<tr><th id="1965">1965</th><td>    <b>return</b> B == MCK_VRM4;</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td>  <b>case</b> MCK_FPR32C:</td></tr>
<tr><th id="1968">1968</th><td>    <b>return</b> B == MCK_FPR32;</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>  <b>case</b> MCK_FPR64C:</td></tr>
<tr><th id="1971">1971</th><td>    <b>return</b> B == MCK_FPR64;</td></tr>
<tr><th id="1972">1972</th><td></td></tr>
<tr><th id="1973">1973</th><td>  <b>case</b> MCK_GPRC:</td></tr>
<tr><th id="1974">1974</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="1975">1975</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1976">1976</th><td>    <b>case</b> MCK_GPRNoX0X2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1977">1977</th><td>    <b>case</b> MCK_GPRNoX0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1978">1978</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1979">1979</th><td>    }</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>  <b>case</b> MCK_Reg45:</td></tr>
<tr><th id="1982">1982</th><td>    <b>return</b> B == MCK_VRN4M2;</td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td>  <b>case</b> MCK_Reg39:</td></tr>
<tr><th id="1985">1985</th><td>    <b>return</b> B == MCK_VRN3M2;</td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td>  <b>case</b> MCK_Reg30:</td></tr>
<tr><th id="1988">1988</th><td>    <b>return</b> B == MCK_VRN2M2;</td></tr>
<tr><th id="1989">1989</th><td></td></tr>
<tr><th id="1990">1990</th><td>  <b>case</b> MCK_GPRTC:</td></tr>
<tr><th id="1991">1991</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="1992">1992</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1993">1993</th><td>    <b>case</b> MCK_GPRNoX0X2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1994">1994</th><td>    <b>case</b> MCK_GPRNoX0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1995">1995</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1996">1996</th><td>    }</td></tr>
<tr><th id="1997">1997</th><td></td></tr>
<tr><th id="1998">1998</th><td>  <b>case</b> MCK_VRM2NoV0:</td></tr>
<tr><th id="1999">1999</th><td>    <b>return</b> B == MCK_VRM2;</td></tr>
<tr><th id="2000">2000</th><td></td></tr>
<tr><th id="2001">2001</th><td>  <b>case</b> MCK_Reg57:</td></tr>
<tr><th id="2002">2002</th><td>    <b>return</b> B == MCK_VRN8M1;</td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td>  <b>case</b> MCK_Reg54:</td></tr>
<tr><th id="2005">2005</th><td>    <b>return</b> B == MCK_VRN7M1;</td></tr>
<tr><th id="2006">2006</th><td></td></tr>
<tr><th id="2007">2007</th><td>  <b>case</b> MCK_Reg51:</td></tr>
<tr><th id="2008">2008</th><td>    <b>return</b> B == MCK_VRN6M1;</td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td>  <b>case</b> MCK_Reg48:</td></tr>
<tr><th id="2011">2011</th><td>    <b>return</b> B == MCK_VRN5M1;</td></tr>
<tr><th id="2012">2012</th><td></td></tr>
<tr><th id="2013">2013</th><td>  <b>case</b> MCK_Reg42:</td></tr>
<tr><th id="2014">2014</th><td>    <b>return</b> B == MCK_VRN4M1;</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  <b>case</b> MCK_Reg36:</td></tr>
<tr><th id="2017">2017</th><td>    <b>return</b> B == MCK_VRN3M1;</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td>  <b>case</b> MCK_Reg27:</td></tr>
<tr><th id="2020">2020</th><td>    <b>return</b> B == MCK_VRN2M1;</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>  <b>case</b> MCK_GPRNoX0X2:</td></tr>
<tr><th id="2023">2023</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2024">2024</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2025">2025</th><td>    <b>case</b> MCK_GPRNoX0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2026">2026</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2027">2027</th><td>    }</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td>  <b>case</b> MCK_GPRNoX0:</td></tr>
<tr><th id="2030">2030</th><td>    <b>return</b> B == MCK_GPR;</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td>  <b>case</b> MCK_VRNoV0:</td></tr>
<tr><th id="2033">2033</th><td>    <b>return</b> B == MCK_VR;</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td>  <b>case</b> MCK_RVVMaskRegOpOperand:</td></tr>
<tr><th id="2036">2036</th><td>    <b>return</b> B == OptionalMatchClass;</td></tr>
<tr><th id="2037">2037</th><td>  }</td></tr>
<tr><th id="2038">2038</th><td>}</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td><em>static</em> <em>unsigned</em> validateOperandClass(MCParsedAsmOperand &amp;GOp, MatchClassKind Kind) {</td></tr>
<tr><th id="2041">2041</th><td>  RISCVOperand &amp;Operand = (RISCVOperand &amp;)GOp;</td></tr>
<tr><th id="2042">2042</th><td>  <b>if</b> (Kind == InvalidMatchClass)</td></tr>
<tr><th id="2043">2043</th><td>    <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td>  <b>if</b> (Operand.isToken() &amp;&amp; Kind &lt;= MCK_LAST_TOKEN)</td></tr>
<tr><th id="2046">2046</th><td>    <b>return</b> isSubclass(matchTokenString(Operand.getToken()), Kind) ?</td></tr>
<tr><th id="2047">2047</th><td>             MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="2048">2048</th><td>             MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="2049">2049</th><td></td></tr>
<tr><th id="2050">2050</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="2051">2051</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2052">2052</th><td>  <i>// 'AtomicMemOpOperand' class</i></td></tr>
<tr><th id="2053">2053</th><td>  <b>case</b> MCK_AtomicMemOpOperand: {</td></tr>
<tr><th id="2054">2054</th><td>    DiagnosticPredicate DP(Operand.isGPR());</td></tr>
<tr><th id="2055">2055</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2056">2056</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2057">2057</th><td>    <b>break</b>;</td></tr>
<tr><th id="2058">2058</th><td>    }</td></tr>
<tr><th id="2059">2059</th><td>  <i>// 'BareSymbol' class</i></td></tr>
<tr><th id="2060">2060</th><td>  <b>case</b> MCK_BareSymbol: {</td></tr>
<tr><th id="2061">2061</th><td>    DiagnosticPredicate DP(Operand.isBareSymbol());</td></tr>
<tr><th id="2062">2062</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2063">2063</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2064">2064</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2065">2065</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidBareSymbol;</td></tr>
<tr><th id="2066">2066</th><td>    <b>break</b>;</td></tr>
<tr><th id="2067">2067</th><td>    }</td></tr>
<tr><th id="2068">2068</th><td>  <i>// 'CLUIImm' class</i></td></tr>
<tr><th id="2069">2069</th><td>  <b>case</b> MCK_CLUIImm: {</td></tr>
<tr><th id="2070">2070</th><td>    DiagnosticPredicate DP(Operand.isCLUIImm());</td></tr>
<tr><th id="2071">2071</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2072">2072</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2073">2073</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2074">2074</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidCLUIImm;</td></tr>
<tr><th id="2075">2075</th><td>    <b>break</b>;</td></tr>
<tr><th id="2076">2076</th><td>    }</td></tr>
<tr><th id="2077">2077</th><td>  <i>// 'CSRSystemRegister' class</i></td></tr>
<tr><th id="2078">2078</th><td>  <b>case</b> MCK_CSRSystemRegister: {</td></tr>
<tr><th id="2079">2079</th><td>    DiagnosticPredicate DP(Operand.isCSRSystemRegister());</td></tr>
<tr><th id="2080">2080</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2081">2081</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2082">2082</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2083">2083</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidCSRSystemRegister;</td></tr>
<tr><th id="2084">2084</th><td>    <b>break</b>;</td></tr>
<tr><th id="2085">2085</th><td>    }</td></tr>
<tr><th id="2086">2086</th><td>  <i>// 'CallSymbol' class</i></td></tr>
<tr><th id="2087">2087</th><td>  <b>case</b> MCK_CallSymbol: {</td></tr>
<tr><th id="2088">2088</th><td>    DiagnosticPredicate DP(Operand.isCallSymbol());</td></tr>
<tr><th id="2089">2089</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2090">2090</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2091">2091</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2092">2092</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidCallSymbol;</td></tr>
<tr><th id="2093">2093</th><td>    <b>break</b>;</td></tr>
<tr><th id="2094">2094</th><td>    }</td></tr>
<tr><th id="2095">2095</th><td>  <i>// 'FRMArg' class</i></td></tr>
<tr><th id="2096">2096</th><td>  <b>case</b> MCK_FRMArg: {</td></tr>
<tr><th id="2097">2097</th><td>    DiagnosticPredicate DP(Operand.isFRMArg());</td></tr>
<tr><th id="2098">2098</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2099">2099</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2100">2100</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2101">2101</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidFRMArg;</td></tr>
<tr><th id="2102">2102</th><td>    <b>break</b>;</td></tr>
<tr><th id="2103">2103</th><td>    }</td></tr>
<tr><th id="2104">2104</th><td>  <i>// 'FenceArg' class</i></td></tr>
<tr><th id="2105">2105</th><td>  <b>case</b> MCK_FenceArg: {</td></tr>
<tr><th id="2106">2106</th><td>    DiagnosticPredicate DP(Operand.isFenceArg());</td></tr>
<tr><th id="2107">2107</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2108">2108</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2109">2109</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2110">2110</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidFenceArg;</td></tr>
<tr><th id="2111">2111</th><td>    <b>break</b>;</td></tr>
<tr><th id="2112">2112</th><td>    }</td></tr>
<tr><th id="2113">2113</th><td>  <i>// 'Imm' class</i></td></tr>
<tr><th id="2114">2114</th><td>  <b>case</b> MCK_Imm: {</td></tr>
<tr><th id="2115">2115</th><td>    DiagnosticPredicate DP(Operand.isImm());</td></tr>
<tr><th id="2116">2116</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2117">2117</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2118">2118</th><td>    <b>break</b>;</td></tr>
<tr><th id="2119">2119</th><td>    }</td></tr>
<tr><th id="2120">2120</th><td>  <i>// 'ImmZero' class</i></td></tr>
<tr><th id="2121">2121</th><td>  <b>case</b> MCK_ImmZero: {</td></tr>
<tr><th id="2122">2122</th><td>    DiagnosticPredicate DP(Operand.isImmZero());</td></tr>
<tr><th id="2123">2123</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2124">2124</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2125">2125</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2126">2126</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidImmZero;</td></tr>
<tr><th id="2127">2127</th><td>    <b>break</b>;</td></tr>
<tr><th id="2128">2128</th><td>    }</td></tr>
<tr><th id="2129">2129</th><td>  <i>// 'PseudoJumpSymbol' class</i></td></tr>
<tr><th id="2130">2130</th><td>  <b>case</b> MCK_PseudoJumpSymbol: {</td></tr>
<tr><th id="2131">2131</th><td>    DiagnosticPredicate DP(Operand.isPseudoJumpSymbol());</td></tr>
<tr><th id="2132">2132</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2133">2133</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2134">2134</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2135">2135</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidPseudoJumpSymbol;</td></tr>
<tr><th id="2136">2136</th><td>    <b>break</b>;</td></tr>
<tr><th id="2137">2137</th><td>    }</td></tr>
<tr><th id="2138">2138</th><td>  <i>// 'SImm5Plus1' class</i></td></tr>
<tr><th id="2139">2139</th><td>  <b>case</b> MCK_SImm5Plus1: {</td></tr>
<tr><th id="2140">2140</th><td>    DiagnosticPredicate DP(Operand.isSImm5Plus1());</td></tr>
<tr><th id="2141">2141</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2142">2142</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2143">2143</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2144">2144</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm5Plus1;</td></tr>
<tr><th id="2145">2145</th><td>    <b>break</b>;</td></tr>
<tr><th id="2146">2146</th><td>    }</td></tr>
<tr><th id="2147">2147</th><td>  <i>// 'SImm21Lsb0JAL' class</i></td></tr>
<tr><th id="2148">2148</th><td>  <b>case</b> MCK_SImm21Lsb0JAL: {</td></tr>
<tr><th id="2149">2149</th><td>    DiagnosticPredicate DP(Operand.isSImm21Lsb0JAL());</td></tr>
<tr><th id="2150">2150</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2151">2151</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2152">2152</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2153">2153</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm21Lsb0JAL;</td></tr>
<tr><th id="2154">2154</th><td>    <b>break</b>;</td></tr>
<tr><th id="2155">2155</th><td>    }</td></tr>
<tr><th id="2156">2156</th><td>  <i>// 'TPRelAddSymbol' class</i></td></tr>
<tr><th id="2157">2157</th><td>  <b>case</b> MCK_TPRelAddSymbol: {</td></tr>
<tr><th id="2158">2158</th><td>    DiagnosticPredicate DP(Operand.isTPRelAddSymbol());</td></tr>
<tr><th id="2159">2159</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2160">2160</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2161">2161</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2162">2162</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidTPRelAddSymbol;</td></tr>
<tr><th id="2163">2163</th><td>    <b>break</b>;</td></tr>
<tr><th id="2164">2164</th><td>    }</td></tr>
<tr><th id="2165">2165</th><td>  <i>// 'UImmLog2XLen' class</i></td></tr>
<tr><th id="2166">2166</th><td>  <b>case</b> MCK_UImmLog2XLen: {</td></tr>
<tr><th id="2167">2167</th><td>    DiagnosticPredicate DP(Operand.isUImmLog2XLen());</td></tr>
<tr><th id="2168">2168</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2169">2169</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2170">2170</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2171">2171</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImmLog2XLen;</td></tr>
<tr><th id="2172">2172</th><td>    <b>break</b>;</td></tr>
<tr><th id="2173">2173</th><td>    }</td></tr>
<tr><th id="2174">2174</th><td>  <i>// 'UImmLog2XLenHalf' class</i></td></tr>
<tr><th id="2175">2175</th><td>  <b>case</b> MCK_UImmLog2XLenHalf: {</td></tr>
<tr><th id="2176">2176</th><td>    DiagnosticPredicate DP(Operand.isUImmLog2XLenHalf());</td></tr>
<tr><th id="2177">2177</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2178">2178</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2179">2179</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2180">2180</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImmLog2XLenHalf;</td></tr>
<tr><th id="2181">2181</th><td>    <b>break</b>;</td></tr>
<tr><th id="2182">2182</th><td>    }</td></tr>
<tr><th id="2183">2183</th><td>  <i>// 'UImmLog2XLenNonZero' class</i></td></tr>
<tr><th id="2184">2184</th><td>  <b>case</b> MCK_UImmLog2XLenNonZero: {</td></tr>
<tr><th id="2185">2185</th><td>    DiagnosticPredicate DP(Operand.isUImmLog2XLenNonZero());</td></tr>
<tr><th id="2186">2186</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2187">2187</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2188">2188</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2189">2189</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImmLog2XLenNonZero;</td></tr>
<tr><th id="2190">2190</th><td>    <b>break</b>;</td></tr>
<tr><th id="2191">2191</th><td>    }</td></tr>
<tr><th id="2192">2192</th><td>  <i>// 'RVVMaskRegOpOperand' class</i></td></tr>
<tr><th id="2193">2193</th><td>  <b>case</b> MCK_RVVMaskRegOpOperand: {</td></tr>
<tr><th id="2194">2194</th><td>    DiagnosticPredicate DP(Operand.isV0Reg());</td></tr>
<tr><th id="2195">2195</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2196">2196</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2197">2197</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2198">2198</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidVMaskRegister;</td></tr>
<tr><th id="2199">2199</th><td>    <b>break</b>;</td></tr>
<tr><th id="2200">2200</th><td>    }</td></tr>
<tr><th id="2201">2201</th><td>  <i>// 'VTypeI' class</i></td></tr>
<tr><th id="2202">2202</th><td>  <b>case</b> MCK_VTypeI: {</td></tr>
<tr><th id="2203">2203</th><td>    DiagnosticPredicate DP(Operand.isVTypeI());</td></tr>
<tr><th id="2204">2204</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2205">2205</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2206">2206</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2207">2207</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidVTypeI;</td></tr>
<tr><th id="2208">2208</th><td>    <b>break</b>;</td></tr>
<tr><th id="2209">2209</th><td>    }</td></tr>
<tr><th id="2210">2210</th><td>  <i>// 'UImm5' class</i></td></tr>
<tr><th id="2211">2211</th><td>  <b>case</b> MCK_UImm5: {</td></tr>
<tr><th id="2212">2212</th><td>    DiagnosticPredicate DP(Operand.isUImm5());</td></tr>
<tr><th id="2213">2213</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2214">2214</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2215">2215</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2216">2216</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImm5;</td></tr>
<tr><th id="2217">2217</th><td>    <b>break</b>;</td></tr>
<tr><th id="2218">2218</th><td>    }</td></tr>
<tr><th id="2219">2219</th><td>  <i>// 'SImm12' class</i></td></tr>
<tr><th id="2220">2220</th><td>  <b>case</b> MCK_SImm12: {</td></tr>
<tr><th id="2221">2221</th><td>    DiagnosticPredicate DP(Operand.isSImm12());</td></tr>
<tr><th id="2222">2222</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2223">2223</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2224">2224</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2225">2225</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm12;</td></tr>
<tr><th id="2226">2226</th><td>    <b>break</b>;</td></tr>
<tr><th id="2227">2227</th><td>    }</td></tr>
<tr><th id="2228">2228</th><td>  <i>// 'SImm13Lsb0' class</i></td></tr>
<tr><th id="2229">2229</th><td>  <b>case</b> MCK_SImm13Lsb0: {</td></tr>
<tr><th id="2230">2230</th><td>    DiagnosticPredicate DP(Operand.isSImm13Lsb0());</td></tr>
<tr><th id="2231">2231</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2232">2232</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2233">2233</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2234">2234</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm13Lsb0;</td></tr>
<tr><th id="2235">2235</th><td>    <b>break</b>;</td></tr>
<tr><th id="2236">2236</th><td>    }</td></tr>
<tr><th id="2237">2237</th><td>  <i>// 'UImm20LUI' class</i></td></tr>
<tr><th id="2238">2238</th><td>  <b>case</b> MCK_UImm20LUI: {</td></tr>
<tr><th id="2239">2239</th><td>    DiagnosticPredicate DP(Operand.isUImm20LUI());</td></tr>
<tr><th id="2240">2240</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2241">2241</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2242">2242</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2243">2243</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImm20LUI;</td></tr>
<tr><th id="2244">2244</th><td>    <b>break</b>;</td></tr>
<tr><th id="2245">2245</th><td>    }</td></tr>
<tr><th id="2246">2246</th><td>  <i>// 'UImm20AUIPC' class</i></td></tr>
<tr><th id="2247">2247</th><td>  <b>case</b> MCK_UImm20AUIPC: {</td></tr>
<tr><th id="2248">2248</th><td>    DiagnosticPredicate DP(Operand.isUImm20AUIPC());</td></tr>
<tr><th id="2249">2249</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2250">2250</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2251">2251</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2252">2252</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImm20AUIPC;</td></tr>
<tr><th id="2253">2253</th><td>    <b>break</b>;</td></tr>
<tr><th id="2254">2254</th><td>    }</td></tr>
<tr><th id="2255">2255</th><td>  <i>// 'ImmXLenLI' class</i></td></tr>
<tr><th id="2256">2256</th><td>  <b>case</b> MCK_ImmXLenLI: {</td></tr>
<tr><th id="2257">2257</th><td>    DiagnosticPredicate DP(Operand.isImmXLenLI());</td></tr>
<tr><th id="2258">2258</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2259">2259</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2260">2260</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2261">2261</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidImmXLenLI;</td></tr>
<tr><th id="2262">2262</th><td>    <b>break</b>;</td></tr>
<tr><th id="2263">2263</th><td>    }</td></tr>
<tr><th id="2264">2264</th><td>  <i>// 'SImm6' class</i></td></tr>
<tr><th id="2265">2265</th><td>  <b>case</b> MCK_SImm6: {</td></tr>
<tr><th id="2266">2266</th><td>    DiagnosticPredicate DP(Operand.isSImm6());</td></tr>
<tr><th id="2267">2267</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2268">2268</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2269">2269</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2270">2270</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm6;</td></tr>
<tr><th id="2271">2271</th><td>    <b>break</b>;</td></tr>
<tr><th id="2272">2272</th><td>    }</td></tr>
<tr><th id="2273">2273</th><td>  <i>// 'SImm6NonZero' class</i></td></tr>
<tr><th id="2274">2274</th><td>  <b>case</b> MCK_SImm6NonZero: {</td></tr>
<tr><th id="2275">2275</th><td>    DiagnosticPredicate DP(Operand.isSImm6NonZero());</td></tr>
<tr><th id="2276">2276</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2277">2277</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2278">2278</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2279">2279</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm6NonZero;</td></tr>
<tr><th id="2280">2280</th><td>    <b>break</b>;</td></tr>
<tr><th id="2281">2281</th><td>    }</td></tr>
<tr><th id="2282">2282</th><td>  <i>// 'UImm7Lsb00' class</i></td></tr>
<tr><th id="2283">2283</th><td>  <b>case</b> MCK_UImm7Lsb00: {</td></tr>
<tr><th id="2284">2284</th><td>    DiagnosticPredicate DP(Operand.isUImm7Lsb00());</td></tr>
<tr><th id="2285">2285</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2286">2286</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2287">2287</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2288">2288</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImm7Lsb00;</td></tr>
<tr><th id="2289">2289</th><td>    <b>break</b>;</td></tr>
<tr><th id="2290">2290</th><td>    }</td></tr>
<tr><th id="2291">2291</th><td>  <i>// 'UImm8Lsb00' class</i></td></tr>
<tr><th id="2292">2292</th><td>  <b>case</b> MCK_UImm8Lsb00: {</td></tr>
<tr><th id="2293">2293</th><td>    DiagnosticPredicate DP(Operand.isUImm8Lsb00());</td></tr>
<tr><th id="2294">2294</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2295">2295</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2296">2296</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2297">2297</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImm8Lsb00;</td></tr>
<tr><th id="2298">2298</th><td>    <b>break</b>;</td></tr>
<tr><th id="2299">2299</th><td>    }</td></tr>
<tr><th id="2300">2300</th><td>  <i>// 'UImm8Lsb000' class</i></td></tr>
<tr><th id="2301">2301</th><td>  <b>case</b> MCK_UImm8Lsb000: {</td></tr>
<tr><th id="2302">2302</th><td>    DiagnosticPredicate DP(Operand.isUImm8Lsb000());</td></tr>
<tr><th id="2303">2303</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2304">2304</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2305">2305</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2306">2306</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImm8Lsb000;</td></tr>
<tr><th id="2307">2307</th><td>    <b>break</b>;</td></tr>
<tr><th id="2308">2308</th><td>    }</td></tr>
<tr><th id="2309">2309</th><td>  <i>// 'SImm9Lsb0' class</i></td></tr>
<tr><th id="2310">2310</th><td>  <b>case</b> MCK_SImm9Lsb0: {</td></tr>
<tr><th id="2311">2311</th><td>    DiagnosticPredicate DP(Operand.isSImm9Lsb0());</td></tr>
<tr><th id="2312">2312</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2313">2313</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2314">2314</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2315">2315</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm9Lsb0;</td></tr>
<tr><th id="2316">2316</th><td>    <b>break</b>;</td></tr>
<tr><th id="2317">2317</th><td>    }</td></tr>
<tr><th id="2318">2318</th><td>  <i>// 'UImm9Lsb000' class</i></td></tr>
<tr><th id="2319">2319</th><td>  <b>case</b> MCK_UImm9Lsb000: {</td></tr>
<tr><th id="2320">2320</th><td>    DiagnosticPredicate DP(Operand.isUImm9Lsb000());</td></tr>
<tr><th id="2321">2321</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2322">2322</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2323">2323</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2324">2324</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImm9Lsb000;</td></tr>
<tr><th id="2325">2325</th><td>    <b>break</b>;</td></tr>
<tr><th id="2326">2326</th><td>    }</td></tr>
<tr><th id="2327">2327</th><td>  <i>// 'UImm10Lsb00NonZero' class</i></td></tr>
<tr><th id="2328">2328</th><td>  <b>case</b> MCK_UImm10Lsb00NonZero: {</td></tr>
<tr><th id="2329">2329</th><td>    DiagnosticPredicate DP(Operand.isUImm10Lsb00NonZero());</td></tr>
<tr><th id="2330">2330</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2331">2331</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2332">2332</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2333">2333</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidUImm10Lsb00NonZero;</td></tr>
<tr><th id="2334">2334</th><td>    <b>break</b>;</td></tr>
<tr><th id="2335">2335</th><td>    }</td></tr>
<tr><th id="2336">2336</th><td>  <i>// 'SImm10Lsb0000NonZero' class</i></td></tr>
<tr><th id="2337">2337</th><td>  <b>case</b> MCK_SImm10Lsb0000NonZero: {</td></tr>
<tr><th id="2338">2338</th><td>    DiagnosticPredicate DP(Operand.isSImm10Lsb0000NonZero());</td></tr>
<tr><th id="2339">2339</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2340">2340</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2341">2341</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2342">2342</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm10Lsb0000NonZero;</td></tr>
<tr><th id="2343">2343</th><td>    <b>break</b>;</td></tr>
<tr><th id="2344">2344</th><td>    }</td></tr>
<tr><th id="2345">2345</th><td>  <i>// 'SImm12Lsb0' class</i></td></tr>
<tr><th id="2346">2346</th><td>  <b>case</b> MCK_SImm12Lsb0: {</td></tr>
<tr><th id="2347">2347</th><td>    DiagnosticPredicate DP(Operand.isSImm12Lsb0());</td></tr>
<tr><th id="2348">2348</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2349">2349</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2350">2350</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2351">2351</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm12Lsb0;</td></tr>
<tr><th id="2352">2352</th><td>    <b>break</b>;</td></tr>
<tr><th id="2353">2353</th><td>    }</td></tr>
<tr><th id="2354">2354</th><td>  <i>// 'SImm5' class</i></td></tr>
<tr><th id="2355">2355</th><td>  <b>case</b> MCK_SImm5: {</td></tr>
<tr><th id="2356">2356</th><td>    DiagnosticPredicate DP(Operand.isSImm5());</td></tr>
<tr><th id="2357">2357</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="2358">2358</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="2359">2359</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="2360">2360</th><td>      <b>return</b> RISCVAsmParser::Match_InvalidSImm5;</td></tr>
<tr><th id="2361">2361</th><td>    <b>break</b>;</td></tr>
<tr><th id="2362">2362</th><td>    }</td></tr>
<tr><th id="2363">2363</th><td>  } <i>// end switch (Kind)</i></td></tr>
<tr><th id="2364">2364</th><td></td></tr>
<tr><th id="2365">2365</th><td>  <b>if</b> (Operand.isReg()) {</td></tr>
<tr><th id="2366">2366</th><td>    MatchClassKind OpKind;</td></tr>
<tr><th id="2367">2367</th><td>    <b>switch</b> (Operand.getReg()) {</td></tr>
<tr><th id="2368">2368</th><td>    <b>default</b>: OpKind = InvalidMatchClass; <b>break</b>;</td></tr>
<tr><th id="2369">2369</th><td>    <b>case</b> RISCV::X0: OpKind = MCK_GPRX0; <b>break</b>;</td></tr>
<tr><th id="2370">2370</th><td>    <b>case</b> RISCV::X1: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2371">2371</th><td>    <b>case</b> RISCV::X2: OpKind = MCK_SP; <b>break</b>;</td></tr>
<tr><th id="2372">2372</th><td>    <b>case</b> RISCV::X3: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2373">2373</th><td>    <b>case</b> RISCV::X4: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2374">2374</th><td>    <b>case</b> RISCV::X5: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2375">2375</th><td>    <b>case</b> RISCV::X6: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2376">2376</th><td>    <b>case</b> RISCV::X7: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2377">2377</th><td>    <b>case</b> RISCV::X8: OpKind = MCK_GPRC; <b>break</b>;</td></tr>
<tr><th id="2378">2378</th><td>    <b>case</b> RISCV::X9: OpKind = MCK_GPRC; <b>break</b>;</td></tr>
<tr><th id="2379">2379</th><td>    <b>case</b> RISCV::X10: OpKind = MCK_Reg7; <b>break</b>;</td></tr>
<tr><th id="2380">2380</th><td>    <b>case</b> RISCV::X11: OpKind = MCK_Reg7; <b>break</b>;</td></tr>
<tr><th id="2381">2381</th><td>    <b>case</b> RISCV::X12: OpKind = MCK_Reg7; <b>break</b>;</td></tr>
<tr><th id="2382">2382</th><td>    <b>case</b> RISCV::X13: OpKind = MCK_Reg7; <b>break</b>;</td></tr>
<tr><th id="2383">2383</th><td>    <b>case</b> RISCV::X14: OpKind = MCK_Reg7; <b>break</b>;</td></tr>
<tr><th id="2384">2384</th><td>    <b>case</b> RISCV::X15: OpKind = MCK_Reg7; <b>break</b>;</td></tr>
<tr><th id="2385">2385</th><td>    <b>case</b> RISCV::X16: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2386">2386</th><td>    <b>case</b> RISCV::X17: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2387">2387</th><td>    <b>case</b> RISCV::X18: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2388">2388</th><td>    <b>case</b> RISCV::X19: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2389">2389</th><td>    <b>case</b> RISCV::X20: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2390">2390</th><td>    <b>case</b> RISCV::X21: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2391">2391</th><td>    <b>case</b> RISCV::X22: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2392">2392</th><td>    <b>case</b> RISCV::X23: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2393">2393</th><td>    <b>case</b> RISCV::X24: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2394">2394</th><td>    <b>case</b> RISCV::X25: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2395">2395</th><td>    <b>case</b> RISCV::X26: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2396">2396</th><td>    <b>case</b> RISCV::X27: OpKind = MCK_GPRNoX0X2; <b>break</b>;</td></tr>
<tr><th id="2397">2397</th><td>    <b>case</b> RISCV::X28: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2398">2398</th><td>    <b>case</b> RISCV::X29: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2399">2399</th><td>    <b>case</b> RISCV::X30: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2400">2400</th><td>    <b>case</b> RISCV::X31: OpKind = MCK_GPRTC; <b>break</b>;</td></tr>
<tr><th id="2401">2401</th><td>    <b>case</b> RISCV::F0_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2402">2402</th><td>    <b>case</b> RISCV::F1_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2403">2403</th><td>    <b>case</b> RISCV::F2_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2404">2404</th><td>    <b>case</b> RISCV::F3_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2405">2405</th><td>    <b>case</b> RISCV::F4_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2406">2406</th><td>    <b>case</b> RISCV::F5_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2407">2407</th><td>    <b>case</b> RISCV::F6_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2408">2408</th><td>    <b>case</b> RISCV::F7_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2409">2409</th><td>    <b>case</b> RISCV::F8_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2410">2410</th><td>    <b>case</b> RISCV::F9_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2411">2411</th><td>    <b>case</b> RISCV::F10_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2412">2412</th><td>    <b>case</b> RISCV::F11_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2413">2413</th><td>    <b>case</b> RISCV::F12_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2414">2414</th><td>    <b>case</b> RISCV::F13_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2415">2415</th><td>    <b>case</b> RISCV::F14_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2416">2416</th><td>    <b>case</b> RISCV::F15_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2417">2417</th><td>    <b>case</b> RISCV::F16_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2418">2418</th><td>    <b>case</b> RISCV::F17_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2419">2419</th><td>    <b>case</b> RISCV::F18_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2420">2420</th><td>    <b>case</b> RISCV::F19_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2421">2421</th><td>    <b>case</b> RISCV::F20_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2422">2422</th><td>    <b>case</b> RISCV::F21_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2423">2423</th><td>    <b>case</b> RISCV::F22_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2424">2424</th><td>    <b>case</b> RISCV::F23_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2425">2425</th><td>    <b>case</b> RISCV::F24_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2426">2426</th><td>    <b>case</b> RISCV::F25_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2427">2427</th><td>    <b>case</b> RISCV::F26_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2428">2428</th><td>    <b>case</b> RISCV::F27_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2429">2429</th><td>    <b>case</b> RISCV::F28_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2430">2430</th><td>    <b>case</b> RISCV::F29_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2431">2431</th><td>    <b>case</b> RISCV::F30_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2432">2432</th><td>    <b>case</b> RISCV::F31_H: OpKind = MCK_FPR16; <b>break</b>;</td></tr>
<tr><th id="2433">2433</th><td>    <b>case</b> RISCV::F0_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2434">2434</th><td>    <b>case</b> RISCV::F1_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2435">2435</th><td>    <b>case</b> RISCV::F2_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2436">2436</th><td>    <b>case</b> RISCV::F3_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2437">2437</th><td>    <b>case</b> RISCV::F4_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2438">2438</th><td>    <b>case</b> RISCV::F5_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2439">2439</th><td>    <b>case</b> RISCV::F6_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2440">2440</th><td>    <b>case</b> RISCV::F7_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2441">2441</th><td>    <b>case</b> RISCV::F8_F: OpKind = MCK_FPR32C; <b>break</b>;</td></tr>
<tr><th id="2442">2442</th><td>    <b>case</b> RISCV::F9_F: OpKind = MCK_FPR32C; <b>break</b>;</td></tr>
<tr><th id="2443">2443</th><td>    <b>case</b> RISCV::F10_F: OpKind = MCK_FPR32C; <b>break</b>;</td></tr>
<tr><th id="2444">2444</th><td>    <b>case</b> RISCV::F11_F: OpKind = MCK_FPR32C; <b>break</b>;</td></tr>
<tr><th id="2445">2445</th><td>    <b>case</b> RISCV::F12_F: OpKind = MCK_FPR32C; <b>break</b>;</td></tr>
<tr><th id="2446">2446</th><td>    <b>case</b> RISCV::F13_F: OpKind = MCK_FPR32C; <b>break</b>;</td></tr>
<tr><th id="2447">2447</th><td>    <b>case</b> RISCV::F14_F: OpKind = MCK_FPR32C; <b>break</b>;</td></tr>
<tr><th id="2448">2448</th><td>    <b>case</b> RISCV::F15_F: OpKind = MCK_FPR32C; <b>break</b>;</td></tr>
<tr><th id="2449">2449</th><td>    <b>case</b> RISCV::F16_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2450">2450</th><td>    <b>case</b> RISCV::F17_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2451">2451</th><td>    <b>case</b> RISCV::F18_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2452">2452</th><td>    <b>case</b> RISCV::F19_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2453">2453</th><td>    <b>case</b> RISCV::F20_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2454">2454</th><td>    <b>case</b> RISCV::F21_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2455">2455</th><td>    <b>case</b> RISCV::F22_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2456">2456</th><td>    <b>case</b> RISCV::F23_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2457">2457</th><td>    <b>case</b> RISCV::F24_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2458">2458</th><td>    <b>case</b> RISCV::F25_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2459">2459</th><td>    <b>case</b> RISCV::F26_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2460">2460</th><td>    <b>case</b> RISCV::F27_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2461">2461</th><td>    <b>case</b> RISCV::F28_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2462">2462</th><td>    <b>case</b> RISCV::F29_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2463">2463</th><td>    <b>case</b> RISCV::F30_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2464">2464</th><td>    <b>case</b> RISCV::F31_F: OpKind = MCK_FPR32; <b>break</b>;</td></tr>
<tr><th id="2465">2465</th><td>    <b>case</b> RISCV::F0_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2466">2466</th><td>    <b>case</b> RISCV::F1_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2467">2467</th><td>    <b>case</b> RISCV::F2_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2468">2468</th><td>    <b>case</b> RISCV::F3_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2469">2469</th><td>    <b>case</b> RISCV::F4_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2470">2470</th><td>    <b>case</b> RISCV::F5_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2471">2471</th><td>    <b>case</b> RISCV::F6_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2472">2472</th><td>    <b>case</b> RISCV::F7_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2473">2473</th><td>    <b>case</b> RISCV::F8_D: OpKind = MCK_FPR64C; <b>break</b>;</td></tr>
<tr><th id="2474">2474</th><td>    <b>case</b> RISCV::F9_D: OpKind = MCK_FPR64C; <b>break</b>;</td></tr>
<tr><th id="2475">2475</th><td>    <b>case</b> RISCV::F10_D: OpKind = MCK_FPR64C; <b>break</b>;</td></tr>
<tr><th id="2476">2476</th><td>    <b>case</b> RISCV::F11_D: OpKind = MCK_FPR64C; <b>break</b>;</td></tr>
<tr><th id="2477">2477</th><td>    <b>case</b> RISCV::F12_D: OpKind = MCK_FPR64C; <b>break</b>;</td></tr>
<tr><th id="2478">2478</th><td>    <b>case</b> RISCV::F13_D: OpKind = MCK_FPR64C; <b>break</b>;</td></tr>
<tr><th id="2479">2479</th><td>    <b>case</b> RISCV::F14_D: OpKind = MCK_FPR64C; <b>break</b>;</td></tr>
<tr><th id="2480">2480</th><td>    <b>case</b> RISCV::F15_D: OpKind = MCK_FPR64C; <b>break</b>;</td></tr>
<tr><th id="2481">2481</th><td>    <b>case</b> RISCV::F16_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2482">2482</th><td>    <b>case</b> RISCV::F17_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2483">2483</th><td>    <b>case</b> RISCV::F18_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2484">2484</th><td>    <b>case</b> RISCV::F19_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2485">2485</th><td>    <b>case</b> RISCV::F20_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2486">2486</th><td>    <b>case</b> RISCV::F21_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2487">2487</th><td>    <b>case</b> RISCV::F22_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2488">2488</th><td>    <b>case</b> RISCV::F23_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2489">2489</th><td>    <b>case</b> RISCV::F24_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2490">2490</th><td>    <b>case</b> RISCV::F25_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2491">2491</th><td>    <b>case</b> RISCV::F26_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2492">2492</th><td>    <b>case</b> RISCV::F27_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2493">2493</th><td>    <b>case</b> RISCV::F28_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2494">2494</th><td>    <b>case</b> RISCV::F29_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2495">2495</th><td>    <b>case</b> RISCV::F30_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2496">2496</th><td>    <b>case</b> RISCV::F31_D: OpKind = MCK_FPR64; <b>break</b>;</td></tr>
<tr><th id="2497">2497</th><td>    <b>case</b> RISCV::V0: OpKind = MCK_VMV0; <b>break</b>;</td></tr>
<tr><th id="2498">2498</th><td>    <b>case</b> RISCV::V1: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2499">2499</th><td>    <b>case</b> RISCV::V2: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2500">2500</th><td>    <b>case</b> RISCV::V3: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2501">2501</th><td>    <b>case</b> RISCV::V4: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2502">2502</th><td>    <b>case</b> RISCV::V5: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2503">2503</th><td>    <b>case</b> RISCV::V6: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2504">2504</th><td>    <b>case</b> RISCV::V7: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2505">2505</th><td>    <b>case</b> RISCV::V8: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2506">2506</th><td>    <b>case</b> RISCV::V9: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2507">2507</th><td>    <b>case</b> RISCV::V10: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2508">2508</th><td>    <b>case</b> RISCV::V11: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2509">2509</th><td>    <b>case</b> RISCV::V12: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2510">2510</th><td>    <b>case</b> RISCV::V13: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2511">2511</th><td>    <b>case</b> RISCV::V14: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2512">2512</th><td>    <b>case</b> RISCV::V15: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2513">2513</th><td>    <b>case</b> RISCV::V16: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2514">2514</th><td>    <b>case</b> RISCV::V17: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2515">2515</th><td>    <b>case</b> RISCV::V18: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2516">2516</th><td>    <b>case</b> RISCV::V19: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2517">2517</th><td>    <b>case</b> RISCV::V20: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2518">2518</th><td>    <b>case</b> RISCV::V21: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2519">2519</th><td>    <b>case</b> RISCV::V22: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2520">2520</th><td>    <b>case</b> RISCV::V23: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2521">2521</th><td>    <b>case</b> RISCV::V24: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2522">2522</th><td>    <b>case</b> RISCV::V25: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2523">2523</th><td>    <b>case</b> RISCV::V26: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2524">2524</th><td>    <b>case</b> RISCV::V27: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2525">2525</th><td>    <b>case</b> RISCV::V28: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2526">2526</th><td>    <b>case</b> RISCV::V29: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2527">2527</th><td>    <b>case</b> RISCV::V30: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2528">2528</th><td>    <b>case</b> RISCV::V31: OpKind = MCK_VRNoV0; <b>break</b>;</td></tr>
<tr><th id="2529">2529</th><td>    <b>case</b> RISCV::V0M2: OpKind = MCK_Reg16; <b>break</b>;</td></tr>
<tr><th id="2530">2530</th><td>    <b>case</b> RISCV::V2M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2531">2531</th><td>    <b>case</b> RISCV::V4M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2532">2532</th><td>    <b>case</b> RISCV::V6M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2533">2533</th><td>    <b>case</b> RISCV::V8M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2534">2534</th><td>    <b>case</b> RISCV::V10M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2535">2535</th><td>    <b>case</b> RISCV::V12M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2536">2536</th><td>    <b>case</b> RISCV::V14M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2537">2537</th><td>    <b>case</b> RISCV::V16M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2538">2538</th><td>    <b>case</b> RISCV::V18M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2539">2539</th><td>    <b>case</b> RISCV::V20M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2540">2540</th><td>    <b>case</b> RISCV::V22M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2541">2541</th><td>    <b>case</b> RISCV::V24M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2542">2542</th><td>    <b>case</b> RISCV::V26M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2543">2543</th><td>    <b>case</b> RISCV::V28M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2544">2544</th><td>    <b>case</b> RISCV::V30M2: OpKind = MCK_VRM2NoV0; <b>break</b>;</td></tr>
<tr><th id="2545">2545</th><td>    <b>case</b> RISCV::V0M4: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="2546">2546</th><td>    <b>case</b> RISCV::V4M4: OpKind = MCK_VRM4NoV0; <b>break</b>;</td></tr>
<tr><th id="2547">2547</th><td>    <b>case</b> RISCV::V8M4: OpKind = MCK_VRM4NoV0; <b>break</b>;</td></tr>
<tr><th id="2548">2548</th><td>    <b>case</b> RISCV::V12M4: OpKind = MCK_VRM4NoV0; <b>break</b>;</td></tr>
<tr><th id="2549">2549</th><td>    <b>case</b> RISCV::V16M4: OpKind = MCK_VRM4NoV0; <b>break</b>;</td></tr>
<tr><th id="2550">2550</th><td>    <b>case</b> RISCV::V20M4: OpKind = MCK_VRM4NoV0; <b>break</b>;</td></tr>
<tr><th id="2551">2551</th><td>    <b>case</b> RISCV::V24M4: OpKind = MCK_VRM4NoV0; <b>break</b>;</td></tr>
<tr><th id="2552">2552</th><td>    <b>case</b> RISCV::V28M4: OpKind = MCK_VRM4NoV0; <b>break</b>;</td></tr>
<tr><th id="2553">2553</th><td>    <b>case</b> RISCV::V0M8: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="2554">2554</th><td>    <b>case</b> RISCV::V8M8: OpKind = MCK_VRM8NoV0; <b>break</b>;</td></tr>
<tr><th id="2555">2555</th><td>    <b>case</b> RISCV::V16M8: OpKind = MCK_VRM8NoV0; <b>break</b>;</td></tr>
<tr><th id="2556">2556</th><td>    <b>case</b> RISCV::V24M8: OpKind = MCK_VRM8NoV0; <b>break</b>;</td></tr>
<tr><th id="2557">2557</th><td>    <b>case</b> RISCV::V0_V1: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="2558">2558</th><td>    <b>case</b> RISCV::V1_V2: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2559">2559</th><td>    <b>case</b> RISCV::V2_V3: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2560">2560</th><td>    <b>case</b> RISCV::V3_V4: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2561">2561</th><td>    <b>case</b> RISCV::V4_V5: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2562">2562</th><td>    <b>case</b> RISCV::V5_V6: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2563">2563</th><td>    <b>case</b> RISCV::V6_V7: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2564">2564</th><td>    <b>case</b> RISCV::V7_V8: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2565">2565</th><td>    <b>case</b> RISCV::V8_V9: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2566">2566</th><td>    <b>case</b> RISCV::V9_V10: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2567">2567</th><td>    <b>case</b> RISCV::V10_V11: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2568">2568</th><td>    <b>case</b> RISCV::V11_V12: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2569">2569</th><td>    <b>case</b> RISCV::V12_V13: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2570">2570</th><td>    <b>case</b> RISCV::V13_V14: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2571">2571</th><td>    <b>case</b> RISCV::V14_V15: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2572">2572</th><td>    <b>case</b> RISCV::V15_V16: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2573">2573</th><td>    <b>case</b> RISCV::V16_V17: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2574">2574</th><td>    <b>case</b> RISCV::V17_V18: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2575">2575</th><td>    <b>case</b> RISCV::V18_V19: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2576">2576</th><td>    <b>case</b> RISCV::V19_V20: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2577">2577</th><td>    <b>case</b> RISCV::V20_V21: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2578">2578</th><td>    <b>case</b> RISCV::V21_V22: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2579">2579</th><td>    <b>case</b> RISCV::V22_V23: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2580">2580</th><td>    <b>case</b> RISCV::V23_V24: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2581">2581</th><td>    <b>case</b> RISCV::V24_V25: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2582">2582</th><td>    <b>case</b> RISCV::V25_V26: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2583">2583</th><td>    <b>case</b> RISCV::V26_V27: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2584">2584</th><td>    <b>case</b> RISCV::V27_V28: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2585">2585</th><td>    <b>case</b> RISCV::V28_V29: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2586">2586</th><td>    <b>case</b> RISCV::V29_V30: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2587">2587</th><td>    <b>case</b> RISCV::V30_V31: OpKind = MCK_Reg27; <b>break</b>;</td></tr>
<tr><th id="2588">2588</th><td>    <b>case</b> RISCV::V0M2_V2M2: OpKind = MCK_Reg28; <b>break</b>;</td></tr>
<tr><th id="2589">2589</th><td>    <b>case</b> RISCV::V2M2_V4M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2590">2590</th><td>    <b>case</b> RISCV::V4M2_V6M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2591">2591</th><td>    <b>case</b> RISCV::V6M2_V8M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2592">2592</th><td>    <b>case</b> RISCV::V8M2_V10M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2593">2593</th><td>    <b>case</b> RISCV::V10M2_V12M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2594">2594</th><td>    <b>case</b> RISCV::V12M2_V14M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2595">2595</th><td>    <b>case</b> RISCV::V14M2_V16M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2596">2596</th><td>    <b>case</b> RISCV::V16M2_V18M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2597">2597</th><td>    <b>case</b> RISCV::V18M2_V20M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2598">2598</th><td>    <b>case</b> RISCV::V20M2_V22M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2599">2599</th><td>    <b>case</b> RISCV::V22M2_V24M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2600">2600</th><td>    <b>case</b> RISCV::V24M2_V26M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2601">2601</th><td>    <b>case</b> RISCV::V26M2_V28M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2602">2602</th><td>    <b>case</b> RISCV::V28M2_V30M2: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="2603">2603</th><td>    <b>case</b> RISCV::V0M4_V4M4: OpKind = MCK_Reg31; <b>break</b>;</td></tr>
<tr><th id="2604">2604</th><td>    <b>case</b> RISCV::V4M4_V8M4: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="2605">2605</th><td>    <b>case</b> RISCV::V8M4_V12M4: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="2606">2606</th><td>    <b>case</b> RISCV::V12M4_V16M4: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="2607">2607</th><td>    <b>case</b> RISCV::V16M4_V20M4: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="2608">2608</th><td>    <b>case</b> RISCV::V20M4_V24M4: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="2609">2609</th><td>    <b>case</b> RISCV::V24M4_V28M4: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="2610">2610</th><td>    <b>case</b> RISCV::V0_V1_V2: OpKind = MCK_Reg34; <b>break</b>;</td></tr>
<tr><th id="2611">2611</th><td>    <b>case</b> RISCV::V1_V2_V3: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2612">2612</th><td>    <b>case</b> RISCV::V2_V3_V4: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2613">2613</th><td>    <b>case</b> RISCV::V3_V4_V5: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2614">2614</th><td>    <b>case</b> RISCV::V4_V5_V6: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2615">2615</th><td>    <b>case</b> RISCV::V5_V6_V7: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2616">2616</th><td>    <b>case</b> RISCV::V6_V7_V8: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2617">2617</th><td>    <b>case</b> RISCV::V7_V8_V9: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2618">2618</th><td>    <b>case</b> RISCV::V8_V9_V10: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2619">2619</th><td>    <b>case</b> RISCV::V9_V10_V11: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2620">2620</th><td>    <b>case</b> RISCV::V10_V11_V12: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2621">2621</th><td>    <b>case</b> RISCV::V11_V12_V13: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2622">2622</th><td>    <b>case</b> RISCV::V12_V13_V14: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2623">2623</th><td>    <b>case</b> RISCV::V13_V14_V15: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2624">2624</th><td>    <b>case</b> RISCV::V14_V15_V16: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2625">2625</th><td>    <b>case</b> RISCV::V15_V16_V17: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2626">2626</th><td>    <b>case</b> RISCV::V16_V17_V18: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2627">2627</th><td>    <b>case</b> RISCV::V17_V18_V19: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2628">2628</th><td>    <b>case</b> RISCV::V18_V19_V20: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2629">2629</th><td>    <b>case</b> RISCV::V19_V20_V21: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2630">2630</th><td>    <b>case</b> RISCV::V20_V21_V22: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2631">2631</th><td>    <b>case</b> RISCV::V21_V22_V23: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2632">2632</th><td>    <b>case</b> RISCV::V22_V23_V24: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2633">2633</th><td>    <b>case</b> RISCV::V23_V24_V25: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2634">2634</th><td>    <b>case</b> RISCV::V24_V25_V26: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2635">2635</th><td>    <b>case</b> RISCV::V25_V26_V27: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2636">2636</th><td>    <b>case</b> RISCV::V26_V27_V28: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2637">2637</th><td>    <b>case</b> RISCV::V27_V28_V29: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2638">2638</th><td>    <b>case</b> RISCV::V28_V29_V30: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2639">2639</th><td>    <b>case</b> RISCV::V29_V30_V31: OpKind = MCK_Reg36; <b>break</b>;</td></tr>
<tr><th id="2640">2640</th><td>    <b>case</b> RISCV::V0M2_V2M2_V4M2: OpKind = MCK_Reg37; <b>break</b>;</td></tr>
<tr><th id="2641">2641</th><td>    <b>case</b> RISCV::V2M2_V4M2_V6M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2642">2642</th><td>    <b>case</b> RISCV::V4M2_V6M2_V8M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2643">2643</th><td>    <b>case</b> RISCV::V6M2_V8M2_V10M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2644">2644</th><td>    <b>case</b> RISCV::V8M2_V10M2_V12M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2645">2645</th><td>    <b>case</b> RISCV::V10M2_V12M2_V14M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2646">2646</th><td>    <b>case</b> RISCV::V12M2_V14M2_V16M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2647">2647</th><td>    <b>case</b> RISCV::V14M2_V16M2_V18M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2648">2648</th><td>    <b>case</b> RISCV::V16M2_V18M2_V20M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2649">2649</th><td>    <b>case</b> RISCV::V18M2_V20M2_V22M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2650">2650</th><td>    <b>case</b> RISCV::V20M2_V22M2_V24M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2651">2651</th><td>    <b>case</b> RISCV::V22M2_V24M2_V26M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2652">2652</th><td>    <b>case</b> RISCV::V24M2_V26M2_V28M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2653">2653</th><td>    <b>case</b> RISCV::V26M2_V28M2_V30M2: OpKind = MCK_Reg39; <b>break</b>;</td></tr>
<tr><th id="2654">2654</th><td>    <b>case</b> RISCV::V0_V1_V2_V3: OpKind = MCK_Reg40; <b>break</b>;</td></tr>
<tr><th id="2655">2655</th><td>    <b>case</b> RISCV::V1_V2_V3_V4: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2656">2656</th><td>    <b>case</b> RISCV::V2_V3_V4_V5: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2657">2657</th><td>    <b>case</b> RISCV::V3_V4_V5_V6: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2658">2658</th><td>    <b>case</b> RISCV::V4_V5_V6_V7: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2659">2659</th><td>    <b>case</b> RISCV::V5_V6_V7_V8: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2660">2660</th><td>    <b>case</b> RISCV::V6_V7_V8_V9: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2661">2661</th><td>    <b>case</b> RISCV::V7_V8_V9_V10: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2662">2662</th><td>    <b>case</b> RISCV::V8_V9_V10_V11: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2663">2663</th><td>    <b>case</b> RISCV::V9_V10_V11_V12: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2664">2664</th><td>    <b>case</b> RISCV::V10_V11_V12_V13: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2665">2665</th><td>    <b>case</b> RISCV::V11_V12_V13_V14: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2666">2666</th><td>    <b>case</b> RISCV::V12_V13_V14_V15: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2667">2667</th><td>    <b>case</b> RISCV::V13_V14_V15_V16: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2668">2668</th><td>    <b>case</b> RISCV::V14_V15_V16_V17: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2669">2669</th><td>    <b>case</b> RISCV::V15_V16_V17_V18: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2670">2670</th><td>    <b>case</b> RISCV::V16_V17_V18_V19: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2671">2671</th><td>    <b>case</b> RISCV::V17_V18_V19_V20: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2672">2672</th><td>    <b>case</b> RISCV::V18_V19_V20_V21: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2673">2673</th><td>    <b>case</b> RISCV::V19_V20_V21_V22: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2674">2674</th><td>    <b>case</b> RISCV::V20_V21_V22_V23: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2675">2675</th><td>    <b>case</b> RISCV::V21_V22_V23_V24: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2676">2676</th><td>    <b>case</b> RISCV::V22_V23_V24_V25: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2677">2677</th><td>    <b>case</b> RISCV::V23_V24_V25_V26: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2678">2678</th><td>    <b>case</b> RISCV::V24_V25_V26_V27: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2679">2679</th><td>    <b>case</b> RISCV::V25_V26_V27_V28: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2680">2680</th><td>    <b>case</b> RISCV::V26_V27_V28_V29: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2681">2681</th><td>    <b>case</b> RISCV::V27_V28_V29_V30: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2682">2682</th><td>    <b>case</b> RISCV::V28_V29_V30_V31: OpKind = MCK_Reg42; <b>break</b>;</td></tr>
<tr><th id="2683">2683</th><td>    <b>case</b> RISCV::V0M2_V2M2_V4M2_V6M2: OpKind = MCK_Reg43; <b>break</b>;</td></tr>
<tr><th id="2684">2684</th><td>    <b>case</b> RISCV::V2M2_V4M2_V6M2_V8M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2685">2685</th><td>    <b>case</b> RISCV::V4M2_V6M2_V8M2_V10M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2686">2686</th><td>    <b>case</b> RISCV::V6M2_V8M2_V10M2_V12M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2687">2687</th><td>    <b>case</b> RISCV::V8M2_V10M2_V12M2_V14M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2688">2688</th><td>    <b>case</b> RISCV::V10M2_V12M2_V14M2_V16M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2689">2689</th><td>    <b>case</b> RISCV::V12M2_V14M2_V16M2_V18M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2690">2690</th><td>    <b>case</b> RISCV::V14M2_V16M2_V18M2_V20M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2691">2691</th><td>    <b>case</b> RISCV::V16M2_V18M2_V20M2_V22M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2692">2692</th><td>    <b>case</b> RISCV::V18M2_V20M2_V22M2_V24M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2693">2693</th><td>    <b>case</b> RISCV::V20M2_V22M2_V24M2_V26M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2694">2694</th><td>    <b>case</b> RISCV::V22M2_V24M2_V26M2_V28M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2695">2695</th><td>    <b>case</b> RISCV::V24M2_V26M2_V28M2_V30M2: OpKind = MCK_Reg45; <b>break</b>;</td></tr>
<tr><th id="2696">2696</th><td>    <b>case</b> RISCV::V0_V1_V2_V3_V4: OpKind = MCK_Reg46; <b>break</b>;</td></tr>
<tr><th id="2697">2697</th><td>    <b>case</b> RISCV::V1_V2_V3_V4_V5: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2698">2698</th><td>    <b>case</b> RISCV::V2_V3_V4_V5_V6: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2699">2699</th><td>    <b>case</b> RISCV::V3_V4_V5_V6_V7: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2700">2700</th><td>    <b>case</b> RISCV::V4_V5_V6_V7_V8: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2701">2701</th><td>    <b>case</b> RISCV::V5_V6_V7_V8_V9: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2702">2702</th><td>    <b>case</b> RISCV::V6_V7_V8_V9_V10: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2703">2703</th><td>    <b>case</b> RISCV::V7_V8_V9_V10_V11: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2704">2704</th><td>    <b>case</b> RISCV::V8_V9_V10_V11_V12: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2705">2705</th><td>    <b>case</b> RISCV::V9_V10_V11_V12_V13: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2706">2706</th><td>    <b>case</b> RISCV::V10_V11_V12_V13_V14: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2707">2707</th><td>    <b>case</b> RISCV::V11_V12_V13_V14_V15: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2708">2708</th><td>    <b>case</b> RISCV::V12_V13_V14_V15_V16: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2709">2709</th><td>    <b>case</b> RISCV::V13_V14_V15_V16_V17: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2710">2710</th><td>    <b>case</b> RISCV::V14_V15_V16_V17_V18: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2711">2711</th><td>    <b>case</b> RISCV::V15_V16_V17_V18_V19: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2712">2712</th><td>    <b>case</b> RISCV::V16_V17_V18_V19_V20: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2713">2713</th><td>    <b>case</b> RISCV::V17_V18_V19_V20_V21: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2714">2714</th><td>    <b>case</b> RISCV::V18_V19_V20_V21_V22: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2715">2715</th><td>    <b>case</b> RISCV::V19_V20_V21_V22_V23: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2716">2716</th><td>    <b>case</b> RISCV::V20_V21_V22_V23_V24: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2717">2717</th><td>    <b>case</b> RISCV::V21_V22_V23_V24_V25: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2718">2718</th><td>    <b>case</b> RISCV::V22_V23_V24_V25_V26: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2719">2719</th><td>    <b>case</b> RISCV::V23_V24_V25_V26_V27: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2720">2720</th><td>    <b>case</b> RISCV::V24_V25_V26_V27_V28: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2721">2721</th><td>    <b>case</b> RISCV::V25_V26_V27_V28_V29: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2722">2722</th><td>    <b>case</b> RISCV::V26_V27_V28_V29_V30: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2723">2723</th><td>    <b>case</b> RISCV::V27_V28_V29_V30_V31: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="2724">2724</th><td>    <b>case</b> RISCV::V0_V1_V2_V3_V4_V5: OpKind = MCK_Reg49; <b>break</b>;</td></tr>
<tr><th id="2725">2725</th><td>    <b>case</b> RISCV::V1_V2_V3_V4_V5_V6: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2726">2726</th><td>    <b>case</b> RISCV::V2_V3_V4_V5_V6_V7: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2727">2727</th><td>    <b>case</b> RISCV::V3_V4_V5_V6_V7_V8: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2728">2728</th><td>    <b>case</b> RISCV::V4_V5_V6_V7_V8_V9: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2729">2729</th><td>    <b>case</b> RISCV::V5_V6_V7_V8_V9_V10: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2730">2730</th><td>    <b>case</b> RISCV::V6_V7_V8_V9_V10_V11: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2731">2731</th><td>    <b>case</b> RISCV::V7_V8_V9_V10_V11_V12: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2732">2732</th><td>    <b>case</b> RISCV::V8_V9_V10_V11_V12_V13: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2733">2733</th><td>    <b>case</b> RISCV::V9_V10_V11_V12_V13_V14: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2734">2734</th><td>    <b>case</b> RISCV::V10_V11_V12_V13_V14_V15: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2735">2735</th><td>    <b>case</b> RISCV::V11_V12_V13_V14_V15_V16: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2736">2736</th><td>    <b>case</b> RISCV::V12_V13_V14_V15_V16_V17: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2737">2737</th><td>    <b>case</b> RISCV::V13_V14_V15_V16_V17_V18: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2738">2738</th><td>    <b>case</b> RISCV::V14_V15_V16_V17_V18_V19: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2739">2739</th><td>    <b>case</b> RISCV::V15_V16_V17_V18_V19_V20: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2740">2740</th><td>    <b>case</b> RISCV::V16_V17_V18_V19_V20_V21: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2741">2741</th><td>    <b>case</b> RISCV::V17_V18_V19_V20_V21_V22: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2742">2742</th><td>    <b>case</b> RISCV::V18_V19_V20_V21_V22_V23: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2743">2743</th><td>    <b>case</b> RISCV::V19_V20_V21_V22_V23_V24: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2744">2744</th><td>    <b>case</b> RISCV::V20_V21_V22_V23_V24_V25: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2745">2745</th><td>    <b>case</b> RISCV::V21_V22_V23_V24_V25_V26: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2746">2746</th><td>    <b>case</b> RISCV::V22_V23_V24_V25_V26_V27: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2747">2747</th><td>    <b>case</b> RISCV::V23_V24_V25_V26_V27_V28: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2748">2748</th><td>    <b>case</b> RISCV::V24_V25_V26_V27_V28_V29: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2749">2749</th><td>    <b>case</b> RISCV::V25_V26_V27_V28_V29_V30: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2750">2750</th><td>    <b>case</b> RISCV::V26_V27_V28_V29_V30_V31: OpKind = MCK_Reg51; <b>break</b>;</td></tr>
<tr><th id="2751">2751</th><td>    <b>case</b> RISCV::V0_V1_V2_V3_V4_V5_V6: OpKind = MCK_Reg52; <b>break</b>;</td></tr>
<tr><th id="2752">2752</th><td>    <b>case</b> RISCV::V1_V2_V3_V4_V5_V6_V7: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2753">2753</th><td>    <b>case</b> RISCV::V2_V3_V4_V5_V6_V7_V8: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2754">2754</th><td>    <b>case</b> RISCV::V3_V4_V5_V6_V7_V8_V9: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2755">2755</th><td>    <b>case</b> RISCV::V4_V5_V6_V7_V8_V9_V10: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2756">2756</th><td>    <b>case</b> RISCV::V5_V6_V7_V8_V9_V10_V11: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2757">2757</th><td>    <b>case</b> RISCV::V6_V7_V8_V9_V10_V11_V12: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2758">2758</th><td>    <b>case</b> RISCV::V7_V8_V9_V10_V11_V12_V13: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2759">2759</th><td>    <b>case</b> RISCV::V8_V9_V10_V11_V12_V13_V14: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2760">2760</th><td>    <b>case</b> RISCV::V9_V10_V11_V12_V13_V14_V15: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2761">2761</th><td>    <b>case</b> RISCV::V10_V11_V12_V13_V14_V15_V16: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2762">2762</th><td>    <b>case</b> RISCV::V11_V12_V13_V14_V15_V16_V17: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2763">2763</th><td>    <b>case</b> RISCV::V12_V13_V14_V15_V16_V17_V18: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2764">2764</th><td>    <b>case</b> RISCV::V13_V14_V15_V16_V17_V18_V19: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2765">2765</th><td>    <b>case</b> RISCV::V14_V15_V16_V17_V18_V19_V20: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2766">2766</th><td>    <b>case</b> RISCV::V15_V16_V17_V18_V19_V20_V21: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2767">2767</th><td>    <b>case</b> RISCV::V16_V17_V18_V19_V20_V21_V22: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2768">2768</th><td>    <b>case</b> RISCV::V17_V18_V19_V20_V21_V22_V23: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2769">2769</th><td>    <b>case</b> RISCV::V18_V19_V20_V21_V22_V23_V24: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2770">2770</th><td>    <b>case</b> RISCV::V19_V20_V21_V22_V23_V24_V25: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2771">2771</th><td>    <b>case</b> RISCV::V20_V21_V22_V23_V24_V25_V26: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2772">2772</th><td>    <b>case</b> RISCV::V21_V22_V23_V24_V25_V26_V27: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2773">2773</th><td>    <b>case</b> RISCV::V22_V23_V24_V25_V26_V27_V28: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2774">2774</th><td>    <b>case</b> RISCV::V23_V24_V25_V26_V27_V28_V29: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2775">2775</th><td>    <b>case</b> RISCV::V24_V25_V26_V27_V28_V29_V30: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2776">2776</th><td>    <b>case</b> RISCV::V25_V26_V27_V28_V29_V30_V31: OpKind = MCK_Reg54; <b>break</b>;</td></tr>
<tr><th id="2777">2777</th><td>    <b>case</b> RISCV::V0_V1_V2_V3_V4_V5_V6_V7: OpKind = MCK_Reg55; <b>break</b>;</td></tr>
<tr><th id="2778">2778</th><td>    <b>case</b> RISCV::V1_V2_V3_V4_V5_V6_V7_V8: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2779">2779</th><td>    <b>case</b> RISCV::V2_V3_V4_V5_V6_V7_V8_V9: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2780">2780</th><td>    <b>case</b> RISCV::V3_V4_V5_V6_V7_V8_V9_V10: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2781">2781</th><td>    <b>case</b> RISCV::V4_V5_V6_V7_V8_V9_V10_V11: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2782">2782</th><td>    <b>case</b> RISCV::V5_V6_V7_V8_V9_V10_V11_V12: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2783">2783</th><td>    <b>case</b> RISCV::V6_V7_V8_V9_V10_V11_V12_V13: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2784">2784</th><td>    <b>case</b> RISCV::V7_V8_V9_V10_V11_V12_V13_V14: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2785">2785</th><td>    <b>case</b> RISCV::V8_V9_V10_V11_V12_V13_V14_V15: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2786">2786</th><td>    <b>case</b> RISCV::V9_V10_V11_V12_V13_V14_V15_V16: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2787">2787</th><td>    <b>case</b> RISCV::V10_V11_V12_V13_V14_V15_V16_V17: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2788">2788</th><td>    <b>case</b> RISCV::V11_V12_V13_V14_V15_V16_V17_V18: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2789">2789</th><td>    <b>case</b> RISCV::V12_V13_V14_V15_V16_V17_V18_V19: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2790">2790</th><td>    <b>case</b> RISCV::V13_V14_V15_V16_V17_V18_V19_V20: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2791">2791</th><td>    <b>case</b> RISCV::V14_V15_V16_V17_V18_V19_V20_V21: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2792">2792</th><td>    <b>case</b> RISCV::V15_V16_V17_V18_V19_V20_V21_V22: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2793">2793</th><td>    <b>case</b> RISCV::V16_V17_V18_V19_V20_V21_V22_V23: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2794">2794</th><td>    <b>case</b> RISCV::V17_V18_V19_V20_V21_V22_V23_V24: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2795">2795</th><td>    <b>case</b> RISCV::V18_V19_V20_V21_V22_V23_V24_V25: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2796">2796</th><td>    <b>case</b> RISCV::V19_V20_V21_V22_V23_V24_V25_V26: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2797">2797</th><td>    <b>case</b> RISCV::V20_V21_V22_V23_V24_V25_V26_V27: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2798">2798</th><td>    <b>case</b> RISCV::V21_V22_V23_V24_V25_V26_V27_V28: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2799">2799</th><td>    <b>case</b> RISCV::V22_V23_V24_V25_V26_V27_V28_V29: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2800">2800</th><td>    <b>case</b> RISCV::V23_V24_V25_V26_V27_V28_V29_V30: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2801">2801</th><td>    <b>case</b> RISCV::V24_V25_V26_V27_V28_V29_V30_V31: OpKind = MCK_Reg57; <b>break</b>;</td></tr>
<tr><th id="2802">2802</th><td>    }</td></tr>
<tr><th id="2803">2803</th><td>    <b>return</b> isSubclass(OpKind, Kind) ? (<em>unsigned</em>)MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="2804">2804</th><td>                                      getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="2805">2805</th><td>  }</td></tr>
<tr><th id="2806">2806</th><td></td></tr>
<tr><th id="2807">2807</th><td>  <b>if</b> (Kind &gt; MCK_LAST_TOKEN &amp;&amp; Kind &lt;= MCK_LAST_REGISTER)</td></tr>
<tr><th id="2808">2808</th><td>    <b>return</b> getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="2809">2809</th><td></td></tr>
<tr><th id="2810">2810</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="2811">2811</th><td>}</td></tr>
<tr><th id="2812">2812</th><td></td></tr>
<tr><th id="2813">2813</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="2814">2814</th><td><em>const</em> <em>char</em> *getMatchClassName(MatchClassKind Kind) {</td></tr>
<tr><th id="2815">2815</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="2816">2816</th><td>  <b>case</b> InvalidMatchClass: <b>return</b> <q>"InvalidMatchClass"</q>;</td></tr>
<tr><th id="2817">2817</th><td>  <b>case</b> OptionalMatchClass: <b>return</b> <q>"OptionalMatchClass"</q>;</td></tr>
<tr><th id="2818">2818</th><td>  <b>case</b> MCK__40_: <b>return</b> <q>"MCK__40_"</q>;</td></tr>
<tr><th id="2819">2819</th><td>  <b>case</b> MCK__41_: <b>return</b> <q>"MCK__41_"</q>;</td></tr>
<tr><th id="2820">2820</th><td>  <b>case</b> MCK_Reg55: <b>return</b> <q>"MCK_Reg55"</q>;</td></tr>
<tr><th id="2821">2821</th><td>  <b>case</b> MCK_Reg52: <b>return</b> <q>"MCK_Reg52"</q>;</td></tr>
<tr><th id="2822">2822</th><td>  <b>case</b> MCK_Reg49: <b>return</b> <q>"MCK_Reg49"</q>;</td></tr>
<tr><th id="2823">2823</th><td>  <b>case</b> MCK_Reg46: <b>return</b> <q>"MCK_Reg46"</q>;</td></tr>
<tr><th id="2824">2824</th><td>  <b>case</b> MCK_Reg43: <b>return</b> <q>"MCK_Reg43"</q>;</td></tr>
<tr><th id="2825">2825</th><td>  <b>case</b> MCK_Reg40: <b>return</b> <q>"MCK_Reg40"</q>;</td></tr>
<tr><th id="2826">2826</th><td>  <b>case</b> MCK_Reg37: <b>return</b> <q>"MCK_Reg37"</q>;</td></tr>
<tr><th id="2827">2827</th><td>  <b>case</b> MCK_Reg34: <b>return</b> <q>"MCK_Reg34"</q>;</td></tr>
<tr><th id="2828">2828</th><td>  <b>case</b> MCK_Reg31: <b>return</b> <q>"MCK_Reg31"</q>;</td></tr>
<tr><th id="2829">2829</th><td>  <b>case</b> MCK_Reg28: <b>return</b> <q>"MCK_Reg28"</q>;</td></tr>
<tr><th id="2830">2830</th><td>  <b>case</b> MCK_Reg25: <b>return</b> <q>"MCK_Reg25"</q>;</td></tr>
<tr><th id="2831">2831</th><td>  <b>case</b> MCK_Reg22: <b>return</b> <q>"MCK_Reg22"</q>;</td></tr>
<tr><th id="2832">2832</th><td>  <b>case</b> MCK_Reg19: <b>return</b> <q>"MCK_Reg19"</q>;</td></tr>
<tr><th id="2833">2833</th><td>  <b>case</b> MCK_Reg16: <b>return</b> <q>"MCK_Reg16"</q>;</td></tr>
<tr><th id="2834">2834</th><td>  <b>case</b> MCK_GPRX0: <b>return</b> <q>"MCK_GPRX0"</q>;</td></tr>
<tr><th id="2835">2835</th><td>  <b>case</b> MCK_SP: <b>return</b> <q>"MCK_SP"</q>;</td></tr>
<tr><th id="2836">2836</th><td>  <b>case</b> MCK_VMV0: <b>return</b> <q>"MCK_VMV0"</q>;</td></tr>
<tr><th id="2837">2837</th><td>  <b>case</b> MCK_VRM8NoV0: <b>return</b> <q>"MCK_VRM8NoV0"</q>;</td></tr>
<tr><th id="2838">2838</th><td>  <b>case</b> MCK_VRM8: <b>return</b> <q>"MCK_VRM8"</q>;</td></tr>
<tr><th id="2839">2839</th><td>  <b>case</b> MCK_Reg33: <b>return</b> <q>"MCK_Reg33"</q>;</td></tr>
<tr><th id="2840">2840</th><td>  <b>case</b> MCK_Reg7: <b>return</b> <q>"MCK_Reg7"</q>;</td></tr>
<tr><th id="2841">2841</th><td>  <b>case</b> MCK_VRM4NoV0: <b>return</b> <q>"MCK_VRM4NoV0"</q>;</td></tr>
<tr><th id="2842">2842</th><td>  <b>case</b> MCK_VRN2M4: <b>return</b> <q>"MCK_VRN2M4"</q>;</td></tr>
<tr><th id="2843">2843</th><td>  <b>case</b> MCK_FPR32C: <b>return</b> <q>"MCK_FPR32C"</q>;</td></tr>
<tr><th id="2844">2844</th><td>  <b>case</b> MCK_FPR64C: <b>return</b> <q>"MCK_FPR64C"</q>;</td></tr>
<tr><th id="2845">2845</th><td>  <b>case</b> MCK_GPRC: <b>return</b> <q>"MCK_GPRC"</q>;</td></tr>
<tr><th id="2846">2846</th><td>  <b>case</b> MCK_VRM4: <b>return</b> <q>"MCK_VRM4"</q>;</td></tr>
<tr><th id="2847">2847</th><td>  <b>case</b> MCK_Reg45: <b>return</b> <q>"MCK_Reg45"</q>;</td></tr>
<tr><th id="2848">2848</th><td>  <b>case</b> MCK_Reg39: <b>return</b> <q>"MCK_Reg39"</q>;</td></tr>
<tr><th id="2849">2849</th><td>  <b>case</b> MCK_VRN4M2: <b>return</b> <q>"MCK_VRN4M2"</q>;</td></tr>
<tr><th id="2850">2850</th><td>  <b>case</b> MCK_Reg30: <b>return</b> <q>"MCK_Reg30"</q>;</td></tr>
<tr><th id="2851">2851</th><td>  <b>case</b> MCK_VRN3M2: <b>return</b> <q>"MCK_VRN3M2"</q>;</td></tr>
<tr><th id="2852">2852</th><td>  <b>case</b> MCK_GPRTC: <b>return</b> <q>"MCK_GPRTC"</q>;</td></tr>
<tr><th id="2853">2853</th><td>  <b>case</b> MCK_VRM2NoV0: <b>return</b> <q>"MCK_VRM2NoV0"</q>;</td></tr>
<tr><th id="2854">2854</th><td>  <b>case</b> MCK_VRN2M2: <b>return</b> <q>"MCK_VRN2M2"</q>;</td></tr>
<tr><th id="2855">2855</th><td>  <b>case</b> MCK_VRM2: <b>return</b> <q>"MCK_VRM2"</q>;</td></tr>
<tr><th id="2856">2856</th><td>  <b>case</b> MCK_Reg57: <b>return</b> <q>"MCK_Reg57"</q>;</td></tr>
<tr><th id="2857">2857</th><td>  <b>case</b> MCK_Reg54: <b>return</b> <q>"MCK_Reg54"</q>;</td></tr>
<tr><th id="2858">2858</th><td>  <b>case</b> MCK_VRN8M1: <b>return</b> <q>"MCK_VRN8M1"</q>;</td></tr>
<tr><th id="2859">2859</th><td>  <b>case</b> MCK_Reg51: <b>return</b> <q>"MCK_Reg51"</q>;</td></tr>
<tr><th id="2860">2860</th><td>  <b>case</b> MCK_VRN7M1: <b>return</b> <q>"MCK_VRN7M1"</q>;</td></tr>
<tr><th id="2861">2861</th><td>  <b>case</b> MCK_Reg48: <b>return</b> <q>"MCK_Reg48"</q>;</td></tr>
<tr><th id="2862">2862</th><td>  <b>case</b> MCK_VRN6M1: <b>return</b> <q>"MCK_VRN6M1"</q>;</td></tr>
<tr><th id="2863">2863</th><td>  <b>case</b> MCK_Reg42: <b>return</b> <q>"MCK_Reg42"</q>;</td></tr>
<tr><th id="2864">2864</th><td>  <b>case</b> MCK_VRN5M1: <b>return</b> <q>"MCK_VRN5M1"</q>;</td></tr>
<tr><th id="2865">2865</th><td>  <b>case</b> MCK_Reg36: <b>return</b> <q>"MCK_Reg36"</q>;</td></tr>
<tr><th id="2866">2866</th><td>  <b>case</b> MCK_VRN4M1: <b>return</b> <q>"MCK_VRN4M1"</q>;</td></tr>
<tr><th id="2867">2867</th><td>  <b>case</b> MCK_Reg27: <b>return</b> <q>"MCK_Reg27"</q>;</td></tr>
<tr><th id="2868">2868</th><td>  <b>case</b> MCK_GPRNoX0X2: <b>return</b> <q>"MCK_GPRNoX0X2"</q>;</td></tr>
<tr><th id="2869">2869</th><td>  <b>case</b> MCK_VRN3M1: <b>return</b> <q>"MCK_VRN3M1"</q>;</td></tr>
<tr><th id="2870">2870</th><td>  <b>case</b> MCK_GPRNoX0: <b>return</b> <q>"MCK_GPRNoX0"</q>;</td></tr>
<tr><th id="2871">2871</th><td>  <b>case</b> MCK_VRN2M1: <b>return</b> <q>"MCK_VRN2M1"</q>;</td></tr>
<tr><th id="2872">2872</th><td>  <b>case</b> MCK_VRNoV0: <b>return</b> <q>"MCK_VRNoV0"</q>;</td></tr>
<tr><th id="2873">2873</th><td>  <b>case</b> MCK_FPR16: <b>return</b> <q>"MCK_FPR16"</q>;</td></tr>
<tr><th id="2874">2874</th><td>  <b>case</b> MCK_FPR32: <b>return</b> <q>"MCK_FPR32"</q>;</td></tr>
<tr><th id="2875">2875</th><td>  <b>case</b> MCK_FPR64: <b>return</b> <q>"MCK_FPR64"</q>;</td></tr>
<tr><th id="2876">2876</th><td>  <b>case</b> MCK_GPR: <b>return</b> <q>"MCK_GPR"</q>;</td></tr>
<tr><th id="2877">2877</th><td>  <b>case</b> MCK_VR: <b>return</b> <q>"MCK_VR"</q>;</td></tr>
<tr><th id="2878">2878</th><td>  <b>case</b> MCK_AtomicMemOpOperand: <b>return</b> <q>"MCK_AtomicMemOpOperand"</q>;</td></tr>
<tr><th id="2879">2879</th><td>  <b>case</b> MCK_BareSymbol: <b>return</b> <q>"MCK_BareSymbol"</q>;</td></tr>
<tr><th id="2880">2880</th><td>  <b>case</b> MCK_CLUIImm: <b>return</b> <q>"MCK_CLUIImm"</q>;</td></tr>
<tr><th id="2881">2881</th><td>  <b>case</b> MCK_CSRSystemRegister: <b>return</b> <q>"MCK_CSRSystemRegister"</q>;</td></tr>
<tr><th id="2882">2882</th><td>  <b>case</b> MCK_CallSymbol: <b>return</b> <q>"MCK_CallSymbol"</q>;</td></tr>
<tr><th id="2883">2883</th><td>  <b>case</b> MCK_FRMArg: <b>return</b> <q>"MCK_FRMArg"</q>;</td></tr>
<tr><th id="2884">2884</th><td>  <b>case</b> MCK_FenceArg: <b>return</b> <q>"MCK_FenceArg"</q>;</td></tr>
<tr><th id="2885">2885</th><td>  <b>case</b> MCK_Imm: <b>return</b> <q>"MCK_Imm"</q>;</td></tr>
<tr><th id="2886">2886</th><td>  <b>case</b> MCK_ImmZero: <b>return</b> <q>"MCK_ImmZero"</q>;</td></tr>
<tr><th id="2887">2887</th><td>  <b>case</b> MCK_PseudoJumpSymbol: <b>return</b> <q>"MCK_PseudoJumpSymbol"</q>;</td></tr>
<tr><th id="2888">2888</th><td>  <b>case</b> MCK_SImm5Plus1: <b>return</b> <q>"MCK_SImm5Plus1"</q>;</td></tr>
<tr><th id="2889">2889</th><td>  <b>case</b> MCK_SImm21Lsb0JAL: <b>return</b> <q>"MCK_SImm21Lsb0JAL"</q>;</td></tr>
<tr><th id="2890">2890</th><td>  <b>case</b> MCK_TPRelAddSymbol: <b>return</b> <q>"MCK_TPRelAddSymbol"</q>;</td></tr>
<tr><th id="2891">2891</th><td>  <b>case</b> MCK_UImmLog2XLen: <b>return</b> <q>"MCK_UImmLog2XLen"</q>;</td></tr>
<tr><th id="2892">2892</th><td>  <b>case</b> MCK_UImmLog2XLenHalf: <b>return</b> <q>"MCK_UImmLog2XLenHalf"</q>;</td></tr>
<tr><th id="2893">2893</th><td>  <b>case</b> MCK_UImmLog2XLenNonZero: <b>return</b> <q>"MCK_UImmLog2XLenNonZero"</q>;</td></tr>
<tr><th id="2894">2894</th><td>  <b>case</b> MCK_RVVMaskRegOpOperand: <b>return</b> <q>"MCK_RVVMaskRegOpOperand"</q>;</td></tr>
<tr><th id="2895">2895</th><td>  <b>case</b> MCK_VTypeI: <b>return</b> <q>"MCK_VTypeI"</q>;</td></tr>
<tr><th id="2896">2896</th><td>  <b>case</b> MCK_UImm5: <b>return</b> <q>"MCK_UImm5"</q>;</td></tr>
<tr><th id="2897">2897</th><td>  <b>case</b> MCK_SImm12: <b>return</b> <q>"MCK_SImm12"</q>;</td></tr>
<tr><th id="2898">2898</th><td>  <b>case</b> MCK_SImm13Lsb0: <b>return</b> <q>"MCK_SImm13Lsb0"</q>;</td></tr>
<tr><th id="2899">2899</th><td>  <b>case</b> MCK_UImm20LUI: <b>return</b> <q>"MCK_UImm20LUI"</q>;</td></tr>
<tr><th id="2900">2900</th><td>  <b>case</b> MCK_UImm20AUIPC: <b>return</b> <q>"MCK_UImm20AUIPC"</q>;</td></tr>
<tr><th id="2901">2901</th><td>  <b>case</b> MCK_ImmXLenLI: <b>return</b> <q>"MCK_ImmXLenLI"</q>;</td></tr>
<tr><th id="2902">2902</th><td>  <b>case</b> MCK_SImm6: <b>return</b> <q>"MCK_SImm6"</q>;</td></tr>
<tr><th id="2903">2903</th><td>  <b>case</b> MCK_SImm6NonZero: <b>return</b> <q>"MCK_SImm6NonZero"</q>;</td></tr>
<tr><th id="2904">2904</th><td>  <b>case</b> MCK_UImm7Lsb00: <b>return</b> <q>"MCK_UImm7Lsb00"</q>;</td></tr>
<tr><th id="2905">2905</th><td>  <b>case</b> MCK_UImm8Lsb00: <b>return</b> <q>"MCK_UImm8Lsb00"</q>;</td></tr>
<tr><th id="2906">2906</th><td>  <b>case</b> MCK_UImm8Lsb000: <b>return</b> <q>"MCK_UImm8Lsb000"</q>;</td></tr>
<tr><th id="2907">2907</th><td>  <b>case</b> MCK_SImm9Lsb0: <b>return</b> <q>"MCK_SImm9Lsb0"</q>;</td></tr>
<tr><th id="2908">2908</th><td>  <b>case</b> MCK_UImm9Lsb000: <b>return</b> <q>"MCK_UImm9Lsb000"</q>;</td></tr>
<tr><th id="2909">2909</th><td>  <b>case</b> MCK_UImm10Lsb00NonZero: <b>return</b> <q>"MCK_UImm10Lsb00NonZero"</q>;</td></tr>
<tr><th id="2910">2910</th><td>  <b>case</b> MCK_SImm10Lsb0000NonZero: <b>return</b> <q>"MCK_SImm10Lsb0000NonZero"</q>;</td></tr>
<tr><th id="2911">2911</th><td>  <b>case</b> MCK_SImm12Lsb0: <b>return</b> <q>"MCK_SImm12Lsb0"</q>;</td></tr>
<tr><th id="2912">2912</th><td>  <b>case</b> MCK_SImm5: <b>return</b> <q>"MCK_SImm5"</q>;</td></tr>
<tr><th id="2913">2913</th><td>  <b>case</b> NumMatchClassKinds: <b>return</b> <q>"NumMatchClassKinds"</q>;</td></tr>
<tr><th id="2914">2914</th><td>  }</td></tr>
<tr><th id="2915">2915</th><td>  llvm_unreachable(<q>"unhandled MatchClassKind!"</q>);</td></tr>
<tr><th id="2916">2916</th><td>}</td></tr>
<tr><th id="2917">2917</th><td></td></tr>
<tr><th id="2918">2918</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="2919">2919</th><td>FeatureBitset RISCVAsmParser::</td></tr>
<tr><th id="2920">2920</th><td>ComputeAvailableFeatures(<em>const</em> FeatureBitset &amp;FB) <em>const</em> {</td></tr>
<tr><th id="2921">2921</th><td>  FeatureBitset Features;</td></tr>
<tr><th id="2922">2922</th><td>  <b>if</b> (FB[RISCV::FeatureStdExtM])</td></tr>
<tr><th id="2923">2923</th><td>    Features.set(Feature_HasStdExtMBit);</td></tr>
<tr><th id="2924">2924</th><td>  <b>if</b> (FB[RISCV::FeatureStdExtA])</td></tr>
<tr><th id="2925">2925</th><td>    Features.set(Feature_HasStdExtABit);</td></tr>
<tr><th id="2926">2926</th><td>  <b>if</b> (FB[RISCV::FeatureStdExtF])</td></tr>
<tr><th id="2927">2927</th><td>    Features.set(Feature_HasStdExtFBit);</td></tr>
<tr><th id="2928">2928</th><td>  <b>if</b> (FB[RISCV::FeatureStdExtD])</td></tr>
<tr><th id="2929">2929</th><td>    Features.set(Feature_HasStdExtDBit);</td></tr>
<tr><th id="2930">2930</th><td>  <b>if</b> (FB[RISCV::FeatureExtZfh])</td></tr>
<tr><th id="2931">2931</th><td>    Features.set(Feature_HasStdExtZfhBit);</td></tr>
<tr><th id="2932">2932</th><td>  <b>if</b> (FB[RISCV::FeatureStdExtC])</td></tr>
<tr><th id="2933">2933</th><td>    Features.set(Feature_HasStdExtCBit);</td></tr>
<tr><th id="2934">2934</th><td>  <b>if</b> (FB[RISCV::FeatureExtZba])</td></tr>
<tr><th id="2935">2935</th><td>    Features.set(Feature_HasStdExtZbaBit);</td></tr>
<tr><th id="2936">2936</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbb])</td></tr>
<tr><th id="2937">2937</th><td>    Features.set(Feature_HasStdExtZbbBit);</td></tr>
<tr><th id="2938">2938</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbc])</td></tr>
<tr><th id="2939">2939</th><td>    Features.set(Feature_HasStdExtZbcBit);</td></tr>
<tr><th id="2940">2940</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbe])</td></tr>
<tr><th id="2941">2941</th><td>    Features.set(Feature_HasStdExtZbeBit);</td></tr>
<tr><th id="2942">2942</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbf])</td></tr>
<tr><th id="2943">2943</th><td>    Features.set(Feature_HasStdExtZbfBit);</td></tr>
<tr><th id="2944">2944</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbm])</td></tr>
<tr><th id="2945">2945</th><td>    Features.set(Feature_HasStdExtZbmBit);</td></tr>
<tr><th id="2946">2946</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbp])</td></tr>
<tr><th id="2947">2947</th><td>    Features.set(Feature_HasStdExtZbpBit);</td></tr>
<tr><th id="2948">2948</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbr])</td></tr>
<tr><th id="2949">2949</th><td>    Features.set(Feature_HasStdExtZbrBit);</td></tr>
<tr><th id="2950">2950</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbs])</td></tr>
<tr><th id="2951">2951</th><td>    Features.set(Feature_HasStdExtZbsBit);</td></tr>
<tr><th id="2952">2952</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbt])</td></tr>
<tr><th id="2953">2953</th><td>    Features.set(Feature_HasStdExtZbtBit);</td></tr>
<tr><th id="2954">2954</th><td>  <b>if</b> ((FB[RISCV::FeatureExtZbb] || FB[RISCV::FeatureExtZbp]))</td></tr>
<tr><th id="2955">2955</th><td>    Features.set(Feature_HasStdExtZbbOrZbpBit);</td></tr>
<tr><th id="2956">2956</th><td>  <b>if</b> (FB[RISCV::FeatureExtZbproposedc])</td></tr>
<tr><th id="2957">2957</th><td>    Features.set(Feature_HasStdExtZbproposedcBit);</td></tr>
<tr><th id="2958">2958</th><td>  <b>if</b> (FB[RISCV::FeatureStdExtB])</td></tr>
<tr><th id="2959">2959</th><td>    Features.set(Feature_HasStdExtBBit);</td></tr>
<tr><th id="2960">2960</th><td>  <b>if</b> (!FB[RISCV::FeatureNoRVCHints])</td></tr>
<tr><th id="2961">2961</th><td>    Features.set(Feature_HasRVCHintsBit);</td></tr>
<tr><th id="2962">2962</th><td>  <b>if</b> (FB[RISCV::FeatureStdExtV])</td></tr>
<tr><th id="2963">2963</th><td>    Features.set(Feature_HasStdExtVBit);</td></tr>
<tr><th id="2964">2964</th><td>  <b>if</b> (FB[RISCV::FeatureStdExtZvlsseg])</td></tr>
<tr><th id="2965">2965</th><td>    Features.set(Feature_HasStdExtZvlssegBit);</td></tr>
<tr><th id="2966">2966</th><td>  <b>if</b> (FB[RISCV::FeatureExtZvamo])</td></tr>
<tr><th id="2967">2967</th><td>    Features.set(Feature_HasStdExtZvamoBit);</td></tr>
<tr><th id="2968">2968</th><td>  <b>if</b> (FB[RISCV::Feature64Bit])</td></tr>
<tr><th id="2969">2969</th><td>    Features.set(Feature_IsRV64Bit);</td></tr>
<tr><th id="2970">2970</th><td>  <b>if</b> (!FB[RISCV::Feature64Bit])</td></tr>
<tr><th id="2971">2971</th><td>    Features.set(Feature_IsRV32Bit);</td></tr>
<tr><th id="2972">2972</th><td>  <b>if</b> (FB[RISCV::FeatureRV32E])</td></tr>
<tr><th id="2973">2973</th><td>    Features.set(Feature_IsRV32EBit);</td></tr>
<tr><th id="2974">2974</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="2975">2975</th><td>}</td></tr>
<tr><th id="2976">2976</th><td></td></tr>
<tr><th id="2977">2977</th><td><em>static</em> <em>bool</em> checkAsmTiedOperandConstraints(<em>const</em> RISCVAsmParser&amp;AsmParser,</td></tr>
<tr><th id="2978">2978</th><td>                               <em>unsigned</em> Kind,</td></tr>
<tr><th id="2979">2979</th><td>                               <em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="2980">2980</th><td>                               uint64_t &amp;ErrorInfo) {</td></tr>
<tr><th id="2981">2981</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="2982">2982</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="2983">2983</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="2984">2984</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="2985">2985</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="2986">2986</th><td>      <em>unsigned</em> OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="2987">2987</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="2988">2988</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="2989">2989</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="2990">2990</th><td>      <em>unsigned</em> OpndNum1 = TiedAsmOperandTable[OpIdx][<var>1</var>];</td></tr>
<tr><th id="2991">2991</th><td>      <em>unsigned</em> OpndNum2 = TiedAsmOperandTable[OpIdx][<var>2</var>];</td></tr>
<tr><th id="2992">2992</th><td>      <b>if</b> (OpndNum1 != OpndNum2) {</td></tr>
<tr><th id="2993">2993</th><td>        <em>auto</em> &amp;SrcOp1 = Operands[OpndNum1];</td></tr>
<tr><th id="2994">2994</th><td>        <em>auto</em> &amp;SrcOp2 = Operands[OpndNum2];</td></tr>
<tr><th id="2995">2995</th><td>        <b>if</b> (SrcOp1-&gt;isReg() &amp;&amp; SrcOp2-&gt;isReg()) {</td></tr>
<tr><th id="2996">2996</th><td>          <b>if</b> (!AsmParser.regsEqual(*SrcOp1, *SrcOp2)) {</td></tr>
<tr><th id="2997">2997</th><td>            ErrorInfo = OpndNum2;</td></tr>
<tr><th id="2998">2998</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2999">2999</th><td>          }</td></tr>
<tr><th id="3000">3000</th><td>        }</td></tr>
<tr><th id="3001">3001</th><td>      }</td></tr>
<tr><th id="3002">3002</th><td>      <b>break</b>;</td></tr>
<tr><th id="3003">3003</th><td>    }</td></tr>
<tr><th id="3004">3004</th><td>    <b>default</b>:</td></tr>
<tr><th id="3005">3005</th><td>      <b>break</b>;</td></tr>
<tr><th id="3006">3006</th><td>    }</td></tr>
<tr><th id="3007">3007</th><td>  }</td></tr>
<tr><th id="3008">3008</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3009">3009</th><td>}</td></tr>
<tr><th id="3010">3010</th><td></td></tr>
<tr><th id="3011">3011</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> MnemonicTable =</td></tr>
<tr><th id="3012">3012</th><td>    <q>"\003add\006add.uw\004addi\005addiw\004addw\010amoadd.d\013amoadd.d.aq\015"</q></td></tr>
<tr><th id="3013">3013</th><td>    <q>"amoadd.d.aqrl\013amoadd.d.rl\010amoadd.w\013amoadd.w.aq\015amoadd.w.aqr"</q></td></tr>
<tr><th id="3014">3014</th><td>    <q>"l\013amoadd.w.rl\010amoand.d\013amoand.d.aq\015amoand.d.aqrl\013amoand."</q></td></tr>
<tr><th id="3015">3015</th><td>    <q>"d.rl\010amoand.w\013amoand.w.aq\015amoand.w.aqrl\013amoand.w.rl\010amom"</q></td></tr>
<tr><th id="3016">3016</th><td>    <q>"ax.d\013amomax.d.aq\015amomax.d.aqrl\013amomax.d.rl\010amomax.w\013amom"</q></td></tr>
<tr><th id="3017">3017</th><td>    <q>"ax.w.aq\015amomax.w.aqrl\013amomax.w.rl\tamomaxu.d\014amomaxu.d.aq\016a"</q></td></tr>
<tr><th id="3018">3018</th><td>    <q>"momaxu.d.aqrl\014amomaxu.d.rl\tamomaxu.w\014amomaxu.w.aq\016amomaxu.w.a"</q></td></tr>
<tr><th id="3019">3019</th><td>    <q>"qrl\014amomaxu.w.rl\010amomin.d\013amomin.d.aq\015amomin.d.aqrl\013amom"</q></td></tr>
<tr><th id="3020">3020</th><td>    <q>"in.d.rl\010amomin.w\013amomin.w.aq\015amomin.w.aqrl\013amomin.w.rl\tamo"</q></td></tr>
<tr><th id="3021">3021</th><td>    <q>"minu.d\014amominu.d.aq\016amominu.d.aqrl\014amominu.d.rl\tamominu.w\014"</q></td></tr>
<tr><th id="3022">3022</th><td>    <q>"amominu.w.aq\016amominu.w.aqrl\014amominu.w.rl\007amoor.d\namoor.d.aq\014"</q></td></tr>
<tr><th id="3023">3023</th><td>    <q>"amoor.d.aqrl\namoor.d.rl\007amoor.w\namoor.w.aq\014amoor.w.aqrl\namoor."</q></td></tr>
<tr><th id="3024">3024</th><td>    <q>"w.rl\tamoswap.d\014amoswap.d.aq\016amoswap.d.aqrl\014amoswap.d.rl\tamos"</q></td></tr>
<tr><th id="3025">3025</th><td>    <q>"wap.w\014amoswap.w.aq\016amoswap.w.aqrl\014amoswap.w.rl\010amoxor.d\013"</q></td></tr>
<tr><th id="3026">3026</th><td>    <q>"amoxor.d.aq\015amoxor.d.aqrl\013amoxor.d.rl\010amoxor.w\013amoxor.w.aq\015"</q></td></tr>
<tr><th id="3027">3027</th><td>    <q>"amoxor.w.aqrl\013amoxor.w.rl\003and\004andi\004andn\005auipc\004bclr\005"</q></td></tr>
<tr><th id="3028">3028</th><td>    <q>"bclri\006bclriw\005bclrw\tbcompress\nbcompressw\013bdecompress\014bdeco"</q></td></tr>
<tr><th id="3029">3029</th><td>    <q>"mpressw\003beq\004beqz\004bext\005bexti\005bextw\003bfp\004bfpw\003bge\004"</q></td></tr>
<tr><th id="3030">3030</th><td>    <q>"bgeu\004bgez\003bgt\004bgtu\004bgtz\004binv\005binvi\006binviw\005binvw"</q></td></tr>
<tr><th id="3031">3031</th><td>    <q>"\003ble\004bleu\004blez\003blt\004bltu\004bltz\010bmatflip\006bmator\007"</q></td></tr>
<tr><th id="3032">3032</th><td>    <q>"bmatxor\003bne\004bnez\004bset\005bseti\006bsetiw\005bsetw\005c.add\006"</q></td></tr>
<tr><th id="3033">3033</th><td>    <q>"c.addi\nc.addi16sp\nc.addi4spn\007c.addiw\006c.addw\005c.and\006c.andi\006"</q></td></tr>
<tr><th id="3034">3034</th><td>    <q>"c.beqz\006c.bnez\010c.ebreak\005c.fld\007c.fldsp\005c.flw\007c.flwsp\005"</q></td></tr>
<tr><th id="3035">3035</th><td>    <q>"c.fsd\007c.fsdsp\005c.fsw\007c.fswsp\003c.j\005c.jal\006c.jalr\004c.jr\004"</q></td></tr>
<tr><th id="3036">3036</th><td>    <q>"c.ld\006c.ldsp\004c.li\005c.lui\004c.lw\006c.lwsp\004c.mv\005c.neg\005c"</q></td></tr>
<tr><th id="3037">3037</th><td>    <q>".nop\005c.not\004c.or\004c.sd\006c.sdsp\006c.slli\010c.slli64\006c.srai"</q></td></tr>
<tr><th id="3038">3038</th><td>    <q>"\010c.srai64\006c.srli\010c.srli64\005c.sub\006c.subw\004c.sw\006c.swsp"</q></td></tr>
<tr><th id="3039">3039</th><td>    <q>"\007c.unimp\005c.xor\010c.zext.w\004call\005clmul\006clmulh\006clmulr\003"</q></td></tr>
<tr><th id="3040">3040</th><td>    <q>"clz\004clzw\004cmix\004cmov\004cpop\005cpopw\007crc32.b\007crc32.d\007c"</q></td></tr>
<tr><th id="3041">3041</th><td>    <q>"rc32.h\007crc32.w\010crc32c.b\010crc32c.d\010crc32c.h\010crc32c.w\004cs"</q></td></tr>
<tr><th id="3042">3042</th><td>    <q>"rc\005csrci\004csrr\005csrrc\006csrrci\005csrrs\006csrrsi\005csrrw\006c"</q></td></tr>
<tr><th id="3043">3043</th><td>    <q>"srrwi\004csrs\005csrsi\004csrw\005csrwi\003ctz\004ctzw\003div\004divu\005"</q></td></tr>
<tr><th id="3044">3044</th><td>    <q>"divuw\004divw\004dret\006ebreak\005ecall\006fabs.d\006fabs.h\006fabs.s\006"</q></td></tr>
<tr><th id="3045">3045</th><td>    <q>"fadd.d\006fadd.h\006fadd.s\010fclass.d\010fclass.h\010fclass.s\010fcvt."</q></td></tr>
<tr><th id="3046">3046</th><td>    <q>"d.h\010fcvt.d.l\tfcvt.d.lu\010fcvt.d.s\010fcvt.d.w\tfcvt.d.wu\010fcvt.h"</q></td></tr>
<tr><th id="3047">3047</th><td>    <q>".d\010fcvt.h.l\tfcvt.h.lu\010fcvt.h.s\010fcvt.h.w\tfcvt.h.wu\010fcvt.l."</q></td></tr>
<tr><th id="3048">3048</th><td>    <q>"d\010fcvt.l.h\010fcvt.l.s\tfcvt.lu.d\tfcvt.lu.h\tfcvt.lu.s\010fcvt.s.d\010"</q></td></tr>
<tr><th id="3049">3049</th><td>    <q>"fcvt.s.h\010fcvt.s.l\tfcvt.s.lu\010fcvt.s.w\tfcvt.s.wu\010fcvt.w.d\010f"</q></td></tr>
<tr><th id="3050">3050</th><td>    <q>"cvt.w.h\010fcvt.w.s\tfcvt.wu.d\tfcvt.wu.h\tfcvt.wu.s\006fdiv.d\006fdiv."</q></td></tr>
<tr><th id="3051">3051</th><td>    <q>"h\006fdiv.s\005fence\007fence.i\tfence.tso\005feq.d\005feq.h\005feq.s\005"</q></td></tr>
<tr><th id="3052">3052</th><td>    <q>"fge.d\005fge.h\005fge.s\005fgt.d\005fgt.h\005fgt.s\003fld\005fle.d\005f"</q></td></tr>
<tr><th id="3053">3053</th><td>    <q>"le.h\005fle.s\003flh\005flt.d\005flt.h\005flt.s\003flw\007fmadd.d\007fm"</q></td></tr>
<tr><th id="3054">3054</th><td>    <q>"add.h\007fmadd.s\006fmax.d\006fmax.h\006fmax.s\006fmin.d\006fmin.h\006f"</q></td></tr>
<tr><th id="3055">3055</th><td>    <q>"min.s\007fmsub.d\007fmsub.h\007fmsub.s\006fmul.d\006fmul.h\006fmul.s\005"</q></td></tr>
<tr><th id="3056">3056</th><td>    <q>"fmv.d\007fmv.d.x\005fmv.h\007fmv.h.x\005fmv.s\007fmv.w.x\007fmv.x.d\007"</q></td></tr>
<tr><th id="3057">3057</th><td>    <q>"fmv.x.h\007fmv.x.w\006fneg.d\006fneg.h\006fneg.s\010fnmadd.d\010fnmadd."</q></td></tr>
<tr><th id="3058">3058</th><td>    <q>"h\010fnmadd.s\010fnmsub.d\010fnmsub.h\010fnmsub.s\005frcsr\007frflags\004"</q></td></tr>
<tr><th id="3059">3059</th><td>    <q>"frrm\004frsr\005fscsr\003fsd\007fsflags\010fsflagsi\007fsgnj.d\007fsgnj"</q></td></tr>
<tr><th id="3060">3060</th><td>    <q>".h\007fsgnj.s\010fsgnjn.d\010fsgnjn.h\010fsgnjn.s\010fsgnjx.d\010fsgnjx"</q></td></tr>
<tr><th id="3061">3061</th><td>    <q>".h\010fsgnjx.s\003fsh\003fsl\004fslw\007fsqrt.d\007fsqrt.h\007fsqrt.s\003"</q></td></tr>
<tr><th id="3062">3062</th><td>    <q>"fsr\004fsri\005fsriw\004fsrm\005fsrmi\004fsrw\004fssr\006fsub.d\006fsub"</q></td></tr>
<tr><th id="3063">3063</th><td>    <q>".h\006fsub.s\003fsw\004gorc\005gorci\006gorciw\005gorcw\004grev\005grev"</q></td></tr>
<tr><th id="3064">3064</th><td>    <q>"i\006greviw\005grevw\001j\003jal\004jalr\002jr\004jump\002la\tla.tls.gd"</q></td></tr>
<tr><th id="3065">3065</th><td>    <q>"\tla.tls.ie\002lb\003lbu\002ld\002lh\003lhu\002li\003lla\004lr.d\007lr."</q></td></tr>
<tr><th id="3066">3066</th><td>    <q>"d.aq\tlr.d.aqrl\007lr.d.rl\004lr.w\007lr.w.aq\tlr.w.aqrl\007lr.w.rl\003"</q></td></tr>
<tr><th id="3067">3067</th><td>    <q>"lui\002lw\003lwu\003max\004maxu\003min\004minu\004mret\003mul\004mulh\006"</q></td></tr>
<tr><th id="3068">3068</th><td>    <q>"mulhsu\005mulhu\004mulw\002mv\003neg\004negw\003nop\003not\002or\003orc"</q></td></tr>
<tr><th id="3069">3069</th><td>    <q>"\005orc.b\005orc.h\005orc.n\005orc.p\005orc.w\005orc16\007orc16.w\004or"</q></td></tr>
<tr><th id="3070">3070</th><td>    <q>"c2\006orc2.b\006orc2.h\006orc2.n\006orc2.w\005orc32\004orc4\006orc4.b\006"</q></td></tr>
<tr><th id="3071">3071</th><td>    <q>"orc4.h\006orc4.w\004orc8\006orc8.h\006orc8.w\003ori\003orn\004pack\005p"</q></td></tr>
<tr><th id="3072">3072</th><td>    <q>"ackh\005packu\006packuw\005packw\007rdcycle\010rdcycleh\trdinstret\nrdi"</q></td></tr>
<tr><th id="3073">3073</th><td>    <q>"nstreth\006rdtime\007rdtimeh\003rem\004remu\005remuw\004remw\003ret\003"</q></td></tr>
<tr><th id="3074">3074</th><td>    <q>"rev\005rev.b\005rev.h\005rev.n\005rev.p\005rev.w\005rev16\007rev16.w\004"</q></td></tr>
<tr><th id="3075">3075</th><td>    <q>"rev2\006rev2.b\006rev2.h\006rev2.n\006rev2.w\005rev32\004rev4\006rev4.b"</q></td></tr>
<tr><th id="3076">3076</th><td>    <q>"\006rev4.h\006rev4.w\004rev8\006rev8.h\006rev8.w\003rol\004rolw\003ror\004"</q></td></tr>
<tr><th id="3077">3077</th><td>    <q>"rori\005roriw\004rorw\002sb\004sc.d\007sc.d.aq\tsc.d.aqrl\007sc.d.rl\004"</q></td></tr>
<tr><th id="3078">3078</th><td>    <q>"sc.w\007sc.w.aq\tsc.w.aqrl\007sc.w.rl\002sd\004seqz\006sext.b\006sext.h"</q></td></tr>
<tr><th id="3079">3079</th><td>    <q>"\006sext.w\nsfence.vma\003sgt\004sgtu\004sgtz\002sh\006sh1add\tsh1add.u"</q></td></tr>
<tr><th id="3080">3080</th><td>    <q>"w\006sh2add\tsh2add.uw\006sh3add\tsh3add.uw\004shfl\005shfli\005shflw\003"</q></td></tr>
<tr><th id="3081">3081</th><td>    <q>"sll\004slli\007slli.uw\005slliw\004sllw\003slt\004slti\005sltiu\004sltu"</q></td></tr>
<tr><th id="3082">3082</th><td>    <q>"\004sltz\004snez\003sra\004srai\005sraiw\004sraw\004sret\003srl\004srli"</q></td></tr>
<tr><th id="3083">3083</th><td>    <q>"\005srliw\004srlw\003sub\004subw\002sw\004tail\005unimp\006unshfl\007un"</q></td></tr>
<tr><th id="3084">3084</th><td>    <q>"shfli\007unshflw\005unzip\007unzip.b\007unzip.h\007unzip.n\007unzip.w\007"</q></td></tr>
<tr><th id="3085">3085</th><td>    <q>"unzip16\006unzip2\010unzip2.b\010unzip2.h\010unzip2.w\006unzip4\010unzi"</q></td></tr>
<tr><th id="3086">3086</th><td>    <q>"p4.h\010unzip4.w\006unzip8\010unzip8.w\004uret\010vaadd.vv\010vaadd.vx\t"</q></td></tr>
<tr><th id="3087">3087</th><td>    <q>"vaaddu.vv\tvaaddu.vx\010vadc.vim\010vadc.vvm\010vadc.vxm\007vadd.vi\007"</q></td></tr>
<tr><th id="3088">3088</th><td>    <q>"vadd.vv\007vadd.vx\015vamoaddei16.v\015vamoaddei32.v\015vamoaddei64.v\014"</q></td></tr>
<tr><th id="3089">3089</th><td>    <q>"vamoaddei8.v\015vamoandei16.v\015vamoandei32.v\015vamoandei64.v\014vamo"</q></td></tr>
<tr><th id="3090">3090</th><td>    <q>"andei8.v\015vamomaxei16.v\015vamomaxei32.v\015vamomaxei64.v\014vamomaxe"</q></td></tr>
<tr><th id="3091">3091</th><td>    <q>"i8.v\016vamomaxuei16.v\016vamomaxuei32.v\016vamomaxuei64.v\015vamomaxue"</q></td></tr>
<tr><th id="3092">3092</th><td>    <q>"i8.v\015vamominei16.v\015vamominei32.v\015vamominei64.v\014vamominei8.v"</q></td></tr>
<tr><th id="3093">3093</th><td>    <q>"\016vamominuei16.v\016vamominuei32.v\016vamominuei64.v\015vamominuei8.v"</q></td></tr>
<tr><th id="3094">3094</th><td>    <q>"\014vamoorei16.v\014vamoorei32.v\014vamoorei64.v\013vamoorei8.v\016vamo"</q></td></tr>
<tr><th id="3095">3095</th><td>    <q>"swapei16.v\016vamoswapei32.v\016vamoswapei64.v\015vamoswapei8.v\015vamo"</q></td></tr>
<tr><th id="3096">3096</th><td>    <q>"xorei16.v\015vamoxorei32.v\015vamoxorei64.v\014vamoxorei8.v\007vand.vi\007"</q></td></tr>
<tr><th id="3097">3097</th><td>    <q>"vand.vv\007vand.vx\010vasub.vv\010vasub.vx\tvasubu.vv\tvasubu.vx\014vco"</q></td></tr>
<tr><th id="3098">3098</th><td>    <q>"mpress.vm\007vdiv.vv\007vdiv.vx\010vdivu.vv\010vdivu.vx\010vfadd.vf\010"</q></td></tr>
<tr><th id="3099">3099</th><td>    <q>"vfadd.vv\tvfclass.v\013vfcvt.f.x.v\014vfcvt.f.xu.v\017vfcvt.rtz.x.f.v\020"</q></td></tr>
<tr><th id="3100">3100</th><td>    <q>"vfcvt.rtz.xu.f.v\013vfcvt.x.f.v\014vfcvt.xu.f.v\010vfdiv.vf\010vfdiv.vv"</q></td></tr>
<tr><th id="3101">3101</th><td>    <q>"\010vfirst.m\tvfmacc.vf\tvfmacc.vv\tvfmadd.vf\tvfmadd.vv\010vfmax.vf\010"</q></td></tr>
<tr><th id="3102">3102</th><td>    <q>"vfmax.vv\013vfmerge.vfm\010vfmin.vf\010vfmin.vv\tvfmsac.vf\tvfmsac.vv\t"</q></td></tr>
<tr><th id="3103">3103</th><td>    <q>"vfmsub.vf\tvfmsub.vv\010vfmul.vf\010vfmul.vv\010vfmv.f.s\010vfmv.s.f\010"</q></td></tr>
<tr><th id="3104">3104</th><td>    <q>"vfmv.v.f\014vfncvt.f.f.w\014vfncvt.f.x.w\015vfncvt.f.xu.w\020vfncvt.rod"</q></td></tr>
<tr><th id="3105">3105</th><td>    <q>".f.f.w\020vfncvt.rtz.x.f.w\021vfncvt.rtz.xu.f.w\014vfncvt.x.f.w\015vfnc"</q></td></tr>
<tr><th id="3106">3106</th><td>    <q>"vt.xu.f.w\007vfneg.v\nvfnmacc.vf\nvfnmacc.vv\nvfnmadd.vf\nvfnmadd.vv\nv"</q></td></tr>
<tr><th id="3107">3107</th><td>    <q>"fnmsac.vf\nvfnmsac.vv\nvfnmsub.vf\nvfnmsub.vv\tvfrdiv.vf\010vfrec7.v\013"</q></td></tr>
<tr><th id="3108">3108</th><td>    <q>"vfredmax.vs\013vfredmin.vs\014vfredosum.vs\013vfredsum.vs\nvfrsqrt7.v\t"</q></td></tr>
<tr><th id="3109">3109</th><td>    <q>"vfrsub.vf\tvfsgnj.vf\tvfsgnj.vv\nvfsgnjn.vf\nvfsgnjn.vv\nvfsgnjx.vf\nvf"</q></td></tr>
<tr><th id="3110">3110</th><td>    <q>"sgnjx.vv\017vfslide1down.vf\015vfslide1up.vf\010vfsqrt.v\010vfsub.vf\010"</q></td></tr>
<tr><th id="3111">3111</th><td>    <q>"vfsub.vv\tvfwadd.vf\tvfwadd.vv\tvfwadd.wf\tvfwadd.wv\014vfwcvt.f.f.v\014"</q></td></tr>
<tr><th id="3112">3112</th><td>    <q>"vfwcvt.f.x.v\015vfwcvt.f.xu.v\020vfwcvt.rtz.x.f.v\021vfwcvt.rtz.xu.f.v\014"</q></td></tr>
<tr><th id="3113">3113</th><td>    <q>"vfwcvt.x.f.v\015vfwcvt.xu.f.v\nvfwmacc.vf\nvfwmacc.vv\nvfwmsac.vf\nvfwm"</q></td></tr>
<tr><th id="3114">3114</th><td>    <q>"sac.vv\tvfwmul.vf\tvfwmul.vv\013vfwnmacc.vf\013vfwnmacc.vv\013vfwnmsac."</q></td></tr>
<tr><th id="3115">3115</th><td>    <q>"vf\013vfwnmsac.vv\015vfwredosum.vs\014vfwredsum.vs\tvfwsub.vf\tvfwsub.v"</q></td></tr>
<tr><th id="3116">3116</th><td>    <q>"v\tvfwsub.wf\tvfwsub.wv\005vid.v\007viota.m\006vl1r.v\tvl1re16.v\tvl1re"</q></td></tr>
<tr><th id="3117">3117</th><td>    <q>"32.v\tvl1re64.v\010vl1re8.v\006vl2r.v\tvl2re16.v\tvl2re32.v\tvl2re64.v\010"</q></td></tr>
<tr><th id="3118">3118</th><td>    <q>"vl2re8.v\006vl4r.v\tvl4re16.v\tvl4re32.v\tvl4re64.v\010vl4re8.v\006vl8r"</q></td></tr>
<tr><th id="3119">3119</th><td>    <q>".v\tvl8re16.v\tvl8re32.v\tvl8re64.v\010vl8re8.v\006vle1.v\007vle16.v\tv"</q></td></tr>
<tr><th id="3120">3120</th><td>    <q>"le16ff.v\007vle32.v\tvle32ff.v\007vle64.v\tvle64ff.v\006vle8.v\010vle8f"</q></td></tr>
<tr><th id="3121">3121</th><td>    <q>"f.v\nvloxei16.v\nvloxei32.v\nvloxei64.v\tvloxei8.v\016vloxseg2ei16.v\016"</q></td></tr>
<tr><th id="3122">3122</th><td>    <q>"vloxseg2ei32.v\016vloxseg2ei64.v\015vloxseg2ei8.v\016vloxseg3ei16.v\016"</q></td></tr>
<tr><th id="3123">3123</th><td>    <q>"vloxseg3ei32.v\016vloxseg3ei64.v\015vloxseg3ei8.v\016vloxseg4ei16.v\016"</q></td></tr>
<tr><th id="3124">3124</th><td>    <q>"vloxseg4ei32.v\016vloxseg4ei64.v\015vloxseg4ei8.v\016vloxseg5ei16.v\016"</q></td></tr>
<tr><th id="3125">3125</th><td>    <q>"vloxseg5ei32.v\016vloxseg5ei64.v\015vloxseg5ei8.v\016vloxseg6ei16.v\016"</q></td></tr>
<tr><th id="3126">3126</th><td>    <q>"vloxseg6ei32.v\016vloxseg6ei64.v\015vloxseg6ei8.v\016vloxseg7ei16.v\016"</q></td></tr>
<tr><th id="3127">3127</th><td>    <q>"vloxseg7ei32.v\016vloxseg7ei64.v\015vloxseg7ei8.v\016vloxseg8ei16.v\016"</q></td></tr>
<tr><th id="3128">3128</th><td>    <q>"vloxseg8ei32.v\016vloxseg8ei64.v\015vloxseg8ei8.v\010vlse16.v\010vlse32"</q></td></tr>
<tr><th id="3129">3129</th><td>    <q>".v\010vlse64.v\007vlse8.v\013vlseg2e16.v\015vlseg2e16ff.v\013vlseg2e32."</q></td></tr>
<tr><th id="3130">3130</th><td>    <q>"v\015vlseg2e32ff.v\013vlseg2e64.v\015vlseg2e64ff.v\nvlseg2e8.v\014vlseg"</q></td></tr>
<tr><th id="3131">3131</th><td>    <q>"2e8ff.v\013vlseg3e16.v\015vlseg3e16ff.v\013vlseg3e32.v\015vlseg3e32ff.v"</q></td></tr>
<tr><th id="3132">3132</th><td>    <q>"\013vlseg3e64.v\015vlseg3e64ff.v\nvlseg3e8.v\014vlseg3e8ff.v\013vlseg4e"</q></td></tr>
<tr><th id="3133">3133</th><td>    <q>"16.v\015vlseg4e16ff.v\013vlseg4e32.v\015vlseg4e32ff.v\013vlseg4e64.v\015"</q></td></tr>
<tr><th id="3134">3134</th><td>    <q>"vlseg4e64ff.v\nvlseg4e8.v\014vlseg4e8ff.v\013vlseg5e16.v\015vlseg5e16ff"</q></td></tr>
<tr><th id="3135">3135</th><td>    <q>".v\013vlseg5e32.v\015vlseg5e32ff.v\013vlseg5e64.v\015vlseg5e64ff.v\nvls"</q></td></tr>
<tr><th id="3136">3136</th><td>    <q>"eg5e8.v\014vlseg5e8ff.v\013vlseg6e16.v\015vlseg6e16ff.v\013vlseg6e32.v\015"</q></td></tr>
<tr><th id="3137">3137</th><td>    <q>"vlseg6e32ff.v\013vlseg6e64.v\015vlseg6e64ff.v\nvlseg6e8.v\014vlseg6e8ff"</q></td></tr>
<tr><th id="3138">3138</th><td>    <q>".v\013vlseg7e16.v\015vlseg7e16ff.v\013vlseg7e32.v\015vlseg7e32ff.v\013v"</q></td></tr>
<tr><th id="3139">3139</th><td>    <q>"lseg7e64.v\015vlseg7e64ff.v\nvlseg7e8.v\014vlseg7e8ff.v\013vlseg8e16.v\015"</q></td></tr>
<tr><th id="3140">3140</th><td>    <q>"vlseg8e16ff.v\013vlseg8e32.v\015vlseg8e32ff.v\013vlseg8e64.v\015vlseg8e"</q></td></tr>
<tr><th id="3141">3141</th><td>    <q>"64ff.v\nvlseg8e8.v\014vlseg8e8ff.v\014vlsseg2e16.v\014vlsseg2e32.v\014v"</q></td></tr>
<tr><th id="3142">3142</th><td>    <q>"lsseg2e64.v\013vlsseg2e8.v\014vlsseg3e16.v\014vlsseg3e32.v\014vlsseg3e6"</q></td></tr>
<tr><th id="3143">3143</th><td>    <q>"4.v\013vlsseg3e8.v\014vlsseg4e16.v\014vlsseg4e32.v\014vlsseg4e64.v\013v"</q></td></tr>
<tr><th id="3144">3144</th><td>    <q>"lsseg4e8.v\014vlsseg5e16.v\014vlsseg5e32.v\014vlsseg5e64.v\013vlsseg5e8"</q></td></tr>
<tr><th id="3145">3145</th><td>    <q>".v\014vlsseg6e16.v\014vlsseg6e32.v\014vlsseg6e64.v\013vlsseg6e8.v\014vl"</q></td></tr>
<tr><th id="3146">3146</th><td>    <q>"sseg7e16.v\014vlsseg7e32.v\014vlsseg7e64.v\013vlsseg7e8.v\014vlsseg8e16"</q></td></tr>
<tr><th id="3147">3147</th><td>    <q>".v\014vlsseg8e32.v\014vlsseg8e64.v\013vlsseg8e8.v\nvluxei16.v\nvluxei32"</q></td></tr>
<tr><th id="3148">3148</th><td>    <q>".v\nvluxei64.v\tvluxei8.v\016vluxseg2ei16.v\016vluxseg2ei32.v\016vluxse"</q></td></tr>
<tr><th id="3149">3149</th><td>    <q>"g2ei64.v\015vluxseg2ei8.v\016vluxseg3ei16.v\016vluxseg3ei32.v\016vluxse"</q></td></tr>
<tr><th id="3150">3150</th><td>    <q>"g3ei64.v\015vluxseg3ei8.v\016vluxseg4ei16.v\016vluxseg4ei32.v\016vluxse"</q></td></tr>
<tr><th id="3151">3151</th><td>    <q>"g4ei64.v\015vluxseg4ei8.v\016vluxseg5ei16.v\016vluxseg5ei32.v\016vluxse"</q></td></tr>
<tr><th id="3152">3152</th><td>    <q>"g5ei64.v\015vluxseg5ei8.v\016vluxseg6ei16.v\016vluxseg6ei32.v\016vluxse"</q></td></tr>
<tr><th id="3153">3153</th><td>    <q>"g6ei64.v\015vluxseg6ei8.v\016vluxseg7ei16.v\016vluxseg7ei32.v\016vluxse"</q></td></tr>
<tr><th id="3154">3154</th><td>    <q>"g7ei64.v\015vluxseg7ei8.v\016vluxseg8ei16.v\016vluxseg8ei32.v\016vluxse"</q></td></tr>
<tr><th id="3155">3155</th><td>    <q>"g8ei64.v\015vluxseg8ei8.v\010vmacc.vv\010vmacc.vx\010vmadc.vi\tvmadc.vi"</q></td></tr>
<tr><th id="3156">3156</th><td>    <q>"m\010vmadc.vv\tvmadc.vvm\010vmadc.vx\tvmadc.vxm\010vmadd.vv\010vmadd.vx"</q></td></tr>
<tr><th id="3157">3157</th><td>    <q>"\010vmand.mm\013vmandnot.mm\007vmax.vv\007vmax.vx\010vmaxu.vv\010vmaxu."</q></td></tr>
<tr><th id="3158">3158</th><td>    <q>"vx\007vmclr.m\nvmerge.vim\nvmerge.vvm\nvmerge.vxm\010vmfeq.vf\010vmfeq."</q></td></tr>
<tr><th id="3159">3159</th><td>    <q>"vv\010vmfge.vf\010vmfge.vv\010vmfgt.vf\010vmfgt.vv\010vmfle.vf\010vmfle"</q></td></tr>
<tr><th id="3160">3160</th><td>    <q>".vv\010vmflt.vf\010vmflt.vv\010vmfne.vf\010vmfne.vv\007vmin.vv\007vmin."</q></td></tr>
<tr><th id="3161">3161</th><td>    <q>"vx\010vminu.vv\010vminu.vx\006vmmv.m\tvmnand.mm\010vmnor.mm\007vmnot.m\007"</q></td></tr>
<tr><th id="3162">3162</th><td>    <q>"vmor.mm\nvmornot.mm\010vmsbc.vv\tvmsbc.vvm\010vmsbc.vx\tvmsbc.vxm\007vm"</q></td></tr>
<tr><th id="3163">3163</th><td>    <q>"sbf.m\010vmseq.vi\010vmseq.vv\010vmseq.vx\007vmset.m\010vmsge.vi\010vms"</q></td></tr>
<tr><th id="3164">3164</th><td>    <q>"ge.vv\010vmsge.vx\tvmsgeu.vi\tvmsgeu.vv\tvmsgeu.vx\010vmsgt.vi\010vmsgt"</q></td></tr>
<tr><th id="3165">3165</th><td>    <q>".vv\010vmsgt.vx\tvmsgtu.vi\tvmsgtu.vv\tvmsgtu.vx\007vmsif.m\010vmsle.vi"</q></td></tr>
<tr><th id="3166">3166</th><td>    <q>"\010vmsle.vv\010vmsle.vx\tvmsleu.vi\tvmsleu.vv\tvmsleu.vx\010vmslt.vi\010"</q></td></tr>
<tr><th id="3167">3167</th><td>    <q>"vmslt.vv\010vmslt.vx\tvmsltu.vi\tvmsltu.vv\tvmsltu.vx\010vmsne.vi\010vm"</q></td></tr>
<tr><th id="3168">3168</th><td>    <q>"sne.vv\010vmsne.vx\007vmsof.m\007vmul.vv\007vmul.vx\010vmulh.vv\010vmul"</q></td></tr>
<tr><th id="3169">3169</th><td>    <q>"h.vx\nvmulhsu.vv\nvmulhsu.vx\tvmulhu.vv\tvmulhu.vx\007vmv.s.x\007vmv.v."</q></td></tr>
<tr><th id="3170">3170</th><td>    <q>"i\007vmv.v.v\007vmv.v.x\007vmv.x.s\007vmv1r.v\007vmv2r.v\007vmv4r.v\007"</q></td></tr>
<tr><th id="3171">3171</th><td>    <q>"vmv8r.v\tvmxnor.mm\010vmxor.mm\tvnclip.wi\tvnclip.wv\tvnclip.wx\nvnclip"</q></td></tr>
<tr><th id="3172">3172</th><td>    <q>"u.wi\nvnclipu.wv\nvnclipu.wx\013vncvt.x.x.w\006vneg.v\tvnmsac.vv\tvnmsa"</q></td></tr>
<tr><th id="3173">3173</th><td>    <q>"c.vx\tvnmsub.vv\tvnmsub.vx\006vnot.v\010vnsra.wi\010vnsra.wv\010vnsra.w"</q></td></tr>
<tr><th id="3174">3174</th><td>    <q>"x\010vnsrl.wi\010vnsrl.wv\010vnsrl.wx\006vor.vi\006vor.vv\006vor.vx\007"</q></td></tr>
<tr><th id="3175">3175</th><td>    <q>"vpopc.m\nvredand.vs\nvredmax.vs\013vredmaxu.vs\nvredmin.vs\013vredminu."</q></td></tr>
<tr><th id="3176">3176</th><td>    <q>"vs\tvredor.vs\nvredsum.vs\nvredxor.vs\007vrem.vv\007vrem.vx\010vremu.vv"</q></td></tr>
<tr><th id="3177">3177</th><td>    <q>"\010vremu.vx\013vrgather.vi\013vrgather.vv\013vrgather.vx\017vrgatherei"</q></td></tr>
<tr><th id="3178">3178</th><td>    <q>"16.vv\010vrsub.vi\010vrsub.vx\006vs1r.v\006vs2r.v\006vs4r.v\006vs8r.v\010"</q></td></tr>
<tr><th id="3179">3179</th><td>    <q>"vsadd.vi\010vsadd.vv\010vsadd.vx\tvsaddu.vi\tvsaddu.vv\tvsaddu.vx\010vs"</q></td></tr>
<tr><th id="3180">3180</th><td>    <q>"bc.vvm\010vsbc.vxm\006vse1.v\007vse16.v\007vse32.v\007vse64.v\006vse8.v"</q></td></tr>
<tr><th id="3181">3181</th><td>    <q>"\010vsetivli\006vsetvl\007vsetvli\tvsext.vf2\tvsext.vf4\tvsext.vf8\016v"</q></td></tr>
<tr><th id="3182">3182</th><td>    <q>"slide1down.vx\014vslide1up.vx\015vslidedown.vi\015vslidedown.vx\013vsli"</q></td></tr>
<tr><th id="3183">3183</th><td>    <q>"deup.vi\013vslideup.vx\007vsll.vi\007vsll.vv\007vsll.vx\010vsmul.vv\010"</q></td></tr>
<tr><th id="3184">3184</th><td>    <q>"vsmul.vx\nvsoxei16.v\nvsoxei32.v\nvsoxei64.v\tvsoxei8.v\016vsoxseg2ei16"</q></td></tr>
<tr><th id="3185">3185</th><td>    <q>".v\016vsoxseg2ei32.v\016vsoxseg2ei64.v\015vsoxseg2ei8.v\016vsoxseg3ei16"</q></td></tr>
<tr><th id="3186">3186</th><td>    <q>".v\016vsoxseg3ei32.v\016vsoxseg3ei64.v\015vsoxseg3ei8.v\016vsoxseg4ei16"</q></td></tr>
<tr><th id="3187">3187</th><td>    <q>".v\016vsoxseg4ei32.v\016vsoxseg4ei64.v\015vsoxseg4ei8.v\016vsoxseg5ei16"</q></td></tr>
<tr><th id="3188">3188</th><td>    <q>".v\016vsoxseg5ei32.v\016vsoxseg5ei64.v\015vsoxseg5ei8.v\016vsoxseg6ei16"</q></td></tr>
<tr><th id="3189">3189</th><td>    <q>".v\016vsoxseg6ei32.v\016vsoxseg6ei64.v\015vsoxseg6ei8.v\016vsoxseg7ei16"</q></td></tr>
<tr><th id="3190">3190</th><td>    <q>".v\016vsoxseg7ei32.v\016vsoxseg7ei64.v\015vsoxseg7ei8.v\016vsoxseg8ei16"</q></td></tr>
<tr><th id="3191">3191</th><td>    <q>".v\016vsoxseg8ei32.v\016vsoxseg8ei64.v\015vsoxseg8ei8.v\007vsra.vi\007v"</q></td></tr>
<tr><th id="3192">3192</th><td>    <q>"sra.vv\007vsra.vx\007vsrl.vi\007vsrl.vv\007vsrl.vx\010vsse16.v\010vsse3"</q></td></tr>
<tr><th id="3193">3193</th><td>    <q>"2.v\010vsse64.v\007vsse8.v\013vsseg2e16.v\013vsseg2e32.v\013vsseg2e64.v"</q></td></tr>
<tr><th id="3194">3194</th><td>    <q>"\nvsseg2e8.v\013vsseg3e16.v\013vsseg3e32.v\013vsseg3e64.v\nvsseg3e8.v\013"</q></td></tr>
<tr><th id="3195">3195</th><td>    <q>"vsseg4e16.v\013vsseg4e32.v\013vsseg4e64.v\nvsseg4e8.v\013vsseg5e16.v\013"</q></td></tr>
<tr><th id="3196">3196</th><td>    <q>"vsseg5e32.v\013vsseg5e64.v\nvsseg5e8.v\013vsseg6e16.v\013vsseg6e32.v\013"</q></td></tr>
<tr><th id="3197">3197</th><td>    <q>"vsseg6e64.v\nvsseg6e8.v\013vsseg7e16.v\013vsseg7e32.v\013vsseg7e64.v\nv"</q></td></tr>
<tr><th id="3198">3198</th><td>    <q>"sseg7e8.v\013vsseg8e16.v\013vsseg8e32.v\013vsseg8e64.v\nvsseg8e8.v\010v"</q></td></tr>
<tr><th id="3199">3199</th><td>    <q>"ssra.vi\010vssra.vv\010vssra.vx\010vssrl.vi\010vssrl.vv\010vssrl.vx\014"</q></td></tr>
<tr><th id="3200">3200</th><td>    <q>"vssseg2e16.v\014vssseg2e32.v\014vssseg2e64.v\013vssseg2e8.v\014vssseg3e"</q></td></tr>
<tr><th id="3201">3201</th><td>    <q>"16.v\014vssseg3e32.v\014vssseg3e64.v\013vssseg3e8.v\014vssseg4e16.v\014"</q></td></tr>
<tr><th id="3202">3202</th><td>    <q>"vssseg4e32.v\014vssseg4e64.v\013vssseg4e8.v\014vssseg5e16.v\014vssseg5e"</q></td></tr>
<tr><th id="3203">3203</th><td>    <q>"32.v\014vssseg5e64.v\013vssseg5e8.v\014vssseg6e16.v\014vssseg6e32.v\014"</q></td></tr>
<tr><th id="3204">3204</th><td>    <q>"vssseg6e64.v\013vssseg6e8.v\014vssseg7e16.v\014vssseg7e32.v\014vssseg7e"</q></td></tr>
<tr><th id="3205">3205</th><td>    <q>"64.v\013vssseg7e8.v\014vssseg8e16.v\014vssseg8e32.v\014vssseg8e64.v\013"</q></td></tr>
<tr><th id="3206">3206</th><td>    <q>"vssseg8e8.v\010vssub.vv\010vssub.vx\tvssubu.vv\tvssubu.vx\007vsub.vv\007"</q></td></tr>
<tr><th id="3207">3207</th><td>    <q>"vsub.vx\nvsuxei16.v\nvsuxei32.v\nvsuxei64.v\tvsuxei8.v\016vsuxseg2ei16."</q></td></tr>
<tr><th id="3208">3208</th><td>    <q>"v\016vsuxseg2ei32.v\016vsuxseg2ei64.v\015vsuxseg2ei8.v\016vsuxseg3ei16."</q></td></tr>
<tr><th id="3209">3209</th><td>    <q>"v\016vsuxseg3ei32.v\016vsuxseg3ei64.v\015vsuxseg3ei8.v\016vsuxseg4ei16."</q></td></tr>
<tr><th id="3210">3210</th><td>    <q>"v\016vsuxseg4ei32.v\016vsuxseg4ei64.v\015vsuxseg4ei8.v\016vsuxseg5ei16."</q></td></tr>
<tr><th id="3211">3211</th><td>    <q>"v\016vsuxseg5ei32.v\016vsuxseg5ei64.v\015vsuxseg5ei8.v\016vsuxseg6ei16."</q></td></tr>
<tr><th id="3212">3212</th><td>    <q>"v\016vsuxseg6ei32.v\016vsuxseg6ei64.v\015vsuxseg6ei8.v\016vsuxseg7ei16."</q></td></tr>
<tr><th id="3213">3213</th><td>    <q>"v\016vsuxseg7ei32.v\016vsuxseg7ei64.v\015vsuxseg7ei8.v\016vsuxseg8ei16."</q></td></tr>
<tr><th id="3214">3214</th><td>    <q>"v\016vsuxseg8ei32.v\016vsuxseg8ei64.v\015vsuxseg8ei8.v\010vwadd.vv\010v"</q></td></tr>
<tr><th id="3215">3215</th><td>    <q>"wadd.vx\010vwadd.wv\010vwadd.wx\tvwaddu.vv\tvwaddu.vx\tvwaddu.wv\tvwadd"</q></td></tr>
<tr><th id="3216">3216</th><td>    <q>"u.wx\013vwcvt.x.x.v\014vwcvtu.x.x.v\tvwmacc.vv\tvwmacc.vx\013vwmaccsu.v"</q></td></tr>
<tr><th id="3217">3217</th><td>    <q>"v\013vwmaccsu.vx\nvwmaccu.vv\nvwmaccu.vx\013vwmaccus.vx\010vwmul.vv\010"</q></td></tr>
<tr><th id="3218">3218</th><td>    <q>"vwmul.vx\nvwmulsu.vv\nvwmulsu.vx\tvwmulu.vv\tvwmulu.vx\013vwredsum.vs\014"</q></td></tr>
<tr><th id="3219">3219</th><td>    <q>"vwredsumu.vs\010vwsub.vv\010vwsub.vx\010vwsub.wv\010vwsub.wx\tvwsubu.vv"</q></td></tr>
<tr><th id="3220">3220</th><td>    <q>"\tvwsubu.vx\tvwsubu.wv\tvwsubu.wx\007vxor.vi\007vxor.vv\007vxor.vx\tvze"</q></td></tr>
<tr><th id="3221">3221</th><td>    <q>"xt.vf2\tvzext.vf4\tvzext.vf8\003wfi\004xnor\003xor\004xori\007xperm.b\007"</q></td></tr>
<tr><th id="3222">3222</th><td>    <q>"xperm.h\007xperm.n\007xperm.w\006zext.b\006zext.h\006zext.w\003zip\005z"</q></td></tr>
<tr><th id="3223">3223</th><td>    <q>"ip.b\005zip.h\005zip.n\005zip.w\005zip16\004zip2\006zip2.b\006zip2.h\006"</q></td></tr>
<tr><th id="3224">3224</th><td>    <q>"zip2.w\004zip4\006zip4.h\006zip4.w\004zip8\006zip8.w"</q>;</td></tr>
<tr><th id="3225">3225</th><td></td></tr>
<tr><th id="3226">3226</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="3227">3227</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="3228">3228</th><td>  AMFBS_None,</td></tr>
<tr><th id="3229">3229</th><td>  AMFBS_HasStdExtA,</td></tr>
<tr><th id="3230">3230</th><td>  AMFBS_HasStdExtC,</td></tr>
<tr><th id="3231">3231</th><td>  AMFBS_HasStdExtD,</td></tr>
<tr><th id="3232">3232</th><td>  AMFBS_HasStdExtF,</td></tr>
<tr><th id="3233">3233</th><td>  AMFBS_HasStdExtM,</td></tr>
<tr><th id="3234">3234</th><td>  AMFBS_HasStdExtV,</td></tr>
<tr><th id="3235">3235</th><td>  AMFBS_HasStdExtZba,</td></tr>
<tr><th id="3236">3236</th><td>  AMFBS_HasStdExtZbb,</td></tr>
<tr><th id="3237">3237</th><td>  AMFBS_HasStdExtZbbOrZbp,</td></tr>
<tr><th id="3238">3238</th><td>  AMFBS_HasStdExtZbc,</td></tr>
<tr><th id="3239">3239</th><td>  AMFBS_HasStdExtZbe,</td></tr>
<tr><th id="3240">3240</th><td>  AMFBS_HasStdExtZbf,</td></tr>
<tr><th id="3241">3241</th><td>  AMFBS_HasStdExtZbp,</td></tr>
<tr><th id="3242">3242</th><td>  AMFBS_HasStdExtZbr,</td></tr>
<tr><th id="3243">3243</th><td>  AMFBS_HasStdExtZbs,</td></tr>
<tr><th id="3244">3244</th><td>  AMFBS_HasStdExtZbt,</td></tr>
<tr><th id="3245">3245</th><td>  AMFBS_HasStdExtZfh,</td></tr>
<tr><th id="3246">3246</th><td>  AMFBS_HasStdExtZvlsseg,</td></tr>
<tr><th id="3247">3247</th><td>  AMFBS_IsRV32,</td></tr>
<tr><th id="3248">3248</th><td>  AMFBS_IsRV64,</td></tr>
<tr><th id="3249">3249</th><td>  AMFBS_HasStdExtA_IsRV64,</td></tr>
<tr><th id="3250">3250</th><td>  AMFBS_HasStdExtC_HasRVCHints,</td></tr>
<tr><th id="3251">3251</th><td>  AMFBS_HasStdExtC_HasStdExtD,</td></tr>
<tr><th id="3252">3252</th><td>  AMFBS_HasStdExtC_IsRV32,</td></tr>
<tr><th id="3253">3253</th><td>  AMFBS_HasStdExtC_IsRV64,</td></tr>
<tr><th id="3254">3254</th><td>  AMFBS_HasStdExtD_IsRV64,</td></tr>
<tr><th id="3255">3255</th><td>  AMFBS_HasStdExtF_IsRV64,</td></tr>
<tr><th id="3256">3256</th><td>  AMFBS_HasStdExtM_IsRV64,</td></tr>
<tr><th id="3257">3257</th><td>  AMFBS_HasStdExtV_HasStdExtF,</td></tr>
<tr><th id="3258">3258</th><td>  AMFBS_HasStdExtZba_IsRV64,</td></tr>
<tr><th id="3259">3259</th><td>  AMFBS_HasStdExtZbb_IsRV64,</td></tr>
<tr><th id="3260">3260</th><td>  AMFBS_HasStdExtZbbOrZbp_IsRV32,</td></tr>
<tr><th id="3261">3261</th><td>  AMFBS_HasStdExtZbbOrZbp_IsRV64,</td></tr>
<tr><th id="3262">3262</th><td>  AMFBS_HasStdExtZbe_IsRV64,</td></tr>
<tr><th id="3263">3263</th><td>  AMFBS_HasStdExtZbf_IsRV64,</td></tr>
<tr><th id="3264">3264</th><td>  AMFBS_HasStdExtZbm_IsRV64,</td></tr>
<tr><th id="3265">3265</th><td>  AMFBS_HasStdExtZbp_IsRV32,</td></tr>
<tr><th id="3266">3266</th><td>  AMFBS_HasStdExtZbp_IsRV64,</td></tr>
<tr><th id="3267">3267</th><td>  AMFBS_HasStdExtZbproposedc_HasStdExtC,</td></tr>
<tr><th id="3268">3268</th><td>  AMFBS_HasStdExtZbr_IsRV64,</td></tr>
<tr><th id="3269">3269</th><td>  AMFBS_HasStdExtZbs_IsRV64,</td></tr>
<tr><th id="3270">3270</th><td>  AMFBS_HasStdExtZbt_IsRV64,</td></tr>
<tr><th id="3271">3271</th><td>  AMFBS_HasStdExtZfh_HasStdExtD,</td></tr>
<tr><th id="3272">3272</th><td>  AMFBS_HasStdExtZfh_IsRV64,</td></tr>
<tr><th id="3273">3273</th><td>  AMFBS_HasStdExtZvamo_HasStdExtA,</td></tr>
<tr><th id="3274">3274</th><td>  AMFBS_HasStdExtC_HasStdExtF_IsRV32,</td></tr>
<tr><th id="3275">3275</th><td>  AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64,</td></tr>
<tr><th id="3276">3276</th><td>  AMFBS_HasStdExtZbproposedc_HasStdExtZba_HasStdExtC_IsRV64,</td></tr>
<tr><th id="3277">3277</th><td>};</td></tr>
<tr><th id="3278">3278</th><td></td></tr>
<tr><th id="3279">3279</th><td><em>static</em> <b>constexpr</b> FeatureBitset FeatureBitsets[] = {</td></tr>
<tr><th id="3280">3280</th><td>  {}, <i>// AMFBS_None</i></td></tr>
<tr><th id="3281">3281</th><td>  {Feature_HasStdExtABit, },</td></tr>
<tr><th id="3282">3282</th><td>  {Feature_HasStdExtCBit, },</td></tr>
<tr><th id="3283">3283</th><td>  {Feature_HasStdExtDBit, },</td></tr>
<tr><th id="3284">3284</th><td>  {Feature_HasStdExtFBit, },</td></tr>
<tr><th id="3285">3285</th><td>  {Feature_HasStdExtMBit, },</td></tr>
<tr><th id="3286">3286</th><td>  {Feature_HasStdExtVBit, },</td></tr>
<tr><th id="3287">3287</th><td>  {Feature_HasStdExtZbaBit, },</td></tr>
<tr><th id="3288">3288</th><td>  {Feature_HasStdExtZbbBit, },</td></tr>
<tr><th id="3289">3289</th><td>  {Feature_HasStdExtZbbOrZbpBit, },</td></tr>
<tr><th id="3290">3290</th><td>  {Feature_HasStdExtZbcBit, },</td></tr>
<tr><th id="3291">3291</th><td>  {Feature_HasStdExtZbeBit, },</td></tr>
<tr><th id="3292">3292</th><td>  {Feature_HasStdExtZbfBit, },</td></tr>
<tr><th id="3293">3293</th><td>  {Feature_HasStdExtZbpBit, },</td></tr>
<tr><th id="3294">3294</th><td>  {Feature_HasStdExtZbrBit, },</td></tr>
<tr><th id="3295">3295</th><td>  {Feature_HasStdExtZbsBit, },</td></tr>
<tr><th id="3296">3296</th><td>  {Feature_HasStdExtZbtBit, },</td></tr>
<tr><th id="3297">3297</th><td>  {Feature_HasStdExtZfhBit, },</td></tr>
<tr><th id="3298">3298</th><td>  {Feature_HasStdExtZvlssegBit, },</td></tr>
<tr><th id="3299">3299</th><td>  {Feature_IsRV32Bit, },</td></tr>
<tr><th id="3300">3300</th><td>  {Feature_IsRV64Bit, },</td></tr>
<tr><th id="3301">3301</th><td>  {Feature_HasStdExtABit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3302">3302</th><td>  {Feature_HasStdExtCBit, Feature_HasRVCHintsBit, },</td></tr>
<tr><th id="3303">3303</th><td>  {Feature_HasStdExtCBit, Feature_HasStdExtDBit, },</td></tr>
<tr><th id="3304">3304</th><td>  {Feature_HasStdExtCBit, Feature_IsRV32Bit, },</td></tr>
<tr><th id="3305">3305</th><td>  {Feature_HasStdExtCBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3306">3306</th><td>  {Feature_HasStdExtDBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3307">3307</th><td>  {Feature_HasStdExtFBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3308">3308</th><td>  {Feature_HasStdExtMBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3309">3309</th><td>  {Feature_HasStdExtVBit, Feature_HasStdExtFBit, },</td></tr>
<tr><th id="3310">3310</th><td>  {Feature_HasStdExtZbaBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3311">3311</th><td>  {Feature_HasStdExtZbbBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3312">3312</th><td>  {Feature_HasStdExtZbbOrZbpBit, Feature_IsRV32Bit, },</td></tr>
<tr><th id="3313">3313</th><td>  {Feature_HasStdExtZbbOrZbpBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3314">3314</th><td>  {Feature_HasStdExtZbeBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3315">3315</th><td>  {Feature_HasStdExtZbfBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3316">3316</th><td>  {Feature_HasStdExtZbmBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3317">3317</th><td>  {Feature_HasStdExtZbpBit, Feature_IsRV32Bit, },</td></tr>
<tr><th id="3318">3318</th><td>  {Feature_HasStdExtZbpBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3319">3319</th><td>  {Feature_HasStdExtZbproposedcBit, Feature_HasStdExtCBit, },</td></tr>
<tr><th id="3320">3320</th><td>  {Feature_HasStdExtZbrBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3321">3321</th><td>  {Feature_HasStdExtZbsBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3322">3322</th><td>  {Feature_HasStdExtZbtBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3323">3323</th><td>  {Feature_HasStdExtZfhBit, Feature_HasStdExtDBit, },</td></tr>
<tr><th id="3324">3324</th><td>  {Feature_HasStdExtZfhBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3325">3325</th><td>  {Feature_HasStdExtZvamoBit, Feature_HasStdExtABit, },</td></tr>
<tr><th id="3326">3326</th><td>  {Feature_HasStdExtCBit, Feature_HasStdExtFBit, Feature_IsRV32Bit, },</td></tr>
<tr><th id="3327">3327</th><td>  {Feature_HasStdExtZvamoBit, Feature_HasStdExtABit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3328">3328</th><td>  {Feature_HasStdExtZbproposedcBit, Feature_HasStdExtZbaBit, Feature_HasStdExtCBit, Feature_IsRV64Bit, },</td></tr>
<tr><th id="3329">3329</th><td>};</td></tr>
<tr><th id="3330">3330</th><td></td></tr>
<tr><th id="3331">3331</th><td><b>namespace</b> {</td></tr>
<tr><th id="3332">3332</th><td>  <b>struct</b> MatchEntry {</td></tr>
<tr><th id="3333">3333</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="3334">3334</th><td>    uint16_t Opcode;</td></tr>
<tr><th id="3335">3335</th><td>    uint8_t ConvertFn;</td></tr>
<tr><th id="3336">3336</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="3337">3337</th><td>    uint8_t Classes[<var>7</var>];</td></tr>
<tr><th id="3338">3338</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="3339">3339</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="3340">3340</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="3341">3341</th><td>    }</td></tr>
<tr><th id="3342">3342</th><td>  };</td></tr>
<tr><th id="3343">3343</th><td></td></tr>
<tr><th id="3344">3344</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="3345">3345</th><td>  <b>struct</b> LessOpcode {</td></tr>
<tr><th id="3346">3346</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="3347">3347</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS;</td></tr>
<tr><th id="3348">3348</th><td>    }</td></tr>
<tr><th id="3349">3349</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="3350">3350</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="3351">3351</th><td>    }</td></tr>
<tr><th id="3352">3352</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="3353">3353</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="3354">3354</th><td>    }</td></tr>
<tr><th id="3355">3355</th><td>  };</td></tr>
<tr><th id="3356">3356</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="3357">3357</th><td></td></tr>
<tr><th id="3358">3358</th><td><em>static</em> <em>const</em> MatchEntry MatchTable0[] = {</td></tr>
<tr><th id="3359">3359</th><td>  { <var>0</var> <i>/* add */</i>, RISCV::ADD, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3360">3360</th><td>  { <var>0</var> <i>/* add */</i>, RISCV::ADDI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3361">3361</th><td>  { <var>0</var> <i>/* add */</i>, RISCV::PseudoAddTPRel, Convert__Reg1_0__Reg1_1__Reg1_2__TPRelAddSymbol1_3, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_TPRelAddSymbol }, },</td></tr>
<tr><th id="3362">3362</th><td>  { <var>4</var> <i>/* add.uw */</i>, RISCV::ADDUW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZba_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3363">3363</th><td>  { <var>11</var> <i>/* addi */</i>, RISCV::ADDI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3364">3364</th><td>  { <var>16</var> <i>/* addiw */</i>, RISCV::ADDIW, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3365">3365</th><td>  { <var>22</var> <i>/* addw */</i>, RISCV::ADDW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3366">3366</th><td>  { <var>22</var> <i>/* addw */</i>, RISCV::ADDIW, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3367">3367</th><td>  { <var>27</var> <i>/* amoadd.d */</i>, RISCV::AMOADD_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3368">3368</th><td>  { <var>36</var> <i>/* amoadd.d.aq */</i>, RISCV::AMOADD_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3369">3369</th><td>  { <var>48</var> <i>/* amoadd.d.aqrl */</i>, RISCV::AMOADD_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3370">3370</th><td>  { <var>62</var> <i>/* amoadd.d.rl */</i>, RISCV::AMOADD_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3371">3371</th><td>  { <var>74</var> <i>/* amoadd.w */</i>, RISCV::AMOADD_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3372">3372</th><td>  { <var>83</var> <i>/* amoadd.w.aq */</i>, RISCV::AMOADD_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3373">3373</th><td>  { <var>95</var> <i>/* amoadd.w.aqrl */</i>, RISCV::AMOADD_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3374">3374</th><td>  { <var>109</var> <i>/* amoadd.w.rl */</i>, RISCV::AMOADD_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3375">3375</th><td>  { <var>121</var> <i>/* amoand.d */</i>, RISCV::AMOAND_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3376">3376</th><td>  { <var>130</var> <i>/* amoand.d.aq */</i>, RISCV::AMOAND_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3377">3377</th><td>  { <var>142</var> <i>/* amoand.d.aqrl */</i>, RISCV::AMOAND_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3378">3378</th><td>  { <var>156</var> <i>/* amoand.d.rl */</i>, RISCV::AMOAND_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3379">3379</th><td>  { <var>168</var> <i>/* amoand.w */</i>, RISCV::AMOAND_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3380">3380</th><td>  { <var>177</var> <i>/* amoand.w.aq */</i>, RISCV::AMOAND_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3381">3381</th><td>  { <var>189</var> <i>/* amoand.w.aqrl */</i>, RISCV::AMOAND_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3382">3382</th><td>  { <var>203</var> <i>/* amoand.w.rl */</i>, RISCV::AMOAND_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3383">3383</th><td>  { <var>215</var> <i>/* amomax.d */</i>, RISCV::AMOMAX_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3384">3384</th><td>  { <var>224</var> <i>/* amomax.d.aq */</i>, RISCV::AMOMAX_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3385">3385</th><td>  { <var>236</var> <i>/* amomax.d.aqrl */</i>, RISCV::AMOMAX_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3386">3386</th><td>  { <var>250</var> <i>/* amomax.d.rl */</i>, RISCV::AMOMAX_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3387">3387</th><td>  { <var>262</var> <i>/* amomax.w */</i>, RISCV::AMOMAX_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3388">3388</th><td>  { <var>271</var> <i>/* amomax.w.aq */</i>, RISCV::AMOMAX_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3389">3389</th><td>  { <var>283</var> <i>/* amomax.w.aqrl */</i>, RISCV::AMOMAX_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3390">3390</th><td>  { <var>297</var> <i>/* amomax.w.rl */</i>, RISCV::AMOMAX_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3391">3391</th><td>  { <var>309</var> <i>/* amomaxu.d */</i>, RISCV::AMOMAXU_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3392">3392</th><td>  { <var>319</var> <i>/* amomaxu.d.aq */</i>, RISCV::AMOMAXU_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3393">3393</th><td>  { <var>332</var> <i>/* amomaxu.d.aqrl */</i>, RISCV::AMOMAXU_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3394">3394</th><td>  { <var>347</var> <i>/* amomaxu.d.rl */</i>, RISCV::AMOMAXU_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3395">3395</th><td>  { <var>360</var> <i>/* amomaxu.w */</i>, RISCV::AMOMAXU_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3396">3396</th><td>  { <var>370</var> <i>/* amomaxu.w.aq */</i>, RISCV::AMOMAXU_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3397">3397</th><td>  { <var>383</var> <i>/* amomaxu.w.aqrl */</i>, RISCV::AMOMAXU_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3398">3398</th><td>  { <var>398</var> <i>/* amomaxu.w.rl */</i>, RISCV::AMOMAXU_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3399">3399</th><td>  { <var>411</var> <i>/* amomin.d */</i>, RISCV::AMOMIN_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3400">3400</th><td>  { <var>420</var> <i>/* amomin.d.aq */</i>, RISCV::AMOMIN_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3401">3401</th><td>  { <var>432</var> <i>/* amomin.d.aqrl */</i>, RISCV::AMOMIN_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3402">3402</th><td>  { <var>446</var> <i>/* amomin.d.rl */</i>, RISCV::AMOMIN_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3403">3403</th><td>  { <var>458</var> <i>/* amomin.w */</i>, RISCV::AMOMIN_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3404">3404</th><td>  { <var>467</var> <i>/* amomin.w.aq */</i>, RISCV::AMOMIN_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3405">3405</th><td>  { <var>479</var> <i>/* amomin.w.aqrl */</i>, RISCV::AMOMIN_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3406">3406</th><td>  { <var>493</var> <i>/* amomin.w.rl */</i>, RISCV::AMOMIN_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3407">3407</th><td>  { <var>505</var> <i>/* amominu.d */</i>, RISCV::AMOMINU_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3408">3408</th><td>  { <var>515</var> <i>/* amominu.d.aq */</i>, RISCV::AMOMINU_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3409">3409</th><td>  { <var>528</var> <i>/* amominu.d.aqrl */</i>, RISCV::AMOMINU_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3410">3410</th><td>  { <var>543</var> <i>/* amominu.d.rl */</i>, RISCV::AMOMINU_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3411">3411</th><td>  { <var>556</var> <i>/* amominu.w */</i>, RISCV::AMOMINU_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3412">3412</th><td>  { <var>566</var> <i>/* amominu.w.aq */</i>, RISCV::AMOMINU_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3413">3413</th><td>  { <var>579</var> <i>/* amominu.w.aqrl */</i>, RISCV::AMOMINU_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3414">3414</th><td>  { <var>594</var> <i>/* amominu.w.rl */</i>, RISCV::AMOMINU_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3415">3415</th><td>  { <var>607</var> <i>/* amoor.d */</i>, RISCV::AMOOR_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3416">3416</th><td>  { <var>615</var> <i>/* amoor.d.aq */</i>, RISCV::AMOOR_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3417">3417</th><td>  { <var>626</var> <i>/* amoor.d.aqrl */</i>, RISCV::AMOOR_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3418">3418</th><td>  { <var>639</var> <i>/* amoor.d.rl */</i>, RISCV::AMOOR_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3419">3419</th><td>  { <var>650</var> <i>/* amoor.w */</i>, RISCV::AMOOR_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3420">3420</th><td>  { <var>658</var> <i>/* amoor.w.aq */</i>, RISCV::AMOOR_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3421">3421</th><td>  { <var>669</var> <i>/* amoor.w.aqrl */</i>, RISCV::AMOOR_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3422">3422</th><td>  { <var>682</var> <i>/* amoor.w.rl */</i>, RISCV::AMOOR_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3423">3423</th><td>  { <var>693</var> <i>/* amoswap.d */</i>, RISCV::AMOSWAP_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3424">3424</th><td>  { <var>703</var> <i>/* amoswap.d.aq */</i>, RISCV::AMOSWAP_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3425">3425</th><td>  { <var>716</var> <i>/* amoswap.d.aqrl */</i>, RISCV::AMOSWAP_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3426">3426</th><td>  { <var>731</var> <i>/* amoswap.d.rl */</i>, RISCV::AMOSWAP_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3427">3427</th><td>  { <var>744</var> <i>/* amoswap.w */</i>, RISCV::AMOSWAP_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3428">3428</th><td>  { <var>754</var> <i>/* amoswap.w.aq */</i>, RISCV::AMOSWAP_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3429">3429</th><td>  { <var>767</var> <i>/* amoswap.w.aqrl */</i>, RISCV::AMOSWAP_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3430">3430</th><td>  { <var>782</var> <i>/* amoswap.w.rl */</i>, RISCV::AMOSWAP_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3431">3431</th><td>  { <var>795</var> <i>/* amoxor.d */</i>, RISCV::AMOXOR_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3432">3432</th><td>  { <var>804</var> <i>/* amoxor.d.aq */</i>, RISCV::AMOXOR_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3433">3433</th><td>  { <var>816</var> <i>/* amoxor.d.aqrl */</i>, RISCV::AMOXOR_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3434">3434</th><td>  { <var>830</var> <i>/* amoxor.d.rl */</i>, RISCV::AMOXOR_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3435">3435</th><td>  { <var>842</var> <i>/* amoxor.w */</i>, RISCV::AMOXOR_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3436">3436</th><td>  { <var>851</var> <i>/* amoxor.w.aq */</i>, RISCV::AMOXOR_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3437">3437</th><td>  { <var>863</var> <i>/* amoxor.w.aqrl */</i>, RISCV::AMOXOR_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3438">3438</th><td>  { <var>877</var> <i>/* amoxor.w.rl */</i>, RISCV::AMOXOR_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3439">3439</th><td>  { <var>889</var> <i>/* and */</i>, RISCV::AND, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3440">3440</th><td>  { <var>889</var> <i>/* and */</i>, RISCV::ANDI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3441">3441</th><td>  { <var>893</var> <i>/* andi */</i>, RISCV::ANDI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3442">3442</th><td>  { <var>898</var> <i>/* andn */</i>, RISCV::ANDN, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbbOrZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3443">3443</th><td>  { <var>903</var> <i>/* auipc */</i>, RISCV::AUIPC, Convert__Reg1_0__UImm20AUIPC1_1, AMFBS_None, { MCK_GPR, MCK_UImm20AUIPC }, },</td></tr>
<tr><th id="3444">3444</th><td>  { <var>909</var> <i>/* bclr */</i>, RISCV::BCLR, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbs, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3445">3445</th><td>  { <var>914</var> <i>/* bclri */</i>, RISCV::BCLRI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_HasStdExtZbs, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3446">3446</th><td>  { <var>920</var> <i>/* bclriw */</i>, RISCV::BCLRIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_HasStdExtZbs_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3447">3447</th><td>  { <var>927</var> <i>/* bclrw */</i>, RISCV::BCLRW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbs_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3448">3448</th><td>  { <var>933</var> <i>/* bcompress */</i>, RISCV::BCOMPRESS, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbe, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3449">3449</th><td>  { <var>943</var> <i>/* bcompressw */</i>, RISCV::BCOMPRESSW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbe_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3450">3450</th><td>  { <var>954</var> <i>/* bdecompress */</i>, RISCV::BDECOMPRESS, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbe, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3451">3451</th><td>  { <var>966</var> <i>/* bdecompressw */</i>, RISCV::BDECOMPRESSW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbe_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3452">3452</th><td>  { <var>979</var> <i>/* beq */</i>, RISCV::BEQ, Convert__Reg1_0__Reg1_1__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3453">3453</th><td>  { <var>983</var> <i>/* beqz */</i>, RISCV::BEQ, Convert__Reg1_0__regX0__SImm13Lsb01_1, AMFBS_None, { MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3454">3454</th><td>  { <var>988</var> <i>/* bext */</i>, RISCV::BEXT, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbs, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3455">3455</th><td>  { <var>993</var> <i>/* bexti */</i>, RISCV::BEXTI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_HasStdExtZbs, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3456">3456</th><td>  { <var>999</var> <i>/* bextw */</i>, RISCV::BEXTW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbs_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3457">3457</th><td>  { <var>1005</var> <i>/* bfp */</i>, RISCV::BFP, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbf, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3458">3458</th><td>  { <var>1009</var> <i>/* bfpw */</i>, RISCV::BFPW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbf_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3459">3459</th><td>  { <var>1014</var> <i>/* bge */</i>, RISCV::BGE, Convert__Reg1_0__Reg1_1__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3460">3460</th><td>  { <var>1018</var> <i>/* bgeu */</i>, RISCV::BGEU, Convert__Reg1_0__Reg1_1__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3461">3461</th><td>  { <var>1023</var> <i>/* bgez */</i>, RISCV::BGE, Convert__Reg1_0__regX0__SImm13Lsb01_1, AMFBS_None, { MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3462">3462</th><td>  { <var>1028</var> <i>/* bgt */</i>, RISCV::BLT, Convert__Reg1_1__Reg1_0__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3463">3463</th><td>  { <var>1032</var> <i>/* bgtu */</i>, RISCV::BLTU, Convert__Reg1_1__Reg1_0__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3464">3464</th><td>  { <var>1037</var> <i>/* bgtz */</i>, RISCV::BLT, Convert__regX0__Reg1_0__SImm13Lsb01_1, AMFBS_None, { MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3465">3465</th><td>  { <var>1042</var> <i>/* binv */</i>, RISCV::BINV, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbs, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3466">3466</th><td>  { <var>1047</var> <i>/* binvi */</i>, RISCV::BINVI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_HasStdExtZbs, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3467">3467</th><td>  { <var>1053</var> <i>/* binviw */</i>, RISCV::BINVIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_HasStdExtZbs_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3468">3468</th><td>  { <var>1060</var> <i>/* binvw */</i>, RISCV::BINVW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbs_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3469">3469</th><td>  { <var>1066</var> <i>/* ble */</i>, RISCV::BGE, Convert__Reg1_1__Reg1_0__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3470">3470</th><td>  { <var>1070</var> <i>/* bleu */</i>, RISCV::BGEU, Convert__Reg1_1__Reg1_0__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3471">3471</th><td>  { <var>1075</var> <i>/* blez */</i>, RISCV::BGE, Convert__regX0__Reg1_0__SImm13Lsb01_1, AMFBS_None, { MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3472">3472</th><td>  { <var>1080</var> <i>/* blt */</i>, RISCV::BLT, Convert__Reg1_0__Reg1_1__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3473">3473</th><td>  { <var>1084</var> <i>/* bltu */</i>, RISCV::BLTU, Convert__Reg1_0__Reg1_1__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3474">3474</th><td>  { <var>1089</var> <i>/* bltz */</i>, RISCV::BLT, Convert__Reg1_0__regX0__SImm13Lsb01_1, AMFBS_None, { MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3475">3475</th><td>  { <var>1094</var> <i>/* bmatflip */</i>, RISCV::BMATFLIP, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbm_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3476">3476</th><td>  { <var>1103</var> <i>/* bmator */</i>, RISCV::BMATOR, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbm_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3477">3477</th><td>  { <var>1110</var> <i>/* bmatxor */</i>, RISCV::BMATXOR, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbm_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3478">3478</th><td>  { <var>1118</var> <i>/* bne */</i>, RISCV::BNE, Convert__Reg1_0__Reg1_1__SImm13Lsb01_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3479">3479</th><td>  { <var>1122</var> <i>/* bnez */</i>, RISCV::BNE, Convert__Reg1_0__regX0__SImm13Lsb01_1, AMFBS_None, { MCK_GPR, MCK_SImm13Lsb0 }, },</td></tr>
<tr><th id="3480">3480</th><td>  { <var>1127</var> <i>/* bset */</i>, RISCV::BSET, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbs, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3481">3481</th><td>  { <var>1132</var> <i>/* bseti */</i>, RISCV::BSETI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_HasStdExtZbs, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3482">3482</th><td>  { <var>1138</var> <i>/* bsetiw */</i>, RISCV::BSETIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_HasStdExtZbs_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3483">3483</th><td>  { <var>1145</var> <i>/* bsetw */</i>, RISCV::BSETW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbs_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3484">3484</th><td>  { <var>1151</var> <i>/* c.add */</i>, RISCV::C_ADD_HINT, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRX0, MCK_GPRNoX0 }, },</td></tr>
<tr><th id="3485">3485</th><td>  { <var>1151</var> <i>/* c.add */</i>, RISCV::C_ADD, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtC, { MCK_GPRNoX0, MCK_GPRNoX0 }, },</td></tr>
<tr><th id="3486">3486</th><td>  { <var>1157</var> <i>/* c.addi */</i>, RISCV::C_ADDI_NOP, Convert__Reg1_0__Tie0_1_1__ImmZero1_1, AMFBS_HasStdExtC, { MCK_GPRX0, MCK_ImmZero }, },</td></tr>
<tr><th id="3487">3487</th><td>  { <var>1157</var> <i>/* c.addi */</i>, RISCV::C_ADDI_HINT_X0, Convert__Reg1_0__Tie0_1_1__SImm6NonZero1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRX0, MCK_SImm6NonZero }, },</td></tr>
<tr><th id="3488">3488</th><td>  { <var>1157</var> <i>/* c.addi */</i>, RISCV::C_ADDI_HINT_IMM_ZERO, Convert__Reg1_0__Tie0_1_1__ImmZero1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRNoX0, MCK_ImmZero }, },</td></tr>
<tr><th id="3489">3489</th><td>  { <var>1157</var> <i>/* c.addi */</i>, RISCV::C_ADDI, Convert__Reg1_0__Tie0_1_1__SImm6NonZero1_1, AMFBS_HasStdExtC, { MCK_GPRNoX0, MCK_SImm6NonZero }, },</td></tr>
<tr><th id="3490">3490</th><td>  { <var>1164</var> <i>/* c.addi16sp */</i>, RISCV::C_ADDI16SP, Convert__Reg1_0__Tie0_1_1__SImm10Lsb0000NonZero1_1, AMFBS_HasStdExtC, { MCK_SP, MCK_SImm10Lsb0000NonZero }, },</td></tr>
<tr><th id="3491">3491</th><td>  { <var>1175</var> <i>/* c.addi4spn */</i>, RISCV::C_ADDI4SPN, Convert__Reg1_0__Reg1_1__UImm10Lsb00NonZero1_2, AMFBS_HasStdExtC, { MCK_GPRC, MCK_SP, MCK_UImm10Lsb00NonZero }, },</td></tr>
<tr><th id="3492">3492</th><td>  { <var>1186</var> <i>/* c.addiw */</i>, RISCV::C_ADDIW, Convert__Reg1_0__Tie0_1_1__SImm61_1, AMFBS_HasStdExtC_IsRV64, { MCK_GPRNoX0, MCK_SImm6 }, },</td></tr>
<tr><th id="3493">3493</th><td>  { <var>1194</var> <i>/* c.addw */</i>, RISCV::C_ADDW, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtC_IsRV64, { MCK_GPRC, MCK_GPRC }, },</td></tr>
<tr><th id="3494">3494</th><td>  { <var>1201</var> <i>/* c.and */</i>, RISCV::C_AND, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_GPRC }, },</td></tr>
<tr><th id="3495">3495</th><td>  { <var>1207</var> <i>/* c.andi */</i>, RISCV::C_ANDI, Convert__Reg1_0__Tie0_1_1__SImm61_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_SImm6 }, },</td></tr>
<tr><th id="3496">3496</th><td>  { <var>1214</var> <i>/* c.beqz */</i>, RISCV::C_BEQZ, Convert__Reg1_0__SImm9Lsb01_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_SImm9Lsb0 }, },</td></tr>
<tr><th id="3497">3497</th><td>  { <var>1221</var> <i>/* c.bnez */</i>, RISCV::C_BNEZ, Convert__Reg1_0__SImm9Lsb01_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_SImm9Lsb0 }, },</td></tr>
<tr><th id="3498">3498</th><td>  { <var>1228</var> <i>/* c.ebreak */</i>, RISCV::C_EBREAK, Convert_NoOperands, AMFBS_HasStdExtC, {  }, },</td></tr>
<tr><th id="3499">3499</th><td>  { <var>1237</var> <i>/* c.fld */</i>, RISCV::C_FLD, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_HasStdExtD, { MCK_FPR64C, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3500">3500</th><td>  { <var>1237</var> <i>/* c.fld */</i>, RISCV::C_FLD, Convert__Reg1_0__Reg1_3__UImm8Lsb0001_1, AMFBS_HasStdExtC_HasStdExtD, { MCK_FPR64C, MCK_UImm8Lsb000, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3501">3501</th><td>  { <var>1243</var> <i>/* c.fldsp */</i>, RISCV::C_FLDSP, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_HasStdExtD, { MCK_FPR64C, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3502">3502</th><td>  { <var>1243</var> <i>/* c.fldsp */</i>, RISCV::C_FLDSP, Convert__Reg1_0__Reg1_3__UImm9Lsb0001_1, AMFBS_HasStdExtC_HasStdExtD, { MCK_FPR64, MCK_UImm9Lsb000, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3503">3503</th><td>  { <var>1251</var> <i>/* c.flw */</i>, RISCV::C_FLW, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_HasStdExtF_IsRV32, { MCK_FPR32C, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3504">3504</th><td>  { <var>1251</var> <i>/* c.flw */</i>, RISCV::C_FLW, Convert__Reg1_0__Reg1_3__UImm7Lsb001_1, AMFBS_HasStdExtC_HasStdExtF_IsRV32, { MCK_FPR32C, MCK_UImm7Lsb00, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3505">3505</th><td>  { <var>1257</var> <i>/* c.flwsp */</i>, RISCV::C_FLWSP, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_HasStdExtF_IsRV32, { MCK_FPR32C, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3506">3506</th><td>  { <var>1257</var> <i>/* c.flwsp */</i>, RISCV::C_FLWSP, Convert__Reg1_0__Reg1_3__UImm8Lsb001_1, AMFBS_HasStdExtC_HasStdExtF_IsRV32, { MCK_FPR32, MCK_UImm8Lsb00, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3507">3507</th><td>  { <var>1265</var> <i>/* c.fsd */</i>, RISCV::C_FSD, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_HasStdExtD, { MCK_FPR64C, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3508">3508</th><td>  { <var>1265</var> <i>/* c.fsd */</i>, RISCV::C_FSD, Convert__Reg1_0__Reg1_3__UImm8Lsb0001_1, AMFBS_HasStdExtC_HasStdExtD, { MCK_FPR64C, MCK_UImm8Lsb000, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3509">3509</th><td>  { <var>1271</var> <i>/* c.fsdsp */</i>, RISCV::C_FSDSP, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_HasStdExtD, { MCK_FPR64C, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3510">3510</th><td>  { <var>1271</var> <i>/* c.fsdsp */</i>, RISCV::C_FSDSP, Convert__Reg1_0__Reg1_3__UImm9Lsb0001_1, AMFBS_HasStdExtC_HasStdExtD, { MCK_FPR64, MCK_UImm9Lsb000, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3511">3511</th><td>  { <var>1279</var> <i>/* c.fsw */</i>, RISCV::C_FSW, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_HasStdExtF_IsRV32, { MCK_FPR32C, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3512">3512</th><td>  { <var>1279</var> <i>/* c.fsw */</i>, RISCV::C_FSW, Convert__Reg1_0__Reg1_3__UImm7Lsb001_1, AMFBS_HasStdExtC_HasStdExtF_IsRV32, { MCK_FPR32C, MCK_UImm7Lsb00, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3513">3513</th><td>  { <var>1285</var> <i>/* c.fswsp */</i>, RISCV::C_FSWSP, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_HasStdExtF_IsRV32, { MCK_FPR32C, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3514">3514</th><td>  { <var>1285</var> <i>/* c.fswsp */</i>, RISCV::C_FSWSP, Convert__Reg1_0__Reg1_3__UImm8Lsb001_1, AMFBS_HasStdExtC_HasStdExtF_IsRV32, { MCK_FPR32, MCK_UImm8Lsb00, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3515">3515</th><td>  { <var>1293</var> <i>/* c.j */</i>, RISCV::C_J, Convert__SImm12Lsb01_0, AMFBS_HasStdExtC, { MCK_SImm12Lsb0 }, },</td></tr>
<tr><th id="3516">3516</th><td>  { <var>1297</var> <i>/* c.jal */</i>, RISCV::C_JAL, Convert__SImm12Lsb01_0, AMFBS_HasStdExtC_IsRV32, { MCK_SImm12Lsb0 }, },</td></tr>
<tr><th id="3517">3517</th><td>  { <var>1303</var> <i>/* c.jalr */</i>, RISCV::C_JALR, Convert__Reg1_0, AMFBS_HasStdExtC, { MCK_GPRNoX0 }, },</td></tr>
<tr><th id="3518">3518</th><td>  { <var>1310</var> <i>/* c.jr */</i>, RISCV::C_JR, Convert__Reg1_0, AMFBS_HasStdExtC, { MCK_GPRNoX0 }, },</td></tr>
<tr><th id="3519">3519</th><td>  { <var>1315</var> <i>/* c.ld */</i>, RISCV::C_LD, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_IsRV64, { MCK_GPRC, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3520">3520</th><td>  { <var>1315</var> <i>/* c.ld */</i>, RISCV::C_LD, Convert__Reg1_0__Reg1_3__UImm8Lsb0001_1, AMFBS_HasStdExtC_IsRV64, { MCK_GPRC, MCK_UImm8Lsb000, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3521">3521</th><td>  { <var>1320</var> <i>/* c.ldsp */</i>, RISCV::C_LDSP, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_IsRV64, { MCK_GPRC, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3522">3522</th><td>  { <var>1320</var> <i>/* c.ldsp */</i>, RISCV::C_LDSP, Convert__Reg1_0__Reg1_3__UImm9Lsb0001_1, AMFBS_HasStdExtC_IsRV64, { MCK_GPRNoX0, MCK_UImm9Lsb000, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3523">3523</th><td>  { <var>1327</var> <i>/* c.li */</i>, RISCV::C_LI_HINT, Convert__Reg1_0__SImm61_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRX0, MCK_SImm6 }, },</td></tr>
<tr><th id="3524">3524</th><td>  { <var>1327</var> <i>/* c.li */</i>, RISCV::C_LI, Convert__Reg1_0__SImm61_1, AMFBS_HasStdExtC, { MCK_GPRNoX0, MCK_SImm6 }, },</td></tr>
<tr><th id="3525">3525</th><td>  { <var>1332</var> <i>/* c.lui */</i>, RISCV::C_LUI_HINT, Convert__Reg1_0__CLUIImm1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRX0, MCK_CLUIImm }, },</td></tr>
<tr><th id="3526">3526</th><td>  { <var>1332</var> <i>/* c.lui */</i>, RISCV::C_LUI, Convert__Reg1_0__CLUIImm1_1, AMFBS_HasStdExtC, { MCK_GPRNoX0X2, MCK_CLUIImm }, },</td></tr>
<tr><th id="3527">3527</th><td>  { <var>1338</var> <i>/* c.lw */</i>, RISCV::C_LW, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPRC, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3528">3528</th><td>  { <var>1338</var> <i>/* c.lw */</i>, RISCV::C_LW, Convert__Reg1_0__Reg1_3__UImm7Lsb001_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_UImm7Lsb00, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3529">3529</th><td>  { <var>1343</var> <i>/* c.lwsp */</i>, RISCV::C_LWSP, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPRC, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3530">3530</th><td>  { <var>1343</var> <i>/* c.lwsp */</i>, RISCV::C_LWSP, Convert__Reg1_0__Reg1_3__UImm8Lsb001_1, AMFBS_HasStdExtC, { MCK_GPRNoX0, MCK_UImm8Lsb00, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3531">3531</th><td>  { <var>1350</var> <i>/* c.mv */</i>, RISCV::C_MV_HINT, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRX0, MCK_GPRNoX0 }, },</td></tr>
<tr><th id="3532">3532</th><td>  { <var>1350</var> <i>/* c.mv */</i>, RISCV::C_MV, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtC, { MCK_GPRNoX0, MCK_GPRNoX0 }, },</td></tr>
<tr><th id="3533">3533</th><td>  { <var>1355</var> <i>/* c.neg */</i>, RISCV::C_NEG, Convert__Reg1_0__Tie0_1_1, AMFBS_HasStdExtZbproposedc_HasStdExtC, { MCK_GPRC }, },</td></tr>
<tr><th id="3534">3534</th><td>  { <var>1361</var> <i>/* c.nop */</i>, RISCV::C_NOP, Convert_NoOperands, AMFBS_HasStdExtC, {  }, },</td></tr>
<tr><th id="3535">3535</th><td>  { <var>1361</var> <i>/* c.nop */</i>, RISCV::C_NOP_HINT, Convert__SImm6NonZero1_0, AMFBS_HasStdExtC_HasRVCHints, { MCK_SImm6NonZero }, },</td></tr>
<tr><th id="3536">3536</th><td>  { <var>1367</var> <i>/* c.not */</i>, RISCV::C_NOT, Convert__Reg1_0__Tie0_1_1, AMFBS_HasStdExtZbproposedc_HasStdExtC, { MCK_GPRC }, },</td></tr>
<tr><th id="3537">3537</th><td>  { <var>1373</var> <i>/* c.or */</i>, RISCV::C_OR, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_GPRC }, },</td></tr>
<tr><th id="3538">3538</th><td>  { <var>1378</var> <i>/* c.sd */</i>, RISCV::C_SD, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_IsRV64, { MCK_GPRC, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3539">3539</th><td>  { <var>1378</var> <i>/* c.sd */</i>, RISCV::C_SD, Convert__Reg1_0__Reg1_3__UImm8Lsb0001_1, AMFBS_HasStdExtC_IsRV64, { MCK_GPRC, MCK_UImm8Lsb000, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3540">3540</th><td>  { <var>1383</var> <i>/* c.sdsp */</i>, RISCV::C_SDSP, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtC_IsRV64, { MCK_GPRC, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3541">3541</th><td>  { <var>1383</var> <i>/* c.sdsp */</i>, RISCV::C_SDSP, Convert__Reg1_0__Reg1_3__UImm9Lsb0001_1, AMFBS_HasStdExtC_IsRV64, { MCK_GPR, MCK_UImm9Lsb000, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3542">3542</th><td>  { <var>1390</var> <i>/* c.slli */</i>, RISCV::C_SLLI_HINT, Convert__Reg1_0__Tie0_1_1__UImmLog2XLenNonZero1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRX0, MCK_UImmLog2XLenNonZero }, },</td></tr>
<tr><th id="3543">3543</th><td>  { <var>1390</var> <i>/* c.slli */</i>, RISCV::C_SLLI, Convert__Reg1_0__Tie0_1_1__UImmLog2XLenNonZero1_1, AMFBS_HasStdExtC, { MCK_GPRNoX0, MCK_UImmLog2XLenNonZero }, },</td></tr>
<tr><th id="3544">3544</th><td>  { <var>1397</var> <i>/* c.slli64 */</i>, RISCV::C_SLLI64_HINT, Convert__Reg1_0__Tie0_1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPR }, },</td></tr>
<tr><th id="3545">3545</th><td>  { <var>1406</var> <i>/* c.srai */</i>, RISCV::C_SRAI, Convert__Reg1_0__Tie0_1_1__UImmLog2XLenNonZero1_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_UImmLog2XLenNonZero }, },</td></tr>
<tr><th id="3546">3546</th><td>  { <var>1413</var> <i>/* c.srai64 */</i>, RISCV::C_SRAI64_HINT, Convert__Reg1_0__Tie0_1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRC }, },</td></tr>
<tr><th id="3547">3547</th><td>  { <var>1422</var> <i>/* c.srli */</i>, RISCV::C_SRLI, Convert__Reg1_0__Tie0_1_1__UImmLog2XLenNonZero1_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_UImmLog2XLenNonZero }, },</td></tr>
<tr><th id="3548">3548</th><td>  { <var>1429</var> <i>/* c.srli64 */</i>, RISCV::C_SRLI64_HINT, Convert__Reg1_0__Tie0_1_1, AMFBS_HasStdExtC_HasRVCHints, { MCK_GPRC }, },</td></tr>
<tr><th id="3549">3549</th><td>  { <var>1438</var> <i>/* c.sub */</i>, RISCV::C_SUB, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_GPRC }, },</td></tr>
<tr><th id="3550">3550</th><td>  { <var>1444</var> <i>/* c.subw */</i>, RISCV::C_SUBW, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtC_IsRV64, { MCK_GPRC, MCK_GPRC }, },</td></tr>
<tr><th id="3551">3551</th><td>  { <var>1451</var> <i>/* c.sw */</i>, RISCV::C_SW, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPRC, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3552">3552</th><td>  { <var>1451</var> <i>/* c.sw */</i>, RISCV::C_SW, Convert__Reg1_0__Reg1_3__UImm7Lsb001_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_UImm7Lsb00, MCK__40_, MCK_GPRC, MCK__41_ }, },</td></tr>
<tr><th id="3553">3553</th><td>  { <var>1456</var> <i>/* c.swsp */</i>, RISCV::C_SWSP, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPRC, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3554">3554</th><td>  { <var>1456</var> <i>/* c.swsp */</i>, RISCV::C_SWSP, Convert__Reg1_0__Reg1_3__UImm8Lsb001_1, AMFBS_HasStdExtC, { MCK_GPR, MCK_UImm8Lsb00, MCK__40_, MCK_SP, MCK__41_ }, },</td></tr>
<tr><th id="3555">3555</th><td>  { <var>1463</var> <i>/* c.unimp */</i>, RISCV::C_UNIMP, Convert_NoOperands, AMFBS_HasStdExtC, {  }, },</td></tr>
<tr><th id="3556">3556</th><td>  { <var>1471</var> <i>/* c.xor */</i>, RISCV::C_XOR, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtC, { MCK_GPRC, MCK_GPRC }, },</td></tr>
<tr><th id="3557">3557</th><td>  { <var>1477</var> <i>/* c.zext.w */</i>, RISCV::C_ZEXTW, Convert__Reg1_0__Tie0_1_1, AMFBS_HasStdExtZbproposedc_HasStdExtZba_HasStdExtC_IsRV64, { MCK_GPRC }, },</td></tr>
<tr><th id="3558">3558</th><td>  { <var>1486</var> <i>/* call */</i>, RISCV::PseudoCALL, Convert__CallSymbol1_0, AMFBS_None, { MCK_CallSymbol }, },</td></tr>
<tr><th id="3559">3559</th><td>  { <var>1486</var> <i>/* call */</i>, RISCV::PseudoCALLReg, Convert__Reg1_0__CallSymbol1_1, AMFBS_None, { MCK_GPR, MCK_CallSymbol }, },</td></tr>
<tr><th id="3560">3560</th><td>  { <var>1491</var> <i>/* clmul */</i>, RISCV::CLMUL, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbc, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3561">3561</th><td>  { <var>1497</var> <i>/* clmulh */</i>, RISCV::CLMULH, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbc, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3562">3562</th><td>  { <var>1504</var> <i>/* clmulr */</i>, RISCV::CLMULR, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbc, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3563">3563</th><td>  { <var>1511</var> <i>/* clz */</i>, RISCV::CLZ, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3564">3564</th><td>  { <var>1515</var> <i>/* clzw */</i>, RISCV::CLZW, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbb_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3565">3565</th><td>  { <var>1520</var> <i>/* cmix */</i>, RISCV::CMIX, Convert__Reg1_0__Reg1_2__Reg1_1__Reg1_3, AMFBS_HasStdExtZbt, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3566">3566</th><td>  { <var>1525</var> <i>/* cmov */</i>, RISCV::CMOV, Convert__Reg1_0__Reg1_2__Reg1_1__Reg1_3, AMFBS_HasStdExtZbt, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3567">3567</th><td>  { <var>1530</var> <i>/* cpop */</i>, RISCV::CPOP, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3568">3568</th><td>  { <var>1535</var> <i>/* cpopw */</i>, RISCV::CPOPW, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbb_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3569">3569</th><td>  { <var>1541</var> <i>/* crc32.b */</i>, RISCV::CRC32B, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbr, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3570">3570</th><td>  { <var>1549</var> <i>/* crc32.d */</i>, RISCV::CRC32D, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbr_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3571">3571</th><td>  { <var>1557</var> <i>/* crc32.h */</i>, RISCV::CRC32H, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbr, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3572">3572</th><td>  { <var>1565</var> <i>/* crc32.w */</i>, RISCV::CRC32W, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbr, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3573">3573</th><td>  { <var>1573</var> <i>/* crc32c.b */</i>, RISCV::CRC32CB, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbr, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3574">3574</th><td>  { <var>1582</var> <i>/* crc32c.d */</i>, RISCV::CRC32CD, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbr_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3575">3575</th><td>  { <var>1591</var> <i>/* crc32c.h */</i>, RISCV::CRC32CH, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbr, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3576">3576</th><td>  { <var>1600</var> <i>/* crc32c.w */</i>, RISCV::CRC32CW, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbr, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3577">3577</th><td>  { <var>1609</var> <i>/* csrc */</i>, RISCV::CSRRC, Convert__regX0__CSRSystemRegister1_0__Reg1_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_GPR }, },</td></tr>
<tr><th id="3578">3578</th><td>  { <var>1609</var> <i>/* csrc */</i>, RISCV::CSRRCI, Convert__regX0__CSRSystemRegister1_0__UImm51_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3579">3579</th><td>  { <var>1614</var> <i>/* csrci */</i>, RISCV::CSRRCI, Convert__regX0__CSRSystemRegister1_0__UImm51_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3580">3580</th><td>  { <var>1620</var> <i>/* csrr */</i>, RISCV::CSRRS, Convert__Reg1_0__CSRSystemRegister1_1__regX0, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister }, },</td></tr>
<tr><th id="3581">3581</th><td>  { <var>1625</var> <i>/* csrrc */</i>, RISCV::CSRRC, Convert__Reg1_0__CSRSystemRegister1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_GPR }, },</td></tr>
<tr><th id="3582">3582</th><td>  { <var>1625</var> <i>/* csrrc */</i>, RISCV::CSRRCI, Convert__Reg1_0__CSRSystemRegister1_1__UImm51_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3583">3583</th><td>  { <var>1631</var> <i>/* csrrci */</i>, RISCV::CSRRCI, Convert__Reg1_0__CSRSystemRegister1_1__UImm51_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3584">3584</th><td>  { <var>1638</var> <i>/* csrrs */</i>, RISCV::CSRRS, Convert__Reg1_0__CSRSystemRegister1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_GPR }, },</td></tr>
<tr><th id="3585">3585</th><td>  { <var>1638</var> <i>/* csrrs */</i>, RISCV::CSRRSI, Convert__Reg1_0__CSRSystemRegister1_1__UImm51_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3586">3586</th><td>  { <var>1644</var> <i>/* csrrsi */</i>, RISCV::CSRRSI, Convert__Reg1_0__CSRSystemRegister1_1__UImm51_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3587">3587</th><td>  { <var>1651</var> <i>/* csrrw */</i>, RISCV::CSRRW, Convert__Reg1_0__CSRSystemRegister1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_GPR }, },</td></tr>
<tr><th id="3588">3588</th><td>  { <var>1651</var> <i>/* csrrw */</i>, RISCV::CSRRWI, Convert__Reg1_0__CSRSystemRegister1_1__UImm51_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3589">3589</th><td>  { <var>1657</var> <i>/* csrrwi */</i>, RISCV::CSRRWI, Convert__Reg1_0__CSRSystemRegister1_1__UImm51_2, AMFBS_None, { MCK_GPR, MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3590">3590</th><td>  { <var>1664</var> <i>/* csrs */</i>, RISCV::CSRRS, Convert__regX0__CSRSystemRegister1_0__Reg1_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_GPR }, },</td></tr>
<tr><th id="3591">3591</th><td>  { <var>1664</var> <i>/* csrs */</i>, RISCV::CSRRSI, Convert__regX0__CSRSystemRegister1_0__UImm51_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3592">3592</th><td>  { <var>1669</var> <i>/* csrsi */</i>, RISCV::CSRRSI, Convert__regX0__CSRSystemRegister1_0__UImm51_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3593">3593</th><td>  { <var>1675</var> <i>/* csrw */</i>, RISCV::CSRRW, Convert__regX0__CSRSystemRegister1_0__Reg1_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_GPR }, },</td></tr>
<tr><th id="3594">3594</th><td>  { <var>1675</var> <i>/* csrw */</i>, RISCV::CSRRWI, Convert__regX0__CSRSystemRegister1_0__UImm51_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3595">3595</th><td>  { <var>1680</var> <i>/* csrwi */</i>, RISCV::CSRRWI, Convert__regX0__CSRSystemRegister1_0__UImm51_1, AMFBS_None, { MCK_CSRSystemRegister, MCK_UImm5 }, },</td></tr>
<tr><th id="3596">3596</th><td>  { <var>1686</var> <i>/* ctz */</i>, RISCV::CTZ, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3597">3597</th><td>  { <var>1690</var> <i>/* ctzw */</i>, RISCV::CTZW, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbb_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3598">3598</th><td>  { <var>1695</var> <i>/* div */</i>, RISCV::DIV, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3599">3599</th><td>  { <var>1699</var> <i>/* divu */</i>, RISCV::DIVU, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3600">3600</th><td>  { <var>1704</var> <i>/* divuw */</i>, RISCV::DIVUW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3601">3601</th><td>  { <var>1710</var> <i>/* divw */</i>, RISCV::DIVW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3602">3602</th><td>  { <var>1715</var> <i>/* dret */</i>, RISCV::DRET, Convert__imm_95_0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="3603">3603</th><td>  { <var>1720</var> <i>/* ebreak */</i>, RISCV::EBREAK, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="3604">3604</th><td>  { <var>1727</var> <i>/* ecall */</i>, RISCV::ECALL, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="3605">3605</th><td>  { <var>1733</var> <i>/* fabs.d */</i>, RISCV::FSGNJX_D, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3606">3606</th><td>  { <var>1740</var> <i>/* fabs.h */</i>, RISCV::FSGNJX_H, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3607">3607</th><td>  { <var>1747</var> <i>/* fabs.s */</i>, RISCV::FSGNJX_S, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3608">3608</th><td>  { <var>1754</var> <i>/* fadd.d */</i>, RISCV::FADD_D, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3609">3609</th><td>  { <var>1754</var> <i>/* fadd.d */</i>, RISCV::FADD_D, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3610">3610</th><td>  { <var>1761</var> <i>/* fadd.h */</i>, RISCV::FADD_H, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3611">3611</th><td>  { <var>1761</var> <i>/* fadd.h */</i>, RISCV::FADD_H, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3612">3612</th><td>  { <var>1768</var> <i>/* fadd.s */</i>, RISCV::FADD_S, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3613">3613</th><td>  { <var>1768</var> <i>/* fadd.s */</i>, RISCV::FADD_S, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3614">3614</th><td>  { <var>1775</var> <i>/* fclass.d */</i>, RISCV::FCLASS_D, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64 }, },</td></tr>
<tr><th id="3615">3615</th><td>  { <var>1784</var> <i>/* fclass.h */</i>, RISCV::FCLASS_H, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16 }, },</td></tr>
<tr><th id="3616">3616</th><td>  { <var>1793</var> <i>/* fclass.s */</i>, RISCV::FCLASS_S, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32 }, },</td></tr>
<tr><th id="3617">3617</th><td>  { <var>1802</var> <i>/* fcvt.d.h */</i>, RISCV::FCVT_D_H, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZfh_HasStdExtD, { MCK_FPR64, MCK_FPR16 }, },</td></tr>
<tr><th id="3618">3618</th><td>  { <var>1811</var> <i>/* fcvt.d.l */</i>, RISCV::FCVT_D_L, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtD_IsRV64, { MCK_FPR64, MCK_GPR }, },</td></tr>
<tr><th id="3619">3619</th><td>  { <var>1811</var> <i>/* fcvt.d.l */</i>, RISCV::FCVT_D_L, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtD_IsRV64, { MCK_FPR64, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3620">3620</th><td>  { <var>1820</var> <i>/* fcvt.d.lu */</i>, RISCV::FCVT_D_LU, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtD_IsRV64, { MCK_FPR64, MCK_GPR }, },</td></tr>
<tr><th id="3621">3621</th><td>  { <var>1820</var> <i>/* fcvt.d.lu */</i>, RISCV::FCVT_D_LU, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtD_IsRV64, { MCK_FPR64, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3622">3622</th><td>  { <var>1830</var> <i>/* fcvt.d.s */</i>, RISCV::FCVT_D_S, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR32 }, },</td></tr>
<tr><th id="3623">3623</th><td>  { <var>1839</var> <i>/* fcvt.d.w */</i>, RISCV::FCVT_D_W, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_GPR }, },</td></tr>
<tr><th id="3624">3624</th><td>  { <var>1848</var> <i>/* fcvt.d.wu */</i>, RISCV::FCVT_D_WU, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_GPR }, },</td></tr>
<tr><th id="3625">3625</th><td>  { <var>1858</var> <i>/* fcvt.h.d */</i>, RISCV::FCVT_H_D, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh_HasStdExtD, { MCK_FPR16, MCK_FPR64 }, },</td></tr>
<tr><th id="3626">3626</th><td>  { <var>1858</var> <i>/* fcvt.h.d */</i>, RISCV::FCVT_H_D, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh_HasStdExtD, { MCK_FPR16, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3627">3627</th><td>  { <var>1867</var> <i>/* fcvt.h.l */</i>, RISCV::FCVT_H_L, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh_IsRV64, { MCK_FPR16, MCK_GPR }, },</td></tr>
<tr><th id="3628">3628</th><td>  { <var>1867</var> <i>/* fcvt.h.l */</i>, RISCV::FCVT_H_L, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh_IsRV64, { MCK_FPR16, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3629">3629</th><td>  { <var>1876</var> <i>/* fcvt.h.lu */</i>, RISCV::FCVT_H_LU, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh_IsRV64, { MCK_FPR16, MCK_GPR }, },</td></tr>
<tr><th id="3630">3630</th><td>  { <var>1876</var> <i>/* fcvt.h.lu */</i>, RISCV::FCVT_H_LU, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh_IsRV64, { MCK_FPR16, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3631">3631</th><td>  { <var>1886</var> <i>/* fcvt.h.s */</i>, RISCV::FCVT_H_S, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR32 }, },</td></tr>
<tr><th id="3632">3632</th><td>  { <var>1886</var> <i>/* fcvt.h.s */</i>, RISCV::FCVT_H_S, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3633">3633</th><td>  { <var>1895</var> <i>/* fcvt.h.w */</i>, RISCV::FCVT_H_W, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_GPR }, },</td></tr>
<tr><th id="3634">3634</th><td>  { <var>1895</var> <i>/* fcvt.h.w */</i>, RISCV::FCVT_H_W, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3635">3635</th><td>  { <var>1904</var> <i>/* fcvt.h.wu */</i>, RISCV::FCVT_H_WU, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_GPR }, },</td></tr>
<tr><th id="3636">3636</th><td>  { <var>1904</var> <i>/* fcvt.h.wu */</i>, RISCV::FCVT_H_WU, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3637">3637</th><td>  { <var>1914</var> <i>/* fcvt.l.d */</i>, RISCV::FCVT_L_D, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtD_IsRV64, { MCK_GPR, MCK_FPR64 }, },</td></tr>
<tr><th id="3638">3638</th><td>  { <var>1914</var> <i>/* fcvt.l.d */</i>, RISCV::FCVT_L_D, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtD_IsRV64, { MCK_GPR, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3639">3639</th><td>  { <var>1923</var> <i>/* fcvt.l.h */</i>, RISCV::FCVT_L_H, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh_IsRV64, { MCK_GPR, MCK_FPR16 }, },</td></tr>
<tr><th id="3640">3640</th><td>  { <var>1923</var> <i>/* fcvt.l.h */</i>, RISCV::FCVT_L_H, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh_IsRV64, { MCK_GPR, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3641">3641</th><td>  { <var>1932</var> <i>/* fcvt.l.s */</i>, RISCV::FCVT_L_S, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF_IsRV64, { MCK_GPR, MCK_FPR32 }, },</td></tr>
<tr><th id="3642">3642</th><td>  { <var>1932</var> <i>/* fcvt.l.s */</i>, RISCV::FCVT_L_S, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF_IsRV64, { MCK_GPR, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3643">3643</th><td>  { <var>1941</var> <i>/* fcvt.lu.d */</i>, RISCV::FCVT_LU_D, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtD_IsRV64, { MCK_GPR, MCK_FPR64 }, },</td></tr>
<tr><th id="3644">3644</th><td>  { <var>1941</var> <i>/* fcvt.lu.d */</i>, RISCV::FCVT_LU_D, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtD_IsRV64, { MCK_GPR, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3645">3645</th><td>  { <var>1951</var> <i>/* fcvt.lu.h */</i>, RISCV::FCVT_LU_H, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh_IsRV64, { MCK_GPR, MCK_FPR16 }, },</td></tr>
<tr><th id="3646">3646</th><td>  { <var>1951</var> <i>/* fcvt.lu.h */</i>, RISCV::FCVT_LU_H, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh_IsRV64, { MCK_GPR, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3647">3647</th><td>  { <var>1961</var> <i>/* fcvt.lu.s */</i>, RISCV::FCVT_LU_S, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF_IsRV64, { MCK_GPR, MCK_FPR32 }, },</td></tr>
<tr><th id="3648">3648</th><td>  { <var>1961</var> <i>/* fcvt.lu.s */</i>, RISCV::FCVT_LU_S, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF_IsRV64, { MCK_GPR, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3649">3649</th><td>  { <var>1971</var> <i>/* fcvt.s.d */</i>, RISCV::FCVT_S_D, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR32, MCK_FPR64 }, },</td></tr>
<tr><th id="3650">3650</th><td>  { <var>1971</var> <i>/* fcvt.s.d */</i>, RISCV::FCVT_S_D, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtD, { MCK_FPR32, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3651">3651</th><td>  { <var>1980</var> <i>/* fcvt.s.h */</i>, RISCV::FCVT_S_H, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZfh, { MCK_FPR32, MCK_FPR16 }, },</td></tr>
<tr><th id="3652">3652</th><td>  { <var>1989</var> <i>/* fcvt.s.l */</i>, RISCV::FCVT_S_L, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF_IsRV64, { MCK_FPR32, MCK_GPR }, },</td></tr>
<tr><th id="3653">3653</th><td>  { <var>1989</var> <i>/* fcvt.s.l */</i>, RISCV::FCVT_S_L, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF_IsRV64, { MCK_FPR32, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3654">3654</th><td>  { <var>1998</var> <i>/* fcvt.s.lu */</i>, RISCV::FCVT_S_LU, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF_IsRV64, { MCK_FPR32, MCK_GPR }, },</td></tr>
<tr><th id="3655">3655</th><td>  { <var>1998</var> <i>/* fcvt.s.lu */</i>, RISCV::FCVT_S_LU, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF_IsRV64, { MCK_FPR32, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3656">3656</th><td>  { <var>2008</var> <i>/* fcvt.s.w */</i>, RISCV::FCVT_S_W, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_GPR }, },</td></tr>
<tr><th id="3657">3657</th><td>  { <var>2008</var> <i>/* fcvt.s.w */</i>, RISCV::FCVT_S_W, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF, { MCK_FPR32, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3658">3658</th><td>  { <var>2017</var> <i>/* fcvt.s.wu */</i>, RISCV::FCVT_S_WU, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_GPR }, },</td></tr>
<tr><th id="3659">3659</th><td>  { <var>2017</var> <i>/* fcvt.s.wu */</i>, RISCV::FCVT_S_WU, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF, { MCK_FPR32, MCK_GPR, MCK_FRMArg }, },</td></tr>
<tr><th id="3660">3660</th><td>  { <var>2027</var> <i>/* fcvt.w.d */</i>, RISCV::FCVT_W_D, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64 }, },</td></tr>
<tr><th id="3661">3661</th><td>  { <var>2027</var> <i>/* fcvt.w.d */</i>, RISCV::FCVT_W_D, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3662">3662</th><td>  { <var>2036</var> <i>/* fcvt.w.h */</i>, RISCV::FCVT_W_H, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16 }, },</td></tr>
<tr><th id="3663">3663</th><td>  { <var>2036</var> <i>/* fcvt.w.h */</i>, RISCV::FCVT_W_H, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3664">3664</th><td>  { <var>2045</var> <i>/* fcvt.w.s */</i>, RISCV::FCVT_W_S, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32 }, },</td></tr>
<tr><th id="3665">3665</th><td>  { <var>2045</var> <i>/* fcvt.w.s */</i>, RISCV::FCVT_W_S, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3666">3666</th><td>  { <var>2054</var> <i>/* fcvt.wu.d */</i>, RISCV::FCVT_WU_D, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64 }, },</td></tr>
<tr><th id="3667">3667</th><td>  { <var>2054</var> <i>/* fcvt.wu.d */</i>, RISCV::FCVT_WU_D, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3668">3668</th><td>  { <var>2064</var> <i>/* fcvt.wu.h */</i>, RISCV::FCVT_WU_H, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16 }, },</td></tr>
<tr><th id="3669">3669</th><td>  { <var>2064</var> <i>/* fcvt.wu.h */</i>, RISCV::FCVT_WU_H, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3670">3670</th><td>  { <var>2074</var> <i>/* fcvt.wu.s */</i>, RISCV::FCVT_WU_S, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32 }, },</td></tr>
<tr><th id="3671">3671</th><td>  { <var>2074</var> <i>/* fcvt.wu.s */</i>, RISCV::FCVT_WU_S, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3672">3672</th><td>  { <var>2084</var> <i>/* fdiv.d */</i>, RISCV::FDIV_D, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3673">3673</th><td>  { <var>2084</var> <i>/* fdiv.d */</i>, RISCV::FDIV_D, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3674">3674</th><td>  { <var>2091</var> <i>/* fdiv.h */</i>, RISCV::FDIV_H, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3675">3675</th><td>  { <var>2091</var> <i>/* fdiv.h */</i>, RISCV::FDIV_H, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3676">3676</th><td>  { <var>2098</var> <i>/* fdiv.s */</i>, RISCV::FDIV_S, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3677">3677</th><td>  { <var>2098</var> <i>/* fdiv.s */</i>, RISCV::FDIV_S, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3678">3678</th><td>  { <var>2105</var> <i>/* fence */</i>, RISCV::FENCE, Convert__imm_95_15__imm_95_15, AMFBS_None, {  }, },</td></tr>
<tr><th id="3679">3679</th><td>  { <var>2105</var> <i>/* fence */</i>, RISCV::FENCE, Convert__FenceArg1_0__FenceArg1_1, AMFBS_None, { MCK_FenceArg, MCK_FenceArg }, },</td></tr>
<tr><th id="3680">3680</th><td>  { <var>2111</var> <i>/* fence.i */</i>, RISCV::FENCE_I, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="3681">3681</th><td>  { <var>2119</var> <i>/* fence.tso */</i>, RISCV::FENCE_TSO, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="3682">3682</th><td>  { <var>2129</var> <i>/* feq.d */</i>, RISCV::FEQ_D, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3683">3683</th><td>  { <var>2135</var> <i>/* feq.h */</i>, RISCV::FEQ_H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3684">3684</th><td>  { <var>2141</var> <i>/* feq.s */</i>, RISCV::FEQ_S, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3685">3685</th><td>  { <var>2147</var> <i>/* fge.d */</i>, RISCV::FLE_D, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3686">3686</th><td>  { <var>2153</var> <i>/* fge.h */</i>, RISCV::FLE_H, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3687">3687</th><td>  { <var>2159</var> <i>/* fge.s */</i>, RISCV::FLE_S, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3688">3688</th><td>  { <var>2165</var> <i>/* fgt.d */</i>, RISCV::FLT_D, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3689">3689</th><td>  { <var>2171</var> <i>/* fgt.h */</i>, RISCV::FLT_H, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3690">3690</th><td>  { <var>2177</var> <i>/* fgt.s */</i>, RISCV::FLT_S, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3691">3691</th><td>  { <var>2183</var> <i>/* fld */</i>, RISCV::PseudoFLD, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3692">3692</th><td>  { <var>2183</var> <i>/* fld */</i>, RISCV::FLD, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtD, { MCK_FPR64, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3693">3693</th><td>  { <var>2183</var> <i>/* fld */</i>, RISCV::FLD, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3694">3694</th><td>  { <var>2187</var> <i>/* fle.d */</i>, RISCV::FLE_D, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3695">3695</th><td>  { <var>2193</var> <i>/* fle.h */</i>, RISCV::FLE_H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3696">3696</th><td>  { <var>2199</var> <i>/* fle.s */</i>, RISCV::FLE_S, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3697">3697</th><td>  { <var>2205</var> <i>/* flh */</i>, RISCV::PseudoFLH, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3698">3698</th><td>  { <var>2205</var> <i>/* flh */</i>, RISCV::FLH, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3699">3699</th><td>  { <var>2205</var> <i>/* flh */</i>, RISCV::FLH, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3700">3700</th><td>  { <var>2209</var> <i>/* flt.d */</i>, RISCV::FLT_D, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtD, { MCK_GPR, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3701">3701</th><td>  { <var>2215</var> <i>/* flt.h */</i>, RISCV::FLT_H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3702">3702</th><td>  { <var>2221</var> <i>/* flt.s */</i>, RISCV::FLT_S, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3703">3703</th><td>  { <var>2227</var> <i>/* flw */</i>, RISCV::PseudoFLW, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_HasStdExtF, { MCK_FPR32, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3704">3704</th><td>  { <var>2227</var> <i>/* flw */</i>, RISCV::FLW, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtF, { MCK_FPR32, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3705">3705</th><td>  { <var>2227</var> <i>/* flw */</i>, RISCV::FLW, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_HasStdExtF, { MCK_FPR32, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3706">3706</th><td>  { <var>2231</var> <i>/* fmadd.d */</i>, RISCV::FMADD_D, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3707">3707</th><td>  { <var>2231</var> <i>/* fmadd.d */</i>, RISCV::FMADD_D, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3708">3708</th><td>  { <var>2239</var> <i>/* fmadd.h */</i>, RISCV::FMADD_H, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3709">3709</th><td>  { <var>2239</var> <i>/* fmadd.h */</i>, RISCV::FMADD_H, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3710">3710</th><td>  { <var>2247</var> <i>/* fmadd.s */</i>, RISCV::FMADD_S, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3711">3711</th><td>  { <var>2247</var> <i>/* fmadd.s */</i>, RISCV::FMADD_S, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3712">3712</th><td>  { <var>2255</var> <i>/* fmax.d */</i>, RISCV::FMAX_D, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3713">3713</th><td>  { <var>2262</var> <i>/* fmax.h */</i>, RISCV::FMAX_H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3714">3714</th><td>  { <var>2269</var> <i>/* fmax.s */</i>, RISCV::FMAX_S, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3715">3715</th><td>  { <var>2276</var> <i>/* fmin.d */</i>, RISCV::FMIN_D, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3716">3716</th><td>  { <var>2283</var> <i>/* fmin.h */</i>, RISCV::FMIN_H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3717">3717</th><td>  { <var>2290</var> <i>/* fmin.s */</i>, RISCV::FMIN_S, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3718">3718</th><td>  { <var>2297</var> <i>/* fmsub.d */</i>, RISCV::FMSUB_D, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3719">3719</th><td>  { <var>2297</var> <i>/* fmsub.d */</i>, RISCV::FMSUB_D, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3720">3720</th><td>  { <var>2305</var> <i>/* fmsub.h */</i>, RISCV::FMSUB_H, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3721">3721</th><td>  { <var>2305</var> <i>/* fmsub.h */</i>, RISCV::FMSUB_H, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3722">3722</th><td>  { <var>2313</var> <i>/* fmsub.s */</i>, RISCV::FMSUB_S, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3723">3723</th><td>  { <var>2313</var> <i>/* fmsub.s */</i>, RISCV::FMSUB_S, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3724">3724</th><td>  { <var>2321</var> <i>/* fmul.d */</i>, RISCV::FMUL_D, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3725">3725</th><td>  { <var>2321</var> <i>/* fmul.d */</i>, RISCV::FMUL_D, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3726">3726</th><td>  { <var>2328</var> <i>/* fmul.h */</i>, RISCV::FMUL_H, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3727">3727</th><td>  { <var>2328</var> <i>/* fmul.h */</i>, RISCV::FMUL_H, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3728">3728</th><td>  { <var>2335</var> <i>/* fmul.s */</i>, RISCV::FMUL_S, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3729">3729</th><td>  { <var>2335</var> <i>/* fmul.s */</i>, RISCV::FMUL_S, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3730">3730</th><td>  { <var>2342</var> <i>/* fmv.d */</i>, RISCV::FSGNJ_D, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3731">3731</th><td>  { <var>2348</var> <i>/* fmv.d.x */</i>, RISCV::FMV_D_X, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtD_IsRV64, { MCK_FPR64, MCK_GPR }, },</td></tr>
<tr><th id="3732">3732</th><td>  { <var>2356</var> <i>/* fmv.h */</i>, RISCV::FSGNJ_H, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3733">3733</th><td>  { <var>2362</var> <i>/* fmv.h.x */</i>, RISCV::FMV_H_X, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_GPR }, },</td></tr>
<tr><th id="3734">3734</th><td>  { <var>2370</var> <i>/* fmv.s */</i>, RISCV::FSGNJ_S, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3735">3735</th><td>  { <var>2376</var> <i>/* fmv.w.x */</i>, RISCV::FMV_W_X, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtF, { MCK_FPR32, MCK_GPR }, },</td></tr>
<tr><th id="3736">3736</th><td>  { <var>2384</var> <i>/* fmv.x.d */</i>, RISCV::FMV_X_D, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtD_IsRV64, { MCK_GPR, MCK_FPR64 }, },</td></tr>
<tr><th id="3737">3737</th><td>  { <var>2392</var> <i>/* fmv.x.h */</i>, RISCV::FMV_X_H, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZfh, { MCK_GPR, MCK_FPR16 }, },</td></tr>
<tr><th id="3738">3738</th><td>  { <var>2400</var> <i>/* fmv.x.w */</i>, RISCV::FMV_X_W, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_FPR32 }, },</td></tr>
<tr><th id="3739">3739</th><td>  { <var>2408</var> <i>/* fneg.d */</i>, RISCV::FSGNJN_D, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3740">3740</th><td>  { <var>2415</var> <i>/* fneg.h */</i>, RISCV::FSGNJN_H, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3741">3741</th><td>  { <var>2422</var> <i>/* fneg.s */</i>, RISCV::FSGNJN_S, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3742">3742</th><td>  { <var>2429</var> <i>/* fnmadd.d */</i>, RISCV::FNMADD_D, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3743">3743</th><td>  { <var>2429</var> <i>/* fnmadd.d */</i>, RISCV::FNMADD_D, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3744">3744</th><td>  { <var>2438</var> <i>/* fnmadd.h */</i>, RISCV::FNMADD_H, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3745">3745</th><td>  { <var>2438</var> <i>/* fnmadd.h */</i>, RISCV::FNMADD_H, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3746">3746</th><td>  { <var>2447</var> <i>/* fnmadd.s */</i>, RISCV::FNMADD_S, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3747">3747</th><td>  { <var>2447</var> <i>/* fnmadd.s */</i>, RISCV::FNMADD_S, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3748">3748</th><td>  { <var>2456</var> <i>/* fnmsub.d */</i>, RISCV::FNMSUB_D, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3749">3749</th><td>  { <var>2456</var> <i>/* fnmsub.d */</i>, RISCV::FNMSUB_D, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3750">3750</th><td>  { <var>2465</var> <i>/* fnmsub.h */</i>, RISCV::FNMSUB_H, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3751">3751</th><td>  { <var>2465</var> <i>/* fnmsub.h */</i>, RISCV::FNMSUB_H, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3752">3752</th><td>  { <var>2474</var> <i>/* fnmsub.s */</i>, RISCV::FNMSUB_S, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3753">3753</th><td>  { <var>2474</var> <i>/* fnmsub.s */</i>, RISCV::FNMSUB_S, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__FRMArg1_4, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3754">3754</th><td>  { <var>2483</var> <i>/* frcsr */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_3__regX0, AMFBS_HasStdExtF, { MCK_GPR }, },</td></tr>
<tr><th id="3755">3755</th><td>  { <var>2489</var> <i>/* frflags */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_1__regX0, AMFBS_HasStdExtF, { MCK_GPR }, },</td></tr>
<tr><th id="3756">3756</th><td>  { <var>2497</var> <i>/* frrm */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_2__regX0, AMFBS_HasStdExtF, { MCK_GPR }, },</td></tr>
<tr><th id="3757">3757</th><td>  { <var>2502</var> <i>/* frsr */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_3__regX0, AMFBS_HasStdExtF, { MCK_GPR }, },</td></tr>
<tr><th id="3758">3758</th><td>  { <var>2507</var> <i>/* fscsr */</i>, RISCV::CSRRW, Convert__regX0__imm_95_3__Reg1_0, AMFBS_HasStdExtF, { MCK_GPR }, },</td></tr>
<tr><th id="3759">3759</th><td>  { <var>2507</var> <i>/* fscsr */</i>, RISCV::CSRRW, Convert__Reg1_0__imm_95_3__Reg1_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3760">3760</th><td>  { <var>2513</var> <i>/* fsd */</i>, RISCV::PseudoFSD, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3761">3761</th><td>  { <var>2513</var> <i>/* fsd */</i>, RISCV::FSD, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtD, { MCK_FPR64, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3762">3762</th><td>  { <var>2513</var> <i>/* fsd */</i>, RISCV::FSD, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_HasStdExtD, { MCK_FPR64, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3763">3763</th><td>  { <var>2517</var> <i>/* fsflags */</i>, RISCV::CSRRW, Convert__regX0__imm_95_1__Reg1_0, AMFBS_HasStdExtF, { MCK_GPR }, },</td></tr>
<tr><th id="3764">3764</th><td>  { <var>2517</var> <i>/* fsflags */</i>, RISCV::CSRRW, Convert__Reg1_0__imm_95_1__Reg1_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3765">3765</th><td>  { <var>2525</var> <i>/* fsflagsi */</i>, RISCV::CSRRWI, Convert__regX0__imm_95_1__UImm51_0, AMFBS_HasStdExtF, { MCK_UImm5 }, },</td></tr>
<tr><th id="3766">3766</th><td>  { <var>2525</var> <i>/* fsflagsi */</i>, RISCV::CSRRWI, Convert__Reg1_0__imm_95_1__UImm51_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3767">3767</th><td>  { <var>2534</var> <i>/* fsgnj.d */</i>, RISCV::FSGNJ_D, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3768">3768</th><td>  { <var>2542</var> <i>/* fsgnj.h */</i>, RISCV::FSGNJ_H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3769">3769</th><td>  { <var>2550</var> <i>/* fsgnj.s */</i>, RISCV::FSGNJ_S, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3770">3770</th><td>  { <var>2558</var> <i>/* fsgnjn.d */</i>, RISCV::FSGNJN_D, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3771">3771</th><td>  { <var>2567</var> <i>/* fsgnjn.h */</i>, RISCV::FSGNJN_H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3772">3772</th><td>  { <var>2576</var> <i>/* fsgnjn.s */</i>, RISCV::FSGNJN_S, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3773">3773</th><td>  { <var>2585</var> <i>/* fsgnjx.d */</i>, RISCV::FSGNJX_D, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3774">3774</th><td>  { <var>2594</var> <i>/* fsgnjx.h */</i>, RISCV::FSGNJX_H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3775">3775</th><td>  { <var>2603</var> <i>/* fsgnjx.s */</i>, RISCV::FSGNJX_S, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3776">3776</th><td>  { <var>2612</var> <i>/* fsh */</i>, RISCV::PseudoFSH, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3777">3777</th><td>  { <var>2612</var> <i>/* fsh */</i>, RISCV::FSH, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3778">3778</th><td>  { <var>2612</var> <i>/* fsh */</i>, RISCV::FSH, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3779">3779</th><td>  { <var>2616</var> <i>/* fsl */</i>, RISCV::FSL, Convert__Reg1_0__Reg1_1__Reg1_3__Reg1_2, AMFBS_HasStdExtZbt, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3780">3780</th><td>  { <var>2620</var> <i>/* fslw */</i>, RISCV::FSLW, Convert__Reg1_0__Reg1_1__Reg1_3__Reg1_2, AMFBS_HasStdExtZbt_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3781">3781</th><td>  { <var>2625</var> <i>/* fsqrt.d */</i>, RISCV::FSQRT_D, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3782">3782</th><td>  { <var>2625</var> <i>/* fsqrt.d */</i>, RISCV::FSQRT_D, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3783">3783</th><td>  { <var>2633</var> <i>/* fsqrt.h */</i>, RISCV::FSQRT_H, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3784">3784</th><td>  { <var>2633</var> <i>/* fsqrt.h */</i>, RISCV::FSQRT_H, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3785">3785</th><td>  { <var>2641</var> <i>/* fsqrt.s */</i>, RISCV::FSQRT_S, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3786">3786</th><td>  { <var>2641</var> <i>/* fsqrt.s */</i>, RISCV::FSQRT_S, Convert__Reg1_0__Reg1_1__FRMArg1_2, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3787">3787</th><td>  { <var>2649</var> <i>/* fsr */</i>, RISCV::FSR, Convert__Reg1_0__Reg1_1__Reg1_3__Reg1_2, AMFBS_HasStdExtZbt, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3788">3788</th><td>  { <var>2653</var> <i>/* fsri */</i>, RISCV::FSRI, Convert__Reg1_0__Reg1_1__Reg1_2__UImmLog2XLen1_3, AMFBS_HasStdExtZbt, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3789">3789</th><td>  { <var>2658</var> <i>/* fsriw */</i>, RISCV::FSRIW, Convert__Reg1_0__Reg1_1__Reg1_2__UImm51_3, AMFBS_HasStdExtZbt_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3790">3790</th><td>  { <var>2664</var> <i>/* fsrm */</i>, RISCV::CSRRW, Convert__regX0__imm_95_2__Reg1_0, AMFBS_HasStdExtF, { MCK_GPR }, },</td></tr>
<tr><th id="3791">3791</th><td>  { <var>2664</var> <i>/* fsrm */</i>, RISCV::CSRRW, Convert__Reg1_0__imm_95_2__Reg1_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3792">3792</th><td>  { <var>2669</var> <i>/* fsrmi */</i>, RISCV::CSRRWI, Convert__regX0__imm_95_2__UImm51_0, AMFBS_HasStdExtF, { MCK_UImm5 }, },</td></tr>
<tr><th id="3793">3793</th><td>  { <var>2669</var> <i>/* fsrmi */</i>, RISCV::CSRRWI, Convert__Reg1_0__imm_95_2__UImm51_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3794">3794</th><td>  { <var>2675</var> <i>/* fsrw */</i>, RISCV::FSRW, Convert__Reg1_0__Reg1_1__Reg1_3__Reg1_2, AMFBS_HasStdExtZbt_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3795">3795</th><td>  { <var>2680</var> <i>/* fssr */</i>, RISCV::CSRRW, Convert__regX0__imm_95_3__Reg1_0, AMFBS_HasStdExtF, { MCK_GPR }, },</td></tr>
<tr><th id="3796">3796</th><td>  { <var>2680</var> <i>/* fssr */</i>, RISCV::CSRRW, Convert__Reg1_0__imm_95_3__Reg1_1, AMFBS_HasStdExtF, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3797">3797</th><td>  { <var>2685</var> <i>/* fsub.d */</i>, RISCV::FSUB_D, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64 }, },</td></tr>
<tr><th id="3798">3798</th><td>  { <var>2685</var> <i>/* fsub.d */</i>, RISCV::FSUB_D, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtD, { MCK_FPR64, MCK_FPR64, MCK_FPR64, MCK_FRMArg }, },</td></tr>
<tr><th id="3799">3799</th><td>  { <var>2692</var> <i>/* fsub.h */</i>, RISCV::FSUB_H, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16 }, },</td></tr>
<tr><th id="3800">3800</th><td>  { <var>2692</var> <i>/* fsub.h */</i>, RISCV::FSUB_H, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtZfh, { MCK_FPR16, MCK_FPR16, MCK_FPR16, MCK_FRMArg }, },</td></tr>
<tr><th id="3801">3801</th><td>  { <var>2699</var> <i>/* fsub.s */</i>, RISCV::FSUB_S, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_7, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32 }, },</td></tr>
<tr><th id="3802">3802</th><td>  { <var>2699</var> <i>/* fsub.s */</i>, RISCV::FSUB_S, Convert__Reg1_0__Reg1_1__Reg1_2__FRMArg1_3, AMFBS_HasStdExtF, { MCK_FPR32, MCK_FPR32, MCK_FPR32, MCK_FRMArg }, },</td></tr>
<tr><th id="3803">3803</th><td>  { <var>2706</var> <i>/* fsw */</i>, RISCV::PseudoFSW, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_HasStdExtF, { MCK_FPR32, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3804">3804</th><td>  { <var>2706</var> <i>/* fsw */</i>, RISCV::FSW, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasStdExtF, { MCK_FPR32, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3805">3805</th><td>  { <var>2706</var> <i>/* fsw */</i>, RISCV::FSW, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_HasStdExtF, { MCK_FPR32, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3806">3806</th><td>  { <var>2710</var> <i>/* gorc */</i>, RISCV::GORC, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3807">3807</th><td>  { <var>2715</var> <i>/* gorci */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3808">3808</th><td>  { <var>2721</var> <i>/* gorciw */</i>, RISCV::GORCIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3809">3809</th><td>  { <var>2728</var> <i>/* gorcw */</i>, RISCV::GORCW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3810">3810</th><td>  { <var>2734</var> <i>/* grev */</i>, RISCV::GREV, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3811">3811</th><td>  { <var>2739</var> <i>/* grevi */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3812">3812</th><td>  { <var>2745</var> <i>/* greviw */</i>, RISCV::GREVIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3813">3813</th><td>  { <var>2752</var> <i>/* grevw */</i>, RISCV::GREVW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3814">3814</th><td>  { <var>2758</var> <i>/* j */</i>, RISCV::JAL, Convert__regX0__SImm21Lsb0JAL1_0, AMFBS_None, { MCK_SImm21Lsb0JAL }, },</td></tr>
<tr><th id="3815">3815</th><td>  { <var>2760</var> <i>/* jal */</i>, RISCV::JAL, Convert__regX1__SImm21Lsb0JAL1_0, AMFBS_None, { MCK_SImm21Lsb0JAL }, },</td></tr>
<tr><th id="3816">3816</th><td>  { <var>2760</var> <i>/* jal */</i>, RISCV::JAL, Convert__Reg1_0__SImm21Lsb0JAL1_1, AMFBS_None, { MCK_GPR, MCK_SImm21Lsb0JAL }, },</td></tr>
<tr><th id="3817">3817</th><td>  { <var>2764</var> <i>/* jalr */</i>, RISCV::JALR, Convert__regX1__Reg1_0__imm_95_0, AMFBS_None, { MCK_GPR }, },</td></tr>
<tr><th id="3818">3818</th><td>  { <var>2764</var> <i>/* jalr */</i>, RISCV::JALR, Convert__Reg1_0__Reg1_1__imm_95_0, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3819">3819</th><td>  { <var>2764</var> <i>/* jalr */</i>, RISCV::JALR, Convert__regX1__Reg1_0__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3820">3820</th><td>  { <var>2764</var> <i>/* jalr */</i>, RISCV::JALR, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3821">3821</th><td>  { <var>2764</var> <i>/* jalr */</i>, RISCV::JALR, Convert__regX1__Reg1_2__SImm121_0, AMFBS_None, { MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3822">3822</th><td>  { <var>2764</var> <i>/* jalr */</i>, RISCV::JALR, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3823">3823</th><td>  { <var>2769</var> <i>/* jr */</i>, RISCV::JALR, Convert__regX0__Reg1_0__imm_95_0, AMFBS_None, { MCK_GPR }, },</td></tr>
<tr><th id="3824">3824</th><td>  { <var>2769</var> <i>/* jr */</i>, RISCV::JALR, Convert__regX0__Reg1_0__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3825">3825</th><td>  { <var>2769</var> <i>/* jr */</i>, RISCV::JALR, Convert__regX0__Reg1_2__SImm121_0, AMFBS_None, { MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3826">3826</th><td>  { <var>2772</var> <i>/* jump */</i>, RISCV::PseudoJump, Convert__Reg1_1__PseudoJumpSymbol1_0, AMFBS_None, { MCK_PseudoJumpSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3827">3827</th><td>  { <var>2777</var> <i>/* la */</i>, RISCV::PseudoLA, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3828">3828</th><td>  { <var>2780</var> <i>/* la.tls.gd */</i>, RISCV::PseudoLA_TLS_GD, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3829">3829</th><td>  { <var>2790</var> <i>/* la.tls.ie */</i>, RISCV::PseudoLA_TLS_IE, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3830">3830</th><td>  { <var>2800</var> <i>/* lb */</i>, RISCV::PseudoLB, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3831">3831</th><td>  { <var>2800</var> <i>/* lb */</i>, RISCV::LB, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3832">3832</th><td>  { <var>2800</var> <i>/* lb */</i>, RISCV::LB, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3833">3833</th><td>  { <var>2803</var> <i>/* lbu */</i>, RISCV::PseudoLBU, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3834">3834</th><td>  { <var>2803</var> <i>/* lbu */</i>, RISCV::LBU, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3835">3835</th><td>  { <var>2803</var> <i>/* lbu */</i>, RISCV::LBU, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3836">3836</th><td>  { <var>2807</var> <i>/* ld */</i>, RISCV::PseudoLD, Convert__Reg1_0__BareSymbol1_1, AMFBS_IsRV64, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3837">3837</th><td>  { <var>2807</var> <i>/* ld */</i>, RISCV::LD, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_IsRV64, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3838">3838</th><td>  { <var>2807</var> <i>/* ld */</i>, RISCV::LD, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_IsRV64, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3839">3839</th><td>  { <var>2810</var> <i>/* lh */</i>, RISCV::PseudoLH, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3840">3840</th><td>  { <var>2810</var> <i>/* lh */</i>, RISCV::LH, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3841">3841</th><td>  { <var>2810</var> <i>/* lh */</i>, RISCV::LH, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3842">3842</th><td>  { <var>2813</var> <i>/* lhu */</i>, RISCV::PseudoLHU, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3843">3843</th><td>  { <var>2813</var> <i>/* lhu */</i>, RISCV::LHU, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3844">3844</th><td>  { <var>2813</var> <i>/* lhu */</i>, RISCV::LHU, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3845">3845</th><td>  { <var>2817</var> <i>/* li */</i>, RISCV::PseudoLI, Convert__Reg1_0__ImmXLenLI1_1, AMFBS_None, { MCK_GPR, MCK_ImmXLenLI }, },</td></tr>
<tr><th id="3846">3846</th><td>  { <var>2820</var> <i>/* lla */</i>, RISCV::PseudoLLA, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3847">3847</th><td>  { <var>2824</var> <i>/* lr.d */</i>, RISCV::LR_D, Convert__Reg1_0__AtomicMemOpOperand1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3848">3848</th><td>  { <var>2829</var> <i>/* lr.d.aq */</i>, RISCV::LR_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3849">3849</th><td>  { <var>2837</var> <i>/* lr.d.aqrl */</i>, RISCV::LR_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3850">3850</th><td>  { <var>2847</var> <i>/* lr.d.rl */</i>, RISCV::LR_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3851">3851</th><td>  { <var>2855</var> <i>/* lr.w */</i>, RISCV::LR_W, Convert__Reg1_0__AtomicMemOpOperand1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3852">3852</th><td>  { <var>2860</var> <i>/* lr.w.aq */</i>, RISCV::LR_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3853">3853</th><td>  { <var>2868</var> <i>/* lr.w.aqrl */</i>, RISCV::LR_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3854">3854</th><td>  { <var>2878</var> <i>/* lr.w.rl */</i>, RISCV::LR_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3855">3855</th><td>  { <var>2886</var> <i>/* lui */</i>, RISCV::LUI, Convert__Reg1_0__UImm20LUI1_1, AMFBS_None, { MCK_GPR, MCK_UImm20LUI }, },</td></tr>
<tr><th id="3856">3856</th><td>  { <var>2890</var> <i>/* lw */</i>, RISCV::PseudoLW, Convert__Reg1_0__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3857">3857</th><td>  { <var>2890</var> <i>/* lw */</i>, RISCV::LW, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3858">3858</th><td>  { <var>2890</var> <i>/* lw */</i>, RISCV::LW, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3859">3859</th><td>  { <var>2893</var> <i>/* lwu */</i>, RISCV::PseudoLWU, Convert__Reg1_0__BareSymbol1_1, AMFBS_IsRV64, { MCK_GPR, MCK_BareSymbol }, },</td></tr>
<tr><th id="3860">3860</th><td>  { <var>2893</var> <i>/* lwu */</i>, RISCV::LWU, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_IsRV64, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3861">3861</th><td>  { <var>2893</var> <i>/* lwu */</i>, RISCV::LWU, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_IsRV64, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3862">3862</th><td>  { <var>2897</var> <i>/* max */</i>, RISCV::MAX, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3863">3863</th><td>  { <var>2901</var> <i>/* maxu */</i>, RISCV::MAXU, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3864">3864</th><td>  { <var>2906</var> <i>/* min */</i>, RISCV::MIN, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3865">3865</th><td>  { <var>2910</var> <i>/* minu */</i>, RISCV::MINU, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3866">3866</th><td>  { <var>2915</var> <i>/* mret */</i>, RISCV::MRET, Convert__imm_95_0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="3867">3867</th><td>  { <var>2920</var> <i>/* mul */</i>, RISCV::MUL, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3868">3868</th><td>  { <var>2924</var> <i>/* mulh */</i>, RISCV::MULH, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3869">3869</th><td>  { <var>2929</var> <i>/* mulhsu */</i>, RISCV::MULHSU, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3870">3870</th><td>  { <var>2936</var> <i>/* mulhu */</i>, RISCV::MULHU, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3871">3871</th><td>  { <var>2942</var> <i>/* mulw */</i>, RISCV::MULW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3872">3872</th><td>  { <var>2947</var> <i>/* mv */</i>, RISCV::ADDI, Convert__Reg1_0__Reg1_1__imm_95_0, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3873">3873</th><td>  { <var>2950</var> <i>/* neg */</i>, RISCV::SUB, Convert__Reg1_0__regX0__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3874">3874</th><td>  { <var>2954</var> <i>/* negw */</i>, RISCV::SUBW, Convert__Reg1_0__regX0__Reg1_1, AMFBS_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3875">3875</th><td>  { <var>2959</var> <i>/* nop */</i>, RISCV::ADDI, Convert__regX0__regX0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="3876">3876</th><td>  { <var>2963</var> <i>/* not */</i>, RISCV::XORI, Convert__Reg1_0__Reg1_1__imm_95__MINUS_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3877">3877</th><td>  { <var>2967</var> <i>/* or */</i>, RISCV::OR, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3878">3878</th><td>  { <var>2967</var> <i>/* or */</i>, RISCV::ORI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3879">3879</th><td>  { <var>2970</var> <i>/* orc */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_31, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3880">3880</th><td>  { <var>2970</var> <i>/* orc */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_63, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3881">3881</th><td>  { <var>2974</var> <i>/* orc.b */</i>, RISCV::ORCB, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbbOrZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3882">3882</th><td>  { <var>2980</var> <i>/* orc.h */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_15, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3883">3883</th><td>  { <var>2986</var> <i>/* orc.n */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_3, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3884">3884</th><td>  { <var>2992</var> <i>/* orc.p */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_1, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3885">3885</th><td>  { <var>2998</var> <i>/* orc.w */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_31, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3886">3886</th><td>  { <var>3004</var> <i>/* orc16 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_16, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3887">3887</th><td>  { <var>3004</var> <i>/* orc16 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_48, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3888">3888</th><td>  { <var>3010</var> <i>/* orc16.w */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_16, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3889">3889</th><td>  { <var>3018</var> <i>/* orc2 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_30, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3890">3890</th><td>  { <var>3018</var> <i>/* orc2 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_62, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3891">3891</th><td>  { <var>3023</var> <i>/* orc2.b */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_6, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3892">3892</th><td>  { <var>3030</var> <i>/* orc2.h */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_14, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3893">3893</th><td>  { <var>3037</var> <i>/* orc2.n */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3894">3894</th><td>  { <var>3044</var> <i>/* orc2.w */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_30, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3895">3895</th><td>  { <var>3051</var> <i>/* orc32 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_32, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3896">3896</th><td>  { <var>3057</var> <i>/* orc4 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_28, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3897">3897</th><td>  { <var>3057</var> <i>/* orc4 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_60, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3898">3898</th><td>  { <var>3062</var> <i>/* orc4.b */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_4, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3899">3899</th><td>  { <var>3069</var> <i>/* orc4.h */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_12, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3900">3900</th><td>  { <var>3076</var> <i>/* orc4.w */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_28, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3901">3901</th><td>  { <var>3083</var> <i>/* orc8 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_24, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3902">3902</th><td>  { <var>3083</var> <i>/* orc8 */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_56, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3903">3903</th><td>  { <var>3088</var> <i>/* orc8.h */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_8, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3904">3904</th><td>  { <var>3095</var> <i>/* orc8.w */</i>, RISCV::GORCI, Convert__Reg1_0__Reg1_1__imm_95_24, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3905">3905</th><td>  { <var>3102</var> <i>/* ori */</i>, RISCV::ORI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="3906">3906</th><td>  { <var>3106</var> <i>/* orn */</i>, RISCV::ORN, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbbOrZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3907">3907</th><td>  { <var>3110</var> <i>/* pack */</i>, RISCV::PACK, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3908">3908</th><td>  { <var>3115</var> <i>/* packh */</i>, RISCV::PACKH, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3909">3909</th><td>  { <var>3121</var> <i>/* packu */</i>, RISCV::PACKU, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3910">3910</th><td>  { <var>3127</var> <i>/* packuw */</i>, RISCV::PACKUW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3911">3911</th><td>  { <var>3134</var> <i>/* packw */</i>, RISCV::PACKW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3912">3912</th><td>  { <var>3140</var> <i>/* rdcycle */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_3072__regX0, AMFBS_None, { MCK_GPR }, },</td></tr>
<tr><th id="3913">3913</th><td>  { <var>3148</var> <i>/* rdcycleh */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_3200__regX0, AMFBS_IsRV32, { MCK_GPR }, },</td></tr>
<tr><th id="3914">3914</th><td>  { <var>3157</var> <i>/* rdinstret */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_3074__regX0, AMFBS_None, { MCK_GPR }, },</td></tr>
<tr><th id="3915">3915</th><td>  { <var>3167</var> <i>/* rdinstreth */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_3202__regX0, AMFBS_IsRV32, { MCK_GPR }, },</td></tr>
<tr><th id="3916">3916</th><td>  { <var>3178</var> <i>/* rdtime */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_3073__regX0, AMFBS_None, { MCK_GPR }, },</td></tr>
<tr><th id="3917">3917</th><td>  { <var>3185</var> <i>/* rdtimeh */</i>, RISCV::CSRRS, Convert__Reg1_0__imm_95_3201__regX0, AMFBS_IsRV32, { MCK_GPR }, },</td></tr>
<tr><th id="3918">3918</th><td>  { <var>3193</var> <i>/* rem */</i>, RISCV::REM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3919">3919</th><td>  { <var>3197</var> <i>/* remu */</i>, RISCV::REMU, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3920">3920</th><td>  { <var>3202</var> <i>/* remuw */</i>, RISCV::REMUW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3921">3921</th><td>  { <var>3208</var> <i>/* remw */</i>, RISCV::REMW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtM_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3922">3922</th><td>  { <var>3213</var> <i>/* ret */</i>, RISCV::JALR, Convert__regX0__regX1__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="3923">3923</th><td>  { <var>3217</var> <i>/* rev */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_31, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3924">3924</th><td>  { <var>3217</var> <i>/* rev */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_63, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3925">3925</th><td>  { <var>3221</var> <i>/* rev.b */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3926">3926</th><td>  { <var>3227</var> <i>/* rev.h */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_15, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3927">3927</th><td>  { <var>3233</var> <i>/* rev.n */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_3, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3928">3928</th><td>  { <var>3239</var> <i>/* rev.p */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_1, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3929">3929</th><td>  { <var>3245</var> <i>/* rev.w */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_31, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3930">3930</th><td>  { <var>3251</var> <i>/* rev16 */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_16, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3931">3931</th><td>  { <var>3251</var> <i>/* rev16 */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_48, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3932">3932</th><td>  { <var>3257</var> <i>/* rev16.w */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_16, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3933">3933</th><td>  { <var>3265</var> <i>/* rev2 */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_30, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3934">3934</th><td>  { <var>3265</var> <i>/* rev2 */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_62, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3935">3935</th><td>  { <var>3270</var> <i>/* rev2.b */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_6, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3936">3936</th><td>  { <var>3277</var> <i>/* rev2.h */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_14, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3937">3937</th><td>  { <var>3284</var> <i>/* rev2.n */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3938">3938</th><td>  { <var>3291</var> <i>/* rev2.w */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_30, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3939">3939</th><td>  { <var>3298</var> <i>/* rev32 */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_32, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3940">3940</th><td>  { <var>3304</var> <i>/* rev4 */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_28, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3941">3941</th><td>  { <var>3304</var> <i>/* rev4 */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_60, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3942">3942</th><td>  { <var>3309</var> <i>/* rev4.b */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_4, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3943">3943</th><td>  { <var>3316</var> <i>/* rev4.h */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_12, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3944">3944</th><td>  { <var>3323</var> <i>/* rev4.w */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_28, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3945">3945</th><td>  { <var>3330</var> <i>/* rev8 */</i>, RISCV::REV8_RV32, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbbOrZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3946">3946</th><td>  { <var>3330</var> <i>/* rev8 */</i>, RISCV::REV8_RV64, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbbOrZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3947">3947</th><td>  { <var>3335</var> <i>/* rev8.h */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_8, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3948">3948</th><td>  { <var>3342</var> <i>/* rev8.w */</i>, RISCV::GREVI, Convert__Reg1_0__Reg1_1__imm_95_24, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3949">3949</th><td>  { <var>3349</var> <i>/* rol */</i>, RISCV::ROL, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbbOrZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3950">3950</th><td>  { <var>3353</var> <i>/* rolw */</i>, RISCV::ROLW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbbOrZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3951">3951</th><td>  { <var>3358</var> <i>/* ror */</i>, RISCV::ROR, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbbOrZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3952">3952</th><td>  { <var>3362</var> <i>/* rori */</i>, RISCV::RORI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_HasStdExtZbbOrZbp, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3953">3953</th><td>  { <var>3367</var> <i>/* roriw */</i>, RISCV::RORIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_HasStdExtZbbOrZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3954">3954</th><td>  { <var>3373</var> <i>/* rorw */</i>, RISCV::RORW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbbOrZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3955">3955</th><td>  { <var>3378</var> <i>/* sb */</i>, RISCV::PseudoSB, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3956">3956</th><td>  { <var>3378</var> <i>/* sb */</i>, RISCV::SB, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3957">3957</th><td>  { <var>3378</var> <i>/* sb */</i>, RISCV::SB, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3958">3958</th><td>  { <var>3381</var> <i>/* sc.d */</i>, RISCV::SC_D, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3959">3959</th><td>  { <var>3386</var> <i>/* sc.d.aq */</i>, RISCV::SC_D_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3960">3960</th><td>  { <var>3394</var> <i>/* sc.d.aqrl */</i>, RISCV::SC_D_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3961">3961</th><td>  { <var>3404</var> <i>/* sc.d.rl */</i>, RISCV::SC_D_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA_IsRV64, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3962">3962</th><td>  { <var>3412</var> <i>/* sc.w */</i>, RISCV::SC_W, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3963">3963</th><td>  { <var>3417</var> <i>/* sc.w.aq */</i>, RISCV::SC_W_AQ, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3964">3964</th><td>  { <var>3425</var> <i>/* sc.w.aqrl */</i>, RISCV::SC_W_AQ_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3965">3965</th><td>  { <var>3435</var> <i>/* sc.w.rl */</i>, RISCV::SC_W_RL, Convert__Reg1_0__AtomicMemOpOperand1_2__Reg1_1, AMFBS_HasStdExtA, { MCK_GPR, MCK_GPR, MCK_AtomicMemOpOperand }, },</td></tr>
<tr><th id="3966">3966</th><td>  { <var>3443</var> <i>/* sd */</i>, RISCV::PseudoSD, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_IsRV64, { MCK_GPR, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3967">3967</th><td>  { <var>3443</var> <i>/* sd */</i>, RISCV::SD, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_IsRV64, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3968">3968</th><td>  { <var>3443</var> <i>/* sd */</i>, RISCV::SD, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_IsRV64, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3969">3969</th><td>  { <var>3446</var> <i>/* seqz */</i>, RISCV::SLTIU, Convert__Reg1_0__Reg1_1__imm_95_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3970">3970</th><td>  { <var>3451</var> <i>/* sext.b */</i>, RISCV::SEXTB, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3971">3971</th><td>  { <var>3451</var> <i>/* sext.b */</i>, RISCV::PseudoSEXT_B, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3972">3972</th><td>  { <var>3458</var> <i>/* sext.h */</i>, RISCV::SEXTH, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbb, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3973">3973</th><td>  { <var>3458</var> <i>/* sext.h */</i>, RISCV::PseudoSEXT_H, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3974">3974</th><td>  { <var>3465</var> <i>/* sext.w */</i>, RISCV::ADDIW, Convert__Reg1_0__Reg1_1__imm_95_0, AMFBS_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3975">3975</th><td>  { <var>3472</var> <i>/* sfence.vma */</i>, RISCV::SFENCE_VMA, Convert__regX0__regX0, AMFBS_None, {  }, },</td></tr>
<tr><th id="3976">3976</th><td>  { <var>3472</var> <i>/* sfence.vma */</i>, RISCV::SFENCE_VMA, Convert__Reg1_0__regX0, AMFBS_None, { MCK_GPR }, },</td></tr>
<tr><th id="3977">3977</th><td>  { <var>3472</var> <i>/* sfence.vma */</i>, RISCV::SFENCE_VMA, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3978">3978</th><td>  { <var>3483</var> <i>/* sgt */</i>, RISCV::SLT, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3979">3979</th><td>  { <var>3487</var> <i>/* sgtu */</i>, RISCV::SLTU, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3980">3980</th><td>  { <var>3492</var> <i>/* sgtz */</i>, RISCV::SLT, Convert__Reg1_0__regX0__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3981">3981</th><td>  { <var>3497</var> <i>/* sh */</i>, RISCV::PseudoSH, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="3982">3982</th><td>  { <var>3497</var> <i>/* sh */</i>, RISCV::SH, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3983">3983</th><td>  { <var>3497</var> <i>/* sh */</i>, RISCV::SH, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="3984">3984</th><td>  { <var>3500</var> <i>/* sh1add */</i>, RISCV::SH1ADD, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZba, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3985">3985</th><td>  { <var>3507</var> <i>/* sh1add.uw */</i>, RISCV::SH1ADDUW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZba_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3986">3986</th><td>  { <var>3517</var> <i>/* sh2add */</i>, RISCV::SH2ADD, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZba, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3987">3987</th><td>  { <var>3524</var> <i>/* sh2add.uw */</i>, RISCV::SH2ADDUW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZba_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3988">3988</th><td>  { <var>3534</var> <i>/* sh3add */</i>, RISCV::SH3ADD, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZba, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3989">3989</th><td>  { <var>3541</var> <i>/* sh3add.uw */</i>, RISCV::SH3ADDUW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZba_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3990">3990</th><td>  { <var>3551</var> <i>/* shfl */</i>, RISCV::SHFL, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3991">3991</th><td>  { <var>3556</var> <i>/* shfli */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__UImmLog2XLenHalf1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLenHalf }, },</td></tr>
<tr><th id="3992">3992</th><td>  { <var>3562</var> <i>/* shflw */</i>, RISCV::SHFLW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3993">3993</th><td>  { <var>3568</var> <i>/* sll */</i>, RISCV::SLL, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3994">3994</th><td>  { <var>3568</var> <i>/* sll */</i>, RISCV::SLLI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3995">3995</th><td>  { <var>3572</var> <i>/* slli */</i>, RISCV::SLLI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3996">3996</th><td>  { <var>3577</var> <i>/* slli.uw */</i>, RISCV::SLLIUW, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_HasStdExtZba_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="3997">3997</th><td>  { <var>3585</var> <i>/* slliw */</i>, RISCV::SLLIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="3998">3998</th><td>  { <var>3591</var> <i>/* sllw */</i>, RISCV::SLLW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="3999">3999</th><td>  { <var>3591</var> <i>/* sllw */</i>, RISCV::SLLIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="4000">4000</th><td>  { <var>3596</var> <i>/* slt */</i>, RISCV::SLT, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4001">4001</th><td>  { <var>3596</var> <i>/* slt */</i>, RISCV::SLTI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="4002">4002</th><td>  { <var>3600</var> <i>/* slti */</i>, RISCV::SLTI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="4003">4003</th><td>  { <var>3605</var> <i>/* sltiu */</i>, RISCV::SLTIU, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="4004">4004</th><td>  { <var>3611</var> <i>/* sltu */</i>, RISCV::SLTU, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4005">4005</th><td>  { <var>3611</var> <i>/* sltu */</i>, RISCV::SLTIU, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="4006">4006</th><td>  { <var>3616</var> <i>/* sltz */</i>, RISCV::SLT, Convert__Reg1_0__Reg1_1__regX0, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4007">4007</th><td>  { <var>3621</var> <i>/* snez */</i>, RISCV::SLTU, Convert__Reg1_0__regX0__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4008">4008</th><td>  { <var>3626</var> <i>/* sra */</i>, RISCV::SRA, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4009">4009</th><td>  { <var>3626</var> <i>/* sra */</i>, RISCV::SRAI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="4010">4010</th><td>  { <var>3630</var> <i>/* srai */</i>, RISCV::SRAI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="4011">4011</th><td>  { <var>3635</var> <i>/* sraiw */</i>, RISCV::SRAIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="4012">4012</th><td>  { <var>3641</var> <i>/* sraw */</i>, RISCV::SRAW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4013">4013</th><td>  { <var>3641</var> <i>/* sraw */</i>, RISCV::SRAIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="4014">4014</th><td>  { <var>3646</var> <i>/* sret */</i>, RISCV::SRET, Convert__imm_95_0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="4015">4015</th><td>  { <var>3651</var> <i>/* srl */</i>, RISCV::SRL, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4016">4016</th><td>  { <var>3651</var> <i>/* srl */</i>, RISCV::SRLI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="4017">4017</th><td>  { <var>3655</var> <i>/* srli */</i>, RISCV::SRLI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },</td></tr>
<tr><th id="4018">4018</th><td>  { <var>3660</var> <i>/* srliw */</i>, RISCV::SRLIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="4019">4019</th><td>  { <var>3666</var> <i>/* srlw */</i>, RISCV::SRLW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4020">4020</th><td>  { <var>3666</var> <i>/* srlw */</i>, RISCV::SRLIW, Convert__Reg1_0__Reg1_1__UImm51_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_UImm5 }, },</td></tr>
<tr><th id="4021">4021</th><td>  { <var>3671</var> <i>/* sub */</i>, RISCV::SUB, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4022">4022</th><td>  { <var>3675</var> <i>/* subw */</i>, RISCV::SUBW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4023">4023</th><td>  { <var>3680</var> <i>/* sw */</i>, RISCV::PseudoSW, Convert__Reg1_0__Reg1_2__BareSymbol1_1, AMFBS_None, { MCK_GPR, MCK_BareSymbol, MCK_GPR }, },</td></tr>
<tr><th id="4024">4024</th><td>  { <var>3680</var> <i>/* sw */</i>, RISCV::SW, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4025">4025</th><td>  { <var>3680</var> <i>/* sw */</i>, RISCV::SW, Convert__Reg1_0__Reg1_3__SImm121_1, AMFBS_None, { MCK_GPR, MCK_SImm12, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4026">4026</th><td>  { <var>3683</var> <i>/* tail */</i>, RISCV::PseudoTAIL, Convert__CallSymbol1_0, AMFBS_None, { MCK_CallSymbol }, },</td></tr>
<tr><th id="4027">4027</th><td>  { <var>3688</var> <i>/* unimp */</i>, RISCV::UNIMP, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="4028">4028</th><td>  { <var>3694</var> <i>/* unshfl */</i>, RISCV::UNSHFL, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4029">4029</th><td>  { <var>3701</var> <i>/* unshfli */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__UImmLog2XLenHalf1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLenHalf }, },</td></tr>
<tr><th id="4030">4030</th><td>  { <var>3709</var> <i>/* unshflw */</i>, RISCV::UNSHFLW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4031">4031</th><td>  { <var>3717</var> <i>/* unzip */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_15, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4032">4032</th><td>  { <var>3717</var> <i>/* unzip */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_31, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4033">4033</th><td>  { <var>3723</var> <i>/* unzip.b */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_3, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4034">4034</th><td>  { <var>3731</var> <i>/* unzip.h */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4035">4035</th><td>  { <var>3739</var> <i>/* unzip.n */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_1, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4036">4036</th><td>  { <var>3747</var> <i>/* unzip.w */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_15, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4037">4037</th><td>  { <var>3755</var> <i>/* unzip16 */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_16, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4038">4038</th><td>  { <var>3763</var> <i>/* unzip2 */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_14, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4039">4039</th><td>  { <var>3763</var> <i>/* unzip2 */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_30, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4040">4040</th><td>  { <var>3770</var> <i>/* unzip2.b */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4041">4041</th><td>  { <var>3779</var> <i>/* unzip2.h */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_6, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4042">4042</th><td>  { <var>3788</var> <i>/* unzip2.w */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_14, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4043">4043</th><td>  { <var>3797</var> <i>/* unzip4 */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_12, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4044">4044</th><td>  { <var>3797</var> <i>/* unzip4 */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_28, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4045">4045</th><td>  { <var>3804</var> <i>/* unzip4.h */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_4, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4046">4046</th><td>  { <var>3813</var> <i>/* unzip4.w */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_12, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4047">4047</th><td>  { <var>3822</var> <i>/* unzip8 */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_8, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4048">4048</th><td>  { <var>3822</var> <i>/* unzip8 */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_24, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4049">4049</th><td>  { <var>3829</var> <i>/* unzip8.w */</i>, RISCV::UNSHFLI, Convert__Reg1_0__Reg1_1__imm_95_8, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4050">4050</th><td>  { <var>3838</var> <i>/* uret */</i>, RISCV::URET, Convert__imm_95_0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="4051">4051</th><td>  { <var>3843</var> <i>/* vaadd.vv */</i>, RISCV::VAADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4052">4052</th><td>  { <var>3852</var> <i>/* vaadd.vx */</i>, RISCV::VAADD_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4053">4053</th><td>  { <var>3861</var> <i>/* vaaddu.vv */</i>, RISCV::VAADDU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4054">4054</th><td>  { <var>3871</var> <i>/* vaaddu.vx */</i>, RISCV::VAADDU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4055">4055</th><td>  { <var>3881</var> <i>/* vadc.vim */</i>, RISCV::VADC_VIM, Convert__Reg1_0__Reg1_1__SImm51_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_VMV0 }, },</td></tr>
<tr><th id="4056">4056</th><td>  { <var>3890</var> <i>/* vadc.vvm */</i>, RISCV::VADC_VVM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_VMV0 }, },</td></tr>
<tr><th id="4057">4057</th><td>  { <var>3899</var> <i>/* vadc.vxm */</i>, RISCV::VADC_VXM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_VMV0 }, },</td></tr>
<tr><th id="4058">4058</th><td>  { <var>3908</var> <i>/* vadd.vi */</i>, RISCV::VADD_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4059">4059</th><td>  { <var>3916</var> <i>/* vadd.vv */</i>, RISCV::VADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4060">4060</th><td>  { <var>3924</var> <i>/* vadd.vx */</i>, RISCV::VADD_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4061">4061</th><td>  { <var>3932</var> <i>/* vamoaddei16.v */</i>, RISCV::VAMOADDEI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4062">4062</th><td>  { <var>3932</var> <i>/* vamoaddei16.v */</i>, RISCV::VAMOADDEI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4063">4063</th><td>  { <var>3946</var> <i>/* vamoaddei32.v */</i>, RISCV::VAMOADDEI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4064">4064</th><td>  { <var>3946</var> <i>/* vamoaddei32.v */</i>, RISCV::VAMOADDEI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4065">4065</th><td>  { <var>3960</var> <i>/* vamoaddei64.v */</i>, RISCV::VAMOADDEI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4066">4066</th><td>  { <var>3960</var> <i>/* vamoaddei64.v */</i>, RISCV::VAMOADDEI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4067">4067</th><td>  { <var>3974</var> <i>/* vamoaddei8.v */</i>, RISCV::VAMOADDEI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4068">4068</th><td>  { <var>3974</var> <i>/* vamoaddei8.v */</i>, RISCV::VAMOADDEI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4069">4069</th><td>  { <var>3987</var> <i>/* vamoandei16.v */</i>, RISCV::VAMOANDEI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4070">4070</th><td>  { <var>3987</var> <i>/* vamoandei16.v */</i>, RISCV::VAMOANDEI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4071">4071</th><td>  { <var>4001</var> <i>/* vamoandei32.v */</i>, RISCV::VAMOANDEI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4072">4072</th><td>  { <var>4001</var> <i>/* vamoandei32.v */</i>, RISCV::VAMOANDEI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4073">4073</th><td>  { <var>4015</var> <i>/* vamoandei64.v */</i>, RISCV::VAMOANDEI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4074">4074</th><td>  { <var>4015</var> <i>/* vamoandei64.v */</i>, RISCV::VAMOANDEI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4075">4075</th><td>  { <var>4029</var> <i>/* vamoandei8.v */</i>, RISCV::VAMOANDEI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4076">4076</th><td>  { <var>4029</var> <i>/* vamoandei8.v */</i>, RISCV::VAMOANDEI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4077">4077</th><td>  { <var>4042</var> <i>/* vamomaxei16.v */</i>, RISCV::VAMOMAXEI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4078">4078</th><td>  { <var>4042</var> <i>/* vamomaxei16.v */</i>, RISCV::VAMOMAXEI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4079">4079</th><td>  { <var>4056</var> <i>/* vamomaxei32.v */</i>, RISCV::VAMOMAXEI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4080">4080</th><td>  { <var>4056</var> <i>/* vamomaxei32.v */</i>, RISCV::VAMOMAXEI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4081">4081</th><td>  { <var>4070</var> <i>/* vamomaxei64.v */</i>, RISCV::VAMOMAXEI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4082">4082</th><td>  { <var>4070</var> <i>/* vamomaxei64.v */</i>, RISCV::VAMOMAXEI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4083">4083</th><td>  { <var>4084</var> <i>/* vamomaxei8.v */</i>, RISCV::VAMOMAXEI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4084">4084</th><td>  { <var>4084</var> <i>/* vamomaxei8.v */</i>, RISCV::VAMOMAXEI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4085">4085</th><td>  { <var>4097</var> <i>/* vamomaxuei16.v */</i>, RISCV::VAMOMAXUEI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4086">4086</th><td>  { <var>4097</var> <i>/* vamomaxuei16.v */</i>, RISCV::VAMOMAXUEI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4087">4087</th><td>  { <var>4112</var> <i>/* vamomaxuei32.v */</i>, RISCV::VAMOMAXUEI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4088">4088</th><td>  { <var>4112</var> <i>/* vamomaxuei32.v */</i>, RISCV::VAMOMAXUEI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4089">4089</th><td>  { <var>4127</var> <i>/* vamomaxuei64.v */</i>, RISCV::VAMOMAXUEI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4090">4090</th><td>  { <var>4127</var> <i>/* vamomaxuei64.v */</i>, RISCV::VAMOMAXUEI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4091">4091</th><td>  { <var>4142</var> <i>/* vamomaxuei8.v */</i>, RISCV::VAMOMAXUEI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4092">4092</th><td>  { <var>4142</var> <i>/* vamomaxuei8.v */</i>, RISCV::VAMOMAXUEI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4093">4093</th><td>  { <var>4156</var> <i>/* vamominei16.v */</i>, RISCV::VAMOMINEI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4094">4094</th><td>  { <var>4156</var> <i>/* vamominei16.v */</i>, RISCV::VAMOMINEI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4095">4095</th><td>  { <var>4170</var> <i>/* vamominei32.v */</i>, RISCV::VAMOMINEI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4096">4096</th><td>  { <var>4170</var> <i>/* vamominei32.v */</i>, RISCV::VAMOMINEI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4097">4097</th><td>  { <var>4184</var> <i>/* vamominei64.v */</i>, RISCV::VAMOMINEI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4098">4098</th><td>  { <var>4184</var> <i>/* vamominei64.v */</i>, RISCV::VAMOMINEI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4099">4099</th><td>  { <var>4198</var> <i>/* vamominei8.v */</i>, RISCV::VAMOMINEI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4100">4100</th><td>  { <var>4198</var> <i>/* vamominei8.v */</i>, RISCV::VAMOMINEI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4101">4101</th><td>  { <var>4211</var> <i>/* vamominuei16.v */</i>, RISCV::VAMOMINUEI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4102">4102</th><td>  { <var>4211</var> <i>/* vamominuei16.v */</i>, RISCV::VAMOMINUEI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4103">4103</th><td>  { <var>4226</var> <i>/* vamominuei32.v */</i>, RISCV::VAMOMINUEI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4104">4104</th><td>  { <var>4226</var> <i>/* vamominuei32.v */</i>, RISCV::VAMOMINUEI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4105">4105</th><td>  { <var>4241</var> <i>/* vamominuei64.v */</i>, RISCV::VAMOMINUEI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4106">4106</th><td>  { <var>4241</var> <i>/* vamominuei64.v */</i>, RISCV::VAMOMINUEI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4107">4107</th><td>  { <var>4256</var> <i>/* vamominuei8.v */</i>, RISCV::VAMOMINUEI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4108">4108</th><td>  { <var>4256</var> <i>/* vamominuei8.v */</i>, RISCV::VAMOMINUEI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4109">4109</th><td>  { <var>4270</var> <i>/* vamoorei16.v */</i>, RISCV::VAMOOREI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4110">4110</th><td>  { <var>4270</var> <i>/* vamoorei16.v */</i>, RISCV::VAMOOREI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4111">4111</th><td>  { <var>4283</var> <i>/* vamoorei32.v */</i>, RISCV::VAMOOREI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4112">4112</th><td>  { <var>4283</var> <i>/* vamoorei32.v */</i>, RISCV::VAMOOREI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4113">4113</th><td>  { <var>4296</var> <i>/* vamoorei64.v */</i>, RISCV::VAMOOREI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4114">4114</th><td>  { <var>4296</var> <i>/* vamoorei64.v */</i>, RISCV::VAMOOREI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4115">4115</th><td>  { <var>4309</var> <i>/* vamoorei8.v */</i>, RISCV::VAMOOREI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4116">4116</th><td>  { <var>4309</var> <i>/* vamoorei8.v */</i>, RISCV::VAMOOREI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4117">4117</th><td>  { <var>4321</var> <i>/* vamoswapei16.v */</i>, RISCV::VAMOSWAPEI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4118">4118</th><td>  { <var>4321</var> <i>/* vamoswapei16.v */</i>, RISCV::VAMOSWAPEI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4119">4119</th><td>  { <var>4336</var> <i>/* vamoswapei32.v */</i>, RISCV::VAMOSWAPEI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4120">4120</th><td>  { <var>4336</var> <i>/* vamoswapei32.v */</i>, RISCV::VAMOSWAPEI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4121">4121</th><td>  { <var>4351</var> <i>/* vamoswapei64.v */</i>, RISCV::VAMOSWAPEI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4122">4122</th><td>  { <var>4351</var> <i>/* vamoswapei64.v */</i>, RISCV::VAMOSWAPEI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4123">4123</th><td>  { <var>4366</var> <i>/* vamoswapei8.v */</i>, RISCV::VAMOSWAPEI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4124">4124</th><td>  { <var>4366</var> <i>/* vamoswapei8.v */</i>, RISCV::VAMOSWAPEI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4125">4125</th><td>  { <var>4380</var> <i>/* vamoxorei16.v */</i>, RISCV::VAMOXOREI16_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4126">4126</th><td>  { <var>4380</var> <i>/* vamoxorei16.v */</i>, RISCV::VAMOXOREI16_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4127">4127</th><td>  { <var>4394</var> <i>/* vamoxorei32.v */</i>, RISCV::VAMOXOREI32_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4128">4128</th><td>  { <var>4394</var> <i>/* vamoxorei32.v */</i>, RISCV::VAMOXOREI32_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4129">4129</th><td>  { <var>4408</var> <i>/* vamoxorei64.v */</i>, RISCV::VAMOXOREI64_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4130">4130</th><td>  { <var>4408</var> <i>/* vamoxorei64.v */</i>, RISCV::VAMOXOREI64_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4131">4131</th><td>  { <var>4422</var> <i>/* vamoxorei8.v */</i>, RISCV::VAMOXOREI8_UNWD, Convert__Reg1_2__Reg1_4__Reg1_5__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_GPRX0, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4132">4132</th><td>  { <var>4422</var> <i>/* vamoxorei8.v */</i>, RISCV::VAMOXOREI8_WD, Convert__Reg1_0__Reg1_2__Reg1_4__Tie0_1_6__RVVMaskRegOpOperand1_6, AMFBS_HasStdExtZvamo_HasStdExtA, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4133">4133</th><td>  { <var>4435</var> <i>/* vand.vi */</i>, RISCV::VAND_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4134">4134</th><td>  { <var>4443</var> <i>/* vand.vv */</i>, RISCV::VAND_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4135">4135</th><td>  { <var>4451</var> <i>/* vand.vx */</i>, RISCV::VAND_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4136">4136</th><td>  { <var>4459</var> <i>/* vasub.vv */</i>, RISCV::VASUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4137">4137</th><td>  { <var>4468</var> <i>/* vasub.vx */</i>, RISCV::VASUB_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4138">4138</th><td>  { <var>4477</var> <i>/* vasubu.vv */</i>, RISCV::VASUBU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4139">4139</th><td>  { <var>4487</var> <i>/* vasubu.vx */</i>, RISCV::VASUBU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4140">4140</th><td>  { <var>4497</var> <i>/* vcompress.vm */</i>, RISCV::VCOMPRESS_VM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4141">4141</th><td>  { <var>4510</var> <i>/* vdiv.vv */</i>, RISCV::VDIV_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4142">4142</th><td>  { <var>4518</var> <i>/* vdiv.vx */</i>, RISCV::VDIV_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4143">4143</th><td>  { <var>4526</var> <i>/* vdivu.vv */</i>, RISCV::VDIVU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4144">4144</th><td>  { <var>4535</var> <i>/* vdivu.vx */</i>, RISCV::VDIVU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4145">4145</th><td>  { <var>4544</var> <i>/* vfadd.vf */</i>, RISCV::VFADD_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4146">4146</th><td>  { <var>4553</var> <i>/* vfadd.vv */</i>, RISCV::VFADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4147">4147</th><td>  { <var>4562</var> <i>/* vfclass.v */</i>, RISCV::VFCLASS_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4148">4148</th><td>  { <var>4572</var> <i>/* vfcvt.f.x.v */</i>, RISCV::VFCVT_F_X_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4149">4149</th><td>  { <var>4584</var> <i>/* vfcvt.f.xu.v */</i>, RISCV::VFCVT_F_XU_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4150">4150</th><td>  { <var>4597</var> <i>/* vfcvt.rtz.x.f.v */</i>, RISCV::VFCVT_RTZ_X_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4151">4151</th><td>  { <var>4613</var> <i>/* vfcvt.rtz.xu.f.v */</i>, RISCV::VFCVT_RTZ_XU_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4152">4152</th><td>  { <var>4630</var> <i>/* vfcvt.x.f.v */</i>, RISCV::VFCVT_X_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4153">4153</th><td>  { <var>4642</var> <i>/* vfcvt.xu.f.v */</i>, RISCV::VFCVT_XU_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4154">4154</th><td>  { <var>4655</var> <i>/* vfdiv.vf */</i>, RISCV::VFDIV_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4155">4155</th><td>  { <var>4664</var> <i>/* vfdiv.vv */</i>, RISCV::VFDIV_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4156">4156</th><td>  { <var>4673</var> <i>/* vfirst.m */</i>, RISCV::VFIRST_M, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4157">4157</th><td>  { <var>4682</var> <i>/* vfmacc.vf */</i>, RISCV::VFMACC_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4158">4158</th><td>  { <var>4692</var> <i>/* vfmacc.vv */</i>, RISCV::VFMACC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4159">4159</th><td>  { <var>4702</var> <i>/* vfmadd.vf */</i>, RISCV::VFMADD_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4160">4160</th><td>  { <var>4712</var> <i>/* vfmadd.vv */</i>, RISCV::VFMADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4161">4161</th><td>  { <var>4722</var> <i>/* vfmax.vf */</i>, RISCV::VFMAX_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4162">4162</th><td>  { <var>4731</var> <i>/* vfmax.vv */</i>, RISCV::VFMAX_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4163">4163</th><td>  { <var>4740</var> <i>/* vfmerge.vfm */</i>, RISCV::VFMERGE_VFM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_VMV0 }, },</td></tr>
<tr><th id="4164">4164</th><td>  { <var>4752</var> <i>/* vfmin.vf */</i>, RISCV::VFMIN_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4165">4165</th><td>  { <var>4761</var> <i>/* vfmin.vv */</i>, RISCV::VFMIN_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4166">4166</th><td>  { <var>4770</var> <i>/* vfmsac.vf */</i>, RISCV::VFMSAC_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4167">4167</th><td>  { <var>4780</var> <i>/* vfmsac.vv */</i>, RISCV::VFMSAC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4168">4168</th><td>  { <var>4790</var> <i>/* vfmsub.vf */</i>, RISCV::VFMSUB_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4169">4169</th><td>  { <var>4800</var> <i>/* vfmsub.vv */</i>, RISCV::VFMSUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4170">4170</th><td>  { <var>4810</var> <i>/* vfmul.vf */</i>, RISCV::VFMUL_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4171">4171</th><td>  { <var>4819</var> <i>/* vfmul.vv */</i>, RISCV::VFMUL_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4172">4172</th><td>  { <var>4828</var> <i>/* vfmv.f.s */</i>, RISCV::VFMV_F_S, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV_HasStdExtF, { MCK_FPR32, MCK_VR }, },</td></tr>
<tr><th id="4173">4173</th><td>  { <var>4837</var> <i>/* vfmv.s.f */</i>, RISCV::VFMV_S_F, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32 }, },</td></tr>
<tr><th id="4174">4174</th><td>  { <var>4846</var> <i>/* vfmv.v.f */</i>, RISCV::VFMV_V_F, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32 }, },</td></tr>
<tr><th id="4175">4175</th><td>  { <var>4855</var> <i>/* vfncvt.f.f.w */</i>, RISCV::VFNCVT_F_F_W, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4176">4176</th><td>  { <var>4868</var> <i>/* vfncvt.f.x.w */</i>, RISCV::VFNCVT_F_X_W, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4177">4177</th><td>  { <var>4881</var> <i>/* vfncvt.f.xu.w */</i>, RISCV::VFNCVT_F_XU_W, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4178">4178</th><td>  { <var>4895</var> <i>/* vfncvt.rod.f.f.w */</i>, RISCV::VFNCVT_ROD_F_F_W, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4179">4179</th><td>  { <var>4912</var> <i>/* vfncvt.rtz.x.f.w */</i>, RISCV::VFNCVT_RTZ_X_F_W, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4180">4180</th><td>  { <var>4929</var> <i>/* vfncvt.rtz.xu.f.w */</i>, RISCV::VFNCVT_RTZ_XU_F_W, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4181">4181</th><td>  { <var>4947</var> <i>/* vfncvt.x.f.w */</i>, RISCV::VFNCVT_X_F_W, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4182">4182</th><td>  { <var>4960</var> <i>/* vfncvt.xu.f.w */</i>, RISCV::VFNCVT_XU_F_W, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4183">4183</th><td>  { <var>4974</var> <i>/* vfneg.v */</i>, RISCV::VFSGNJN_VV, Convert__Reg1_0__Reg1_1__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4184">4184</th><td>  { <var>4982</var> <i>/* vfnmacc.vf */</i>, RISCV::VFNMACC_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4185">4185</th><td>  { <var>4993</var> <i>/* vfnmacc.vv */</i>, RISCV::VFNMACC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4186">4186</th><td>  { <var>5004</var> <i>/* vfnmadd.vf */</i>, RISCV::VFNMADD_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4187">4187</th><td>  { <var>5015</var> <i>/* vfnmadd.vv */</i>, RISCV::VFNMADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4188">4188</th><td>  { <var>5026</var> <i>/* vfnmsac.vf */</i>, RISCV::VFNMSAC_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4189">4189</th><td>  { <var>5037</var> <i>/* vfnmsac.vv */</i>, RISCV::VFNMSAC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4190">4190</th><td>  { <var>5048</var> <i>/* vfnmsub.vf */</i>, RISCV::VFNMSUB_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4191">4191</th><td>  { <var>5059</var> <i>/* vfnmsub.vv */</i>, RISCV::VFNMSUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4192">4192</th><td>  { <var>5070</var> <i>/* vfrdiv.vf */</i>, RISCV::VFRDIV_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4193">4193</th><td>  { <var>5080</var> <i>/* vfrec7.v */</i>, RISCV::VFREC7_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4194">4194</th><td>  { <var>5089</var> <i>/* vfredmax.vs */</i>, RISCV::VFREDMAX_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4195">4195</th><td>  { <var>5101</var> <i>/* vfredmin.vs */</i>, RISCV::VFREDMIN_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4196">4196</th><td>  { <var>5113</var> <i>/* vfredosum.vs */</i>, RISCV::VFREDOSUM_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4197">4197</th><td>  { <var>5126</var> <i>/* vfredsum.vs */</i>, RISCV::VFREDSUM_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4198">4198</th><td>  { <var>5138</var> <i>/* vfrsqrt7.v */</i>, RISCV::VFRSQRT7_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4199">4199</th><td>  { <var>5149</var> <i>/* vfrsub.vf */</i>, RISCV::VFRSUB_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4200">4200</th><td>  { <var>5159</var> <i>/* vfsgnj.vf */</i>, RISCV::VFSGNJ_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4201">4201</th><td>  { <var>5169</var> <i>/* vfsgnj.vv */</i>, RISCV::VFSGNJ_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4202">4202</th><td>  { <var>5179</var> <i>/* vfsgnjn.vf */</i>, RISCV::VFSGNJN_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4203">4203</th><td>  { <var>5190</var> <i>/* vfsgnjn.vv */</i>, RISCV::VFSGNJN_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4204">4204</th><td>  { <var>5201</var> <i>/* vfsgnjx.vf */</i>, RISCV::VFSGNJX_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4205">4205</th><td>  { <var>5212</var> <i>/* vfsgnjx.vv */</i>, RISCV::VFSGNJX_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4206">4206</th><td>  { <var>5223</var> <i>/* vfslide1down.vf */</i>, RISCV::VFSLIDE1DOWN_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4207">4207</th><td>  { <var>5239</var> <i>/* vfslide1up.vf */</i>, RISCV::VFSLIDE1UP_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4208">4208</th><td>  { <var>5253</var> <i>/* vfsqrt.v */</i>, RISCV::VFSQRT_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4209">4209</th><td>  { <var>5262</var> <i>/* vfsub.vf */</i>, RISCV::VFSUB_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4210">4210</th><td>  { <var>5271</var> <i>/* vfsub.vv */</i>, RISCV::VFSUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4211">4211</th><td>  { <var>5280</var> <i>/* vfwadd.vf */</i>, RISCV::VFWADD_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4212">4212</th><td>  { <var>5290</var> <i>/* vfwadd.vv */</i>, RISCV::VFWADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4213">4213</th><td>  { <var>5300</var> <i>/* vfwadd.wf */</i>, RISCV::VFWADD_WF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4214">4214</th><td>  { <var>5310</var> <i>/* vfwadd.wv */</i>, RISCV::VFWADD_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4215">4215</th><td>  { <var>5320</var> <i>/* vfwcvt.f.f.v */</i>, RISCV::VFWCVT_F_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4216">4216</th><td>  { <var>5333</var> <i>/* vfwcvt.f.x.v */</i>, RISCV::VFWCVT_F_X_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4217">4217</th><td>  { <var>5346</var> <i>/* vfwcvt.f.xu.v */</i>, RISCV::VFWCVT_F_XU_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4218">4218</th><td>  { <var>5360</var> <i>/* vfwcvt.rtz.x.f.v */</i>, RISCV::VFWCVT_RTZ_X_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4219">4219</th><td>  { <var>5377</var> <i>/* vfwcvt.rtz.xu.f.v */</i>, RISCV::VFWCVT_RTZ_XU_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4220">4220</th><td>  { <var>5395</var> <i>/* vfwcvt.x.f.v */</i>, RISCV::VFWCVT_X_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4221">4221</th><td>  { <var>5408</var> <i>/* vfwcvt.xu.f.v */</i>, RISCV::VFWCVT_XU_F_V, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4222">4222</th><td>  { <var>5422</var> <i>/* vfwmacc.vf */</i>, RISCV::VFWMACC_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4223">4223</th><td>  { <var>5433</var> <i>/* vfwmacc.vv */</i>, RISCV::VFWMACC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4224">4224</th><td>  { <var>5444</var> <i>/* vfwmsac.vf */</i>, RISCV::VFWMSAC_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4225">4225</th><td>  { <var>5455</var> <i>/* vfwmsac.vv */</i>, RISCV::VFWMSAC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4226">4226</th><td>  { <var>5466</var> <i>/* vfwmul.vf */</i>, RISCV::VFWMUL_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4227">4227</th><td>  { <var>5476</var> <i>/* vfwmul.vv */</i>, RISCV::VFWMUL_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4228">4228</th><td>  { <var>5486</var> <i>/* vfwnmacc.vf */</i>, RISCV::VFWNMACC_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4229">4229</th><td>  { <var>5498</var> <i>/* vfwnmacc.vv */</i>, RISCV::VFWNMACC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4230">4230</th><td>  { <var>5510</var> <i>/* vfwnmsac.vf */</i>, RISCV::VFWNMSAC_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_FPR32, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4231">4231</th><td>  { <var>5522</var> <i>/* vfwnmsac.vv */</i>, RISCV::VFWNMSAC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4232">4232</th><td>  { <var>5534</var> <i>/* vfwredosum.vs */</i>, RISCV::VFWREDOSUM_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4233">4233</th><td>  { <var>5548</var> <i>/* vfwredsum.vs */</i>, RISCV::VFWREDSUM_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4234">4234</th><td>  { <var>5561</var> <i>/* vfwsub.vf */</i>, RISCV::VFWSUB_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4235">4235</th><td>  { <var>5571</var> <i>/* vfwsub.vv */</i>, RISCV::VFWSUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4236">4236</th><td>  { <var>5581</var> <i>/* vfwsub.wf */</i>, RISCV::VFWSUB_WF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4237">4237</th><td>  { <var>5591</var> <i>/* vfwsub.wv */</i>, RISCV::VFWSUB_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4238">4238</th><td>  { <var>5601</var> <i>/* vid.v */</i>, RISCV::VID_V, Convert__Reg1_0__RVVMaskRegOpOperand1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4239">4239</th><td>  { <var>5607</var> <i>/* viota.m */</i>, RISCV::VIOTA_M, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4240">4240</th><td>  { <var>5615</var> <i>/* vl1r.v */</i>, RISCV::VL1RE8_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4241">4241</th><td>  { <var>5622</var> <i>/* vl1re16.v */</i>, RISCV::VL1RE16_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4242">4242</th><td>  { <var>5632</var> <i>/* vl1re32.v */</i>, RISCV::VL1RE32_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4243">4243</th><td>  { <var>5642</var> <i>/* vl1re64.v */</i>, RISCV::VL1RE64_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4244">4244</th><td>  { <var>5652</var> <i>/* vl1re8.v */</i>, RISCV::VL1RE8_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4245">4245</th><td>  { <var>5661</var> <i>/* vl2r.v */</i>, RISCV::VL2RE8_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4246">4246</th><td>  { <var>5668</var> <i>/* vl2re16.v */</i>, RISCV::VL2RE16_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4247">4247</th><td>  { <var>5678</var> <i>/* vl2re32.v */</i>, RISCV::VL2RE32_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4248">4248</th><td>  { <var>5688</var> <i>/* vl2re64.v */</i>, RISCV::VL2RE64_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4249">4249</th><td>  { <var>5698</var> <i>/* vl2re8.v */</i>, RISCV::VL2RE8_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4250">4250</th><td>  { <var>5707</var> <i>/* vl4r.v */</i>, RISCV::VL4RE8_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4251">4251</th><td>  { <var>5714</var> <i>/* vl4re16.v */</i>, RISCV::VL4RE16_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4252">4252</th><td>  { <var>5724</var> <i>/* vl4re32.v */</i>, RISCV::VL4RE32_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4253">4253</th><td>  { <var>5734</var> <i>/* vl4re64.v */</i>, RISCV::VL4RE64_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4254">4254</th><td>  { <var>5744</var> <i>/* vl4re8.v */</i>, RISCV::VL4RE8_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4255">4255</th><td>  { <var>5753</var> <i>/* vl8r.v */</i>, RISCV::VL8RE8_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4256">4256</th><td>  { <var>5760</var> <i>/* vl8re16.v */</i>, RISCV::VL8RE16_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4257">4257</th><td>  { <var>5770</var> <i>/* vl8re32.v */</i>, RISCV::VL8RE32_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4258">4258</th><td>  { <var>5780</var> <i>/* vl8re64.v */</i>, RISCV::VL8RE64_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4259">4259</th><td>  { <var>5790</var> <i>/* vl8re8.v */</i>, RISCV::VL8RE8_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4260">4260</th><td>  { <var>5799</var> <i>/* vle1.v */</i>, RISCV::VLE1_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4261">4261</th><td>  { <var>5806</var> <i>/* vle16.v */</i>, RISCV::VLE16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4262">4262</th><td>  { <var>5814</var> <i>/* vle16ff.v */</i>, RISCV::VLE16FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4263">4263</th><td>  { <var>5824</var> <i>/* vle32.v */</i>, RISCV::VLE32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4264">4264</th><td>  { <var>5832</var> <i>/* vle32ff.v */</i>, RISCV::VLE32FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4265">4265</th><td>  { <var>5842</var> <i>/* vle64.v */</i>, RISCV::VLE64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4266">4266</th><td>  { <var>5850</var> <i>/* vle64ff.v */</i>, RISCV::VLE64FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4267">4267</th><td>  { <var>5860</var> <i>/* vle8.v */</i>, RISCV::VLE8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4268">4268</th><td>  { <var>5867</var> <i>/* vle8ff.v */</i>, RISCV::VLE8FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4269">4269</th><td>  { <var>5876</var> <i>/* vloxei16.v */</i>, RISCV::VLOXEI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4270">4270</th><td>  { <var>5887</var> <i>/* vloxei32.v */</i>, RISCV::VLOXEI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4271">4271</th><td>  { <var>5898</var> <i>/* vloxei64.v */</i>, RISCV::VLOXEI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4272">4272</th><td>  { <var>5909</var> <i>/* vloxei8.v */</i>, RISCV::VLOXEI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4273">4273</th><td>  { <var>5919</var> <i>/* vloxseg2ei16.v */</i>, RISCV::VLOXSEG2EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4274">4274</th><td>  { <var>5934</var> <i>/* vloxseg2ei32.v */</i>, RISCV::VLOXSEG2EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4275">4275</th><td>  { <var>5949</var> <i>/* vloxseg2ei64.v */</i>, RISCV::VLOXSEG2EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4276">4276</th><td>  { <var>5964</var> <i>/* vloxseg2ei8.v */</i>, RISCV::VLOXSEG2EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4277">4277</th><td>  { <var>5978</var> <i>/* vloxseg3ei16.v */</i>, RISCV::VLOXSEG3EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4278">4278</th><td>  { <var>5993</var> <i>/* vloxseg3ei32.v */</i>, RISCV::VLOXSEG3EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4279">4279</th><td>  { <var>6008</var> <i>/* vloxseg3ei64.v */</i>, RISCV::VLOXSEG3EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4280">4280</th><td>  { <var>6023</var> <i>/* vloxseg3ei8.v */</i>, RISCV::VLOXSEG3EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4281">4281</th><td>  { <var>6037</var> <i>/* vloxseg4ei16.v */</i>, RISCV::VLOXSEG4EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4282">4282</th><td>  { <var>6052</var> <i>/* vloxseg4ei32.v */</i>, RISCV::VLOXSEG4EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4283">4283</th><td>  { <var>6067</var> <i>/* vloxseg4ei64.v */</i>, RISCV::VLOXSEG4EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4284">4284</th><td>  { <var>6082</var> <i>/* vloxseg4ei8.v */</i>, RISCV::VLOXSEG4EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4285">4285</th><td>  { <var>6096</var> <i>/* vloxseg5ei16.v */</i>, RISCV::VLOXSEG5EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4286">4286</th><td>  { <var>6111</var> <i>/* vloxseg5ei32.v */</i>, RISCV::VLOXSEG5EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4287">4287</th><td>  { <var>6126</var> <i>/* vloxseg5ei64.v */</i>, RISCV::VLOXSEG5EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4288">4288</th><td>  { <var>6141</var> <i>/* vloxseg5ei8.v */</i>, RISCV::VLOXSEG5EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4289">4289</th><td>  { <var>6155</var> <i>/* vloxseg6ei16.v */</i>, RISCV::VLOXSEG6EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4290">4290</th><td>  { <var>6170</var> <i>/* vloxseg6ei32.v */</i>, RISCV::VLOXSEG6EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4291">4291</th><td>  { <var>6185</var> <i>/* vloxseg6ei64.v */</i>, RISCV::VLOXSEG6EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4292">4292</th><td>  { <var>6200</var> <i>/* vloxseg6ei8.v */</i>, RISCV::VLOXSEG6EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4293">4293</th><td>  { <var>6214</var> <i>/* vloxseg7ei16.v */</i>, RISCV::VLOXSEG7EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4294">4294</th><td>  { <var>6229</var> <i>/* vloxseg7ei32.v */</i>, RISCV::VLOXSEG7EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4295">4295</th><td>  { <var>6244</var> <i>/* vloxseg7ei64.v */</i>, RISCV::VLOXSEG7EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4296">4296</th><td>  { <var>6259</var> <i>/* vloxseg7ei8.v */</i>, RISCV::VLOXSEG7EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4297">4297</th><td>  { <var>6273</var> <i>/* vloxseg8ei16.v */</i>, RISCV::VLOXSEG8EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4298">4298</th><td>  { <var>6288</var> <i>/* vloxseg8ei32.v */</i>, RISCV::VLOXSEG8EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4299">4299</th><td>  { <var>6303</var> <i>/* vloxseg8ei64.v */</i>, RISCV::VLOXSEG8EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4300">4300</th><td>  { <var>6318</var> <i>/* vloxseg8ei8.v */</i>, RISCV::VLOXSEG8EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4301">4301</th><td>  { <var>6332</var> <i>/* vlse16.v */</i>, RISCV::VLSE16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4302">4302</th><td>  { <var>6341</var> <i>/* vlse32.v */</i>, RISCV::VLSE32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4303">4303</th><td>  { <var>6350</var> <i>/* vlse64.v */</i>, RISCV::VLSE64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4304">4304</th><td>  { <var>6359</var> <i>/* vlse8.v */</i>, RISCV::VLSE8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4305">4305</th><td>  { <var>6367</var> <i>/* vlseg2e16.v */</i>, RISCV::VLSEG2E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4306">4306</th><td>  { <var>6379</var> <i>/* vlseg2e16ff.v */</i>, RISCV::VLSEG2E16FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4307">4307</th><td>  { <var>6393</var> <i>/* vlseg2e32.v */</i>, RISCV::VLSEG2E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4308">4308</th><td>  { <var>6405</var> <i>/* vlseg2e32ff.v */</i>, RISCV::VLSEG2E32FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4309">4309</th><td>  { <var>6419</var> <i>/* vlseg2e64.v */</i>, RISCV::VLSEG2E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4310">4310</th><td>  { <var>6431</var> <i>/* vlseg2e64ff.v */</i>, RISCV::VLSEG2E64FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4311">4311</th><td>  { <var>6445</var> <i>/* vlseg2e8.v */</i>, RISCV::VLSEG2E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4312">4312</th><td>  { <var>6456</var> <i>/* vlseg2e8ff.v */</i>, RISCV::VLSEG2E8FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4313">4313</th><td>  { <var>6469</var> <i>/* vlseg3e16.v */</i>, RISCV::VLSEG3E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4314">4314</th><td>  { <var>6481</var> <i>/* vlseg3e16ff.v */</i>, RISCV::VLSEG3E16FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4315">4315</th><td>  { <var>6495</var> <i>/* vlseg3e32.v */</i>, RISCV::VLSEG3E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4316">4316</th><td>  { <var>6507</var> <i>/* vlseg3e32ff.v */</i>, RISCV::VLSEG3E32FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4317">4317</th><td>  { <var>6521</var> <i>/* vlseg3e64.v */</i>, RISCV::VLSEG3E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4318">4318</th><td>  { <var>6533</var> <i>/* vlseg3e64ff.v */</i>, RISCV::VLSEG3E64FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4319">4319</th><td>  { <var>6547</var> <i>/* vlseg3e8.v */</i>, RISCV::VLSEG3E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4320">4320</th><td>  { <var>6558</var> <i>/* vlseg3e8ff.v */</i>, RISCV::VLSEG3E8FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4321">4321</th><td>  { <var>6571</var> <i>/* vlseg4e16.v */</i>, RISCV::VLSEG4E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4322">4322</th><td>  { <var>6583</var> <i>/* vlseg4e16ff.v */</i>, RISCV::VLSEG4E16FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4323">4323</th><td>  { <var>6597</var> <i>/* vlseg4e32.v */</i>, RISCV::VLSEG4E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4324">4324</th><td>  { <var>6609</var> <i>/* vlseg4e32ff.v */</i>, RISCV::VLSEG4E32FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4325">4325</th><td>  { <var>6623</var> <i>/* vlseg4e64.v */</i>, RISCV::VLSEG4E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4326">4326</th><td>  { <var>6635</var> <i>/* vlseg4e64ff.v */</i>, RISCV::VLSEG4E64FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4327">4327</th><td>  { <var>6649</var> <i>/* vlseg4e8.v */</i>, RISCV::VLSEG4E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4328">4328</th><td>  { <var>6660</var> <i>/* vlseg4e8ff.v */</i>, RISCV::VLSEG4E8FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4329">4329</th><td>  { <var>6673</var> <i>/* vlseg5e16.v */</i>, RISCV::VLSEG5E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4330">4330</th><td>  { <var>6685</var> <i>/* vlseg5e16ff.v */</i>, RISCV::VLSEG5E16FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4331">4331</th><td>  { <var>6699</var> <i>/* vlseg5e32.v */</i>, RISCV::VLSEG5E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4332">4332</th><td>  { <var>6711</var> <i>/* vlseg5e32ff.v */</i>, RISCV::VLSEG5E32FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4333">4333</th><td>  { <var>6725</var> <i>/* vlseg5e64.v */</i>, RISCV::VLSEG5E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4334">4334</th><td>  { <var>6737</var> <i>/* vlseg5e64ff.v */</i>, RISCV::VLSEG5E64FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4335">4335</th><td>  { <var>6751</var> <i>/* vlseg5e8.v */</i>, RISCV::VLSEG5E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4336">4336</th><td>  { <var>6762</var> <i>/* vlseg5e8ff.v */</i>, RISCV::VLSEG5E8FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4337">4337</th><td>  { <var>6775</var> <i>/* vlseg6e16.v */</i>, RISCV::VLSEG6E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4338">4338</th><td>  { <var>6787</var> <i>/* vlseg6e16ff.v */</i>, RISCV::VLSEG6E16FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4339">4339</th><td>  { <var>6801</var> <i>/* vlseg6e32.v */</i>, RISCV::VLSEG6E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4340">4340</th><td>  { <var>6813</var> <i>/* vlseg6e32ff.v */</i>, RISCV::VLSEG6E32FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4341">4341</th><td>  { <var>6827</var> <i>/* vlseg6e64.v */</i>, RISCV::VLSEG6E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4342">4342</th><td>  { <var>6839</var> <i>/* vlseg6e64ff.v */</i>, RISCV::VLSEG6E64FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4343">4343</th><td>  { <var>6853</var> <i>/* vlseg6e8.v */</i>, RISCV::VLSEG6E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4344">4344</th><td>  { <var>6864</var> <i>/* vlseg6e8ff.v */</i>, RISCV::VLSEG6E8FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4345">4345</th><td>  { <var>6877</var> <i>/* vlseg7e16.v */</i>, RISCV::VLSEG7E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4346">4346</th><td>  { <var>6889</var> <i>/* vlseg7e16ff.v */</i>, RISCV::VLSEG7E16FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4347">4347</th><td>  { <var>6903</var> <i>/* vlseg7e32.v */</i>, RISCV::VLSEG7E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4348">4348</th><td>  { <var>6915</var> <i>/* vlseg7e32ff.v */</i>, RISCV::VLSEG7E32FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4349">4349</th><td>  { <var>6929</var> <i>/* vlseg7e64.v */</i>, RISCV::VLSEG7E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4350">4350</th><td>  { <var>6941</var> <i>/* vlseg7e64ff.v */</i>, RISCV::VLSEG7E64FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4351">4351</th><td>  { <var>6955</var> <i>/* vlseg7e8.v */</i>, RISCV::VLSEG7E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4352">4352</th><td>  { <var>6966</var> <i>/* vlseg7e8ff.v */</i>, RISCV::VLSEG7E8FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4353">4353</th><td>  { <var>6979</var> <i>/* vlseg8e16.v */</i>, RISCV::VLSEG8E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4354">4354</th><td>  { <var>6991</var> <i>/* vlseg8e16ff.v */</i>, RISCV::VLSEG8E16FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4355">4355</th><td>  { <var>7005</var> <i>/* vlseg8e32.v */</i>, RISCV::VLSEG8E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4356">4356</th><td>  { <var>7017</var> <i>/* vlseg8e32ff.v */</i>, RISCV::VLSEG8E32FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4357">4357</th><td>  { <var>7031</var> <i>/* vlseg8e64.v */</i>, RISCV::VLSEG8E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4358">4358</th><td>  { <var>7043</var> <i>/* vlseg8e64ff.v */</i>, RISCV::VLSEG8E64FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4359">4359</th><td>  { <var>7057</var> <i>/* vlseg8e8.v */</i>, RISCV::VLSEG8E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4360">4360</th><td>  { <var>7068</var> <i>/* vlseg8e8ff.v */</i>, RISCV::VLSEG8E8FF_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4361">4361</th><td>  { <var>7081</var> <i>/* vlsseg2e16.v */</i>, RISCV::VLSSEG2E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4362">4362</th><td>  { <var>7094</var> <i>/* vlsseg2e32.v */</i>, RISCV::VLSSEG2E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4363">4363</th><td>  { <var>7107</var> <i>/* vlsseg2e64.v */</i>, RISCV::VLSSEG2E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4364">4364</th><td>  { <var>7120</var> <i>/* vlsseg2e8.v */</i>, RISCV::VLSSEG2E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4365">4365</th><td>  { <var>7132</var> <i>/* vlsseg3e16.v */</i>, RISCV::VLSSEG3E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4366">4366</th><td>  { <var>7145</var> <i>/* vlsseg3e32.v */</i>, RISCV::VLSSEG3E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4367">4367</th><td>  { <var>7158</var> <i>/* vlsseg3e64.v */</i>, RISCV::VLSSEG3E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4368">4368</th><td>  { <var>7171</var> <i>/* vlsseg3e8.v */</i>, RISCV::VLSSEG3E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4369">4369</th><td>  { <var>7183</var> <i>/* vlsseg4e16.v */</i>, RISCV::VLSSEG4E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4370">4370</th><td>  { <var>7196</var> <i>/* vlsseg4e32.v */</i>, RISCV::VLSSEG4E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4371">4371</th><td>  { <var>7209</var> <i>/* vlsseg4e64.v */</i>, RISCV::VLSSEG4E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4372">4372</th><td>  { <var>7222</var> <i>/* vlsseg4e8.v */</i>, RISCV::VLSSEG4E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4373">4373</th><td>  { <var>7234</var> <i>/* vlsseg5e16.v */</i>, RISCV::VLSSEG5E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4374">4374</th><td>  { <var>7247</var> <i>/* vlsseg5e32.v */</i>, RISCV::VLSSEG5E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4375">4375</th><td>  { <var>7260</var> <i>/* vlsseg5e64.v */</i>, RISCV::VLSSEG5E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4376">4376</th><td>  { <var>7273</var> <i>/* vlsseg5e8.v */</i>, RISCV::VLSSEG5E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4377">4377</th><td>  { <var>7285</var> <i>/* vlsseg6e16.v */</i>, RISCV::VLSSEG6E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4378">4378</th><td>  { <var>7298</var> <i>/* vlsseg6e32.v */</i>, RISCV::VLSSEG6E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4379">4379</th><td>  { <var>7311</var> <i>/* vlsseg6e64.v */</i>, RISCV::VLSSEG6E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4380">4380</th><td>  { <var>7324</var> <i>/* vlsseg6e8.v */</i>, RISCV::VLSSEG6E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4381">4381</th><td>  { <var>7336</var> <i>/* vlsseg7e16.v */</i>, RISCV::VLSSEG7E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4382">4382</th><td>  { <var>7349</var> <i>/* vlsseg7e32.v */</i>, RISCV::VLSSEG7E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4383">4383</th><td>  { <var>7362</var> <i>/* vlsseg7e64.v */</i>, RISCV::VLSSEG7E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4384">4384</th><td>  { <var>7375</var> <i>/* vlsseg7e8.v */</i>, RISCV::VLSSEG7E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4385">4385</th><td>  { <var>7387</var> <i>/* vlsseg8e16.v */</i>, RISCV::VLSSEG8E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4386">4386</th><td>  { <var>7400</var> <i>/* vlsseg8e32.v */</i>, RISCV::VLSSEG8E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4387">4387</th><td>  { <var>7413</var> <i>/* vlsseg8e64.v */</i>, RISCV::VLSSEG8E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4388">4388</th><td>  { <var>7426</var> <i>/* vlsseg8e8.v */</i>, RISCV::VLSSEG8E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4389">4389</th><td>  { <var>7438</var> <i>/* vluxei16.v */</i>, RISCV::VLUXEI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4390">4390</th><td>  { <var>7449</var> <i>/* vluxei32.v */</i>, RISCV::VLUXEI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4391">4391</th><td>  { <var>7460</var> <i>/* vluxei64.v */</i>, RISCV::VLUXEI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4392">4392</th><td>  { <var>7471</var> <i>/* vluxei8.v */</i>, RISCV::VLUXEI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4393">4393</th><td>  { <var>7481</var> <i>/* vluxseg2ei16.v */</i>, RISCV::VLUXSEG2EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4394">4394</th><td>  { <var>7496</var> <i>/* vluxseg2ei32.v */</i>, RISCV::VLUXSEG2EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4395">4395</th><td>  { <var>7511</var> <i>/* vluxseg2ei64.v */</i>, RISCV::VLUXSEG2EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4396">4396</th><td>  { <var>7526</var> <i>/* vluxseg2ei8.v */</i>, RISCV::VLUXSEG2EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4397">4397</th><td>  { <var>7540</var> <i>/* vluxseg3ei16.v */</i>, RISCV::VLUXSEG3EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4398">4398</th><td>  { <var>7555</var> <i>/* vluxseg3ei32.v */</i>, RISCV::VLUXSEG3EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4399">4399</th><td>  { <var>7570</var> <i>/* vluxseg3ei64.v */</i>, RISCV::VLUXSEG3EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4400">4400</th><td>  { <var>7585</var> <i>/* vluxseg3ei8.v */</i>, RISCV::VLUXSEG3EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4401">4401</th><td>  { <var>7599</var> <i>/* vluxseg4ei16.v */</i>, RISCV::VLUXSEG4EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4402">4402</th><td>  { <var>7614</var> <i>/* vluxseg4ei32.v */</i>, RISCV::VLUXSEG4EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4403">4403</th><td>  { <var>7629</var> <i>/* vluxseg4ei64.v */</i>, RISCV::VLUXSEG4EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4404">4404</th><td>  { <var>7644</var> <i>/* vluxseg4ei8.v */</i>, RISCV::VLUXSEG4EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4405">4405</th><td>  { <var>7658</var> <i>/* vluxseg5ei16.v */</i>, RISCV::VLUXSEG5EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4406">4406</th><td>  { <var>7673</var> <i>/* vluxseg5ei32.v */</i>, RISCV::VLUXSEG5EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4407">4407</th><td>  { <var>7688</var> <i>/* vluxseg5ei64.v */</i>, RISCV::VLUXSEG5EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4408">4408</th><td>  { <var>7703</var> <i>/* vluxseg5ei8.v */</i>, RISCV::VLUXSEG5EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4409">4409</th><td>  { <var>7717</var> <i>/* vluxseg6ei16.v */</i>, RISCV::VLUXSEG6EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4410">4410</th><td>  { <var>7732</var> <i>/* vluxseg6ei32.v */</i>, RISCV::VLUXSEG6EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4411">4411</th><td>  { <var>7747</var> <i>/* vluxseg6ei64.v */</i>, RISCV::VLUXSEG6EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4412">4412</th><td>  { <var>7762</var> <i>/* vluxseg6ei8.v */</i>, RISCV::VLUXSEG6EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4413">4413</th><td>  { <var>7776</var> <i>/* vluxseg7ei16.v */</i>, RISCV::VLUXSEG7EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4414">4414</th><td>  { <var>7791</var> <i>/* vluxseg7ei32.v */</i>, RISCV::VLUXSEG7EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4415">4415</th><td>  { <var>7806</var> <i>/* vluxseg7ei64.v */</i>, RISCV::VLUXSEG7EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4416">4416</th><td>  { <var>7821</var> <i>/* vluxseg7ei8.v */</i>, RISCV::VLUXSEG7EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4417">4417</th><td>  { <var>7835</var> <i>/* vluxseg8ei16.v */</i>, RISCV::VLUXSEG8EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4418">4418</th><td>  { <var>7850</var> <i>/* vluxseg8ei32.v */</i>, RISCV::VLUXSEG8EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4419">4419</th><td>  { <var>7865</var> <i>/* vluxseg8ei64.v */</i>, RISCV::VLUXSEG8EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4420">4420</th><td>  { <var>7880</var> <i>/* vluxseg8ei8.v */</i>, RISCV::VLUXSEG8EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4421">4421</th><td>  { <var>7894</var> <i>/* vmacc.vv */</i>, RISCV::VMACC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4422">4422</th><td>  { <var>7903</var> <i>/* vmacc.vx */</i>, RISCV::VMACC_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4423">4423</th><td>  { <var>7912</var> <i>/* vmadc.vi */</i>, RISCV::VMADC_VI, Convert__Reg1_0__Reg1_1__SImm51_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5 }, },</td></tr>
<tr><th id="4424">4424</th><td>  { <var>7921</var> <i>/* vmadc.vim */</i>, RISCV::VMADC_VIM, Convert__Reg1_0__Reg1_1__SImm51_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_VMV0 }, },</td></tr>
<tr><th id="4425">4425</th><td>  { <var>7931</var> <i>/* vmadc.vv */</i>, RISCV::VMADC_VV, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4426">4426</th><td>  { <var>7940</var> <i>/* vmadc.vvm */</i>, RISCV::VMADC_VVM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_VMV0 }, },</td></tr>
<tr><th id="4427">4427</th><td>  { <var>7950</var> <i>/* vmadc.vx */</i>, RISCV::VMADC_VX, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR }, },</td></tr>
<tr><th id="4428">4428</th><td>  { <var>7959</var> <i>/* vmadc.vxm */</i>, RISCV::VMADC_VXM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_VMV0 }, },</td></tr>
<tr><th id="4429">4429</th><td>  { <var>7969</var> <i>/* vmadd.vv */</i>, RISCV::VMADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4430">4430</th><td>  { <var>7978</var> <i>/* vmadd.vx */</i>, RISCV::VMADD_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4431">4431</th><td>  { <var>7987</var> <i>/* vmand.mm */</i>, RISCV::VMAND_MM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4432">4432</th><td>  { <var>7996</var> <i>/* vmandnot.mm */</i>, RISCV::VMANDNOT_MM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4433">4433</th><td>  { <var>8008</var> <i>/* vmax.vv */</i>, RISCV::VMAX_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4434">4434</th><td>  { <var>8016</var> <i>/* vmax.vx */</i>, RISCV::VMAX_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4435">4435</th><td>  { <var>8024</var> <i>/* vmaxu.vv */</i>, RISCV::VMAXU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4436">4436</th><td>  { <var>8033</var> <i>/* vmaxu.vx */</i>, RISCV::VMAXU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4437">4437</th><td>  { <var>8042</var> <i>/* vmclr.m */</i>, RISCV::VMXOR_MM, Convert__Reg1_0__Reg1_0__Reg1_0, AMFBS_HasStdExtV, { MCK_VR }, },</td></tr>
<tr><th id="4438">4438</th><td>  { <var>8050</var> <i>/* vmerge.vim */</i>, RISCV::VMERGE_VIM, Convert__Reg1_0__Reg1_1__SImm51_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_VMV0 }, },</td></tr>
<tr><th id="4439">4439</th><td>  { <var>8061</var> <i>/* vmerge.vvm */</i>, RISCV::VMERGE_VVM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_VMV0 }, },</td></tr>
<tr><th id="4440">4440</th><td>  { <var>8072</var> <i>/* vmerge.vxm */</i>, RISCV::VMERGE_VXM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_VMV0 }, },</td></tr>
<tr><th id="4441">4441</th><td>  { <var>8083</var> <i>/* vmfeq.vf */</i>, RISCV::VMFEQ_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4442">4442</th><td>  { <var>8092</var> <i>/* vmfeq.vv */</i>, RISCV::VMFEQ_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4443">4443</th><td>  { <var>8101</var> <i>/* vmfge.vf */</i>, RISCV::VMFGE_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4444">4444</th><td>  { <var>8110</var> <i>/* vmfge.vv */</i>, RISCV::VMFLE_VV, Convert__Reg1_0__Reg1_2__Reg1_1__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4445">4445</th><td>  { <var>8119</var> <i>/* vmfgt.vf */</i>, RISCV::VMFGT_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4446">4446</th><td>  { <var>8128</var> <i>/* vmfgt.vv */</i>, RISCV::VMFLT_VV, Convert__Reg1_0__Reg1_2__Reg1_1__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4447">4447</th><td>  { <var>8137</var> <i>/* vmfle.vf */</i>, RISCV::VMFLE_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4448">4448</th><td>  { <var>8146</var> <i>/* vmfle.vv */</i>, RISCV::VMFLE_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4449">4449</th><td>  { <var>8155</var> <i>/* vmflt.vf */</i>, RISCV::VMFLT_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4450">4450</th><td>  { <var>8164</var> <i>/* vmflt.vv */</i>, RISCV::VMFLT_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4451">4451</th><td>  { <var>8173</var> <i>/* vmfne.vf */</i>, RISCV::VMFNE_VF, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_FPR32, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4452">4452</th><td>  { <var>8182</var> <i>/* vmfne.vv */</i>, RISCV::VMFNE_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV_HasStdExtF, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4453">4453</th><td>  { <var>8191</var> <i>/* vmin.vv */</i>, RISCV::VMIN_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4454">4454</th><td>  { <var>8199</var> <i>/* vmin.vx */</i>, RISCV::VMIN_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4455">4455</th><td>  { <var>8207</var> <i>/* vminu.vv */</i>, RISCV::VMINU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4456">4456</th><td>  { <var>8216</var> <i>/* vminu.vx */</i>, RISCV::VMINU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4457">4457</th><td>  { <var>8225</var> <i>/* vmmv.m */</i>, RISCV::VMAND_MM, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4458">4458</th><td>  { <var>8232</var> <i>/* vmnand.mm */</i>, RISCV::VMNAND_MM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4459">4459</th><td>  { <var>8242</var> <i>/* vmnor.mm */</i>, RISCV::VMNOR_MM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4460">4460</th><td>  { <var>8251</var> <i>/* vmnot.m */</i>, RISCV::VMNAND_MM, Convert__Reg1_0__Reg1_1__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4461">4461</th><td>  { <var>8259</var> <i>/* vmor.mm */</i>, RISCV::VMOR_MM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4462">4462</th><td>  { <var>8267</var> <i>/* vmornot.mm */</i>, RISCV::VMORNOT_MM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4463">4463</th><td>  { <var>8278</var> <i>/* vmsbc.vv */</i>, RISCV::VMSBC_VV, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4464">4464</th><td>  { <var>8287</var> <i>/* vmsbc.vvm */</i>, RISCV::VMSBC_VVM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_VMV0 }, },</td></tr>
<tr><th id="4465">4465</th><td>  { <var>8297</var> <i>/* vmsbc.vx */</i>, RISCV::VMSBC_VX, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR }, },</td></tr>
<tr><th id="4466">4466</th><td>  { <var>8306</var> <i>/* vmsbc.vxm */</i>, RISCV::VMSBC_VXM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_VMV0 }, },</td></tr>
<tr><th id="4467">4467</th><td>  { <var>8316</var> <i>/* vmsbf.m */</i>, RISCV::VMSBF_M, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4468">4468</th><td>  { <var>8324</var> <i>/* vmseq.vi */</i>, RISCV::VMSEQ_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4469">4469</th><td>  { <var>8333</var> <i>/* vmseq.vv */</i>, RISCV::VMSEQ_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4470">4470</th><td>  { <var>8342</var> <i>/* vmseq.vx */</i>, RISCV::VMSEQ_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4471">4471</th><td>  { <var>8351</var> <i>/* vmset.m */</i>, RISCV::VMXNOR_MM, Convert__Reg1_0__Reg1_0__Reg1_0, AMFBS_HasStdExtV, { MCK_VR }, },</td></tr>
<tr><th id="4472">4472</th><td>  { <var>8359</var> <i>/* vmsge.vi */</i>, RISCV::PseudoVMSGE_VI, Convert__Reg1_0__Reg1_1__SImm5Plus11_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5Plus1, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4473">4473</th><td>  { <var>8368</var> <i>/* vmsge.vv */</i>, RISCV::VMSLE_VV, Convert__Reg1_0__Reg1_2__Reg1_1__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4474">4474</th><td>  { <var>8377</var> <i>/* vmsge.vx */</i>, RISCV::PseudoVMSGE_VX, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR }, },</td></tr>
<tr><th id="4475">4475</th><td>  { <var>8377</var> <i>/* vmsge.vx */</i>, RISCV::PseudoVMSGE_VX_M, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VRNoV0, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4476">4476</th><td>  { <var>8377</var> <i>/* vmsge.vx */</i>, RISCV::PseudoVMSGE_VX_M_T, Convert__Reg1_0__Reg1_4__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VMV0, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand, MCK_VR }, },</td></tr>
<tr><th id="4477">4477</th><td>  { <var>8386</var> <i>/* vmsgeu.vi */</i>, RISCV::PseudoVMSGEU_VI, Convert__Reg1_0__Reg1_1__SImm5Plus11_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5Plus1, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4478">4478</th><td>  { <var>8396</var> <i>/* vmsgeu.vv */</i>, RISCV::VMSLEU_VV, Convert__Reg1_0__Reg1_2__Reg1_1__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4479">4479</th><td>  { <var>8406</var> <i>/* vmsgeu.vx */</i>, RISCV::PseudoVMSGEU_VX, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR }, },</td></tr>
<tr><th id="4480">4480</th><td>  { <var>8406</var> <i>/* vmsgeu.vx */</i>, RISCV::PseudoVMSGEU_VX_M, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VRNoV0, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4481">4481</th><td>  { <var>8406</var> <i>/* vmsgeu.vx */</i>, RISCV::PseudoVMSGEU_VX_M_T, Convert__Reg1_0__Reg1_4__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VMV0, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand, MCK_VR }, },</td></tr>
<tr><th id="4482">4482</th><td>  { <var>8416</var> <i>/* vmsgt.vi */</i>, RISCV::VMSGT_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4483">4483</th><td>  { <var>8425</var> <i>/* vmsgt.vv */</i>, RISCV::VMSLT_VV, Convert__Reg1_0__Reg1_2__Reg1_1__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4484">4484</th><td>  { <var>8434</var> <i>/* vmsgt.vx */</i>, RISCV::VMSGT_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4485">4485</th><td>  { <var>8443</var> <i>/* vmsgtu.vi */</i>, RISCV::VMSGTU_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4486">4486</th><td>  { <var>8453</var> <i>/* vmsgtu.vv */</i>, RISCV::VMSLTU_VV, Convert__Reg1_0__Reg1_2__Reg1_1__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4487">4487</th><td>  { <var>8463</var> <i>/* vmsgtu.vx */</i>, RISCV::VMSGTU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4488">4488</th><td>  { <var>8473</var> <i>/* vmsif.m */</i>, RISCV::VMSIF_M, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4489">4489</th><td>  { <var>8481</var> <i>/* vmsle.vi */</i>, RISCV::VMSLE_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4490">4490</th><td>  { <var>8490</var> <i>/* vmsle.vv */</i>, RISCV::VMSLE_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4491">4491</th><td>  { <var>8499</var> <i>/* vmsle.vx */</i>, RISCV::VMSLE_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4492">4492</th><td>  { <var>8508</var> <i>/* vmsleu.vi */</i>, RISCV::VMSLEU_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4493">4493</th><td>  { <var>8518</var> <i>/* vmsleu.vv */</i>, RISCV::VMSLEU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4494">4494</th><td>  { <var>8528</var> <i>/* vmsleu.vx */</i>, RISCV::VMSLEU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4495">4495</th><td>  { <var>8538</var> <i>/* vmslt.vi */</i>, RISCV::PseudoVMSLT_VI, Convert__Reg1_0__Reg1_1__SImm5Plus11_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5Plus1, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4496">4496</th><td>  { <var>8547</var> <i>/* vmslt.vv */</i>, RISCV::VMSLT_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4497">4497</th><td>  { <var>8556</var> <i>/* vmslt.vx */</i>, RISCV::VMSLT_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4498">4498</th><td>  { <var>8565</var> <i>/* vmsltu.vi */</i>, RISCV::PseudoVMSLTU_VI, Convert__Reg1_0__Reg1_1__SImm5Plus11_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5Plus1, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4499">4499</th><td>  { <var>8575</var> <i>/* vmsltu.vv */</i>, RISCV::VMSLTU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4500">4500</th><td>  { <var>8585</var> <i>/* vmsltu.vx */</i>, RISCV::VMSLTU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4501">4501</th><td>  { <var>8595</var> <i>/* vmsne.vi */</i>, RISCV::VMSNE_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4502">4502</th><td>  { <var>8604</var> <i>/* vmsne.vv */</i>, RISCV::VMSNE_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4503">4503</th><td>  { <var>8613</var> <i>/* vmsne.vx */</i>, RISCV::VMSNE_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4504">4504</th><td>  { <var>8622</var> <i>/* vmsof.m */</i>, RISCV::VMSOF_M, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4505">4505</th><td>  { <var>8630</var> <i>/* vmul.vv */</i>, RISCV::VMUL_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4506">4506</th><td>  { <var>8638</var> <i>/* vmul.vx */</i>, RISCV::VMUL_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4507">4507</th><td>  { <var>8646</var> <i>/* vmulh.vv */</i>, RISCV::VMULH_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4508">4508</th><td>  { <var>8655</var> <i>/* vmulh.vx */</i>, RISCV::VMULH_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4509">4509</th><td>  { <var>8664</var> <i>/* vmulhsu.vv */</i>, RISCV::VMULHSU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4510">4510</th><td>  { <var>8675</var> <i>/* vmulhsu.vx */</i>, RISCV::VMULHSU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4511">4511</th><td>  { <var>8686</var> <i>/* vmulhu.vv */</i>, RISCV::VMULHU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4512">4512</th><td>  { <var>8696</var> <i>/* vmulhu.vx */</i>, RISCV::VMULHU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4513">4513</th><td>  { <var>8706</var> <i>/* vmv.s.x */</i>, RISCV::VMV_S_X, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR }, },</td></tr>
<tr><th id="4514">4514</th><td>  { <var>8714</var> <i>/* vmv.v.i */</i>, RISCV::VMV_V_I, Convert__Reg1_0__SImm51_1, AMFBS_HasStdExtV, { MCK_VR, MCK_SImm5 }, },</td></tr>
<tr><th id="4515">4515</th><td>  { <var>8722</var> <i>/* vmv.v.v */</i>, RISCV::VMV_V_V, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4516">4516</th><td>  { <var>8730</var> <i>/* vmv.v.x */</i>, RISCV::VMV_V_X, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR }, },</td></tr>
<tr><th id="4517">4517</th><td>  { <var>8738</var> <i>/* vmv.x.s */</i>, RISCV::VMV_X_S, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV, { MCK_GPR, MCK_VR }, },</td></tr>
<tr><th id="4518">4518</th><td>  { <var>8746</var> <i>/* vmv1r.v */</i>, RISCV::VMV1R_V, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4519">4519</th><td>  { <var>8754</var> <i>/* vmv2r.v */</i>, RISCV::VMV2R_V, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4520">4520</th><td>  { <var>8762</var> <i>/* vmv4r.v */</i>, RISCV::VMV4R_V, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4521">4521</th><td>  { <var>8770</var> <i>/* vmv8r.v */</i>, RISCV::VMV8R_V, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtV, { MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4522">4522</th><td>  { <var>8778</var> <i>/* vmxnor.mm */</i>, RISCV::VMXNOR_MM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4523">4523</th><td>  { <var>8788</var> <i>/* vmxor.mm */</i>, RISCV::VMXOR_MM, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR }, },</td></tr>
<tr><th id="4524">4524</th><td>  { <var>8797</var> <i>/* vnclip.wi */</i>, RISCV::VNCLIP_WI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4525">4525</th><td>  { <var>8807</var> <i>/* vnclip.wv */</i>, RISCV::VNCLIP_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4526">4526</th><td>  { <var>8817</var> <i>/* vnclip.wx */</i>, RISCV::VNCLIP_WX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4527">4527</th><td>  { <var>8827</var> <i>/* vnclipu.wi */</i>, RISCV::VNCLIPU_WI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4528">4528</th><td>  { <var>8838</var> <i>/* vnclipu.wv */</i>, RISCV::VNCLIPU_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4529">4529</th><td>  { <var>8849</var> <i>/* vnclipu.wx */</i>, RISCV::VNCLIPU_WX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4530">4530</th><td>  { <var>8860</var> <i>/* vncvt.x.x.w */</i>, RISCV::VNSRL_WX, Convert__Reg1_0__Reg1_1__regX0__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4531">4531</th><td>  { <var>8872</var> <i>/* vneg.v */</i>, RISCV::VRSUB_VX, Convert__Reg1_0__Reg1_1__regX0__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4532">4532</th><td>  { <var>8879</var> <i>/* vnmsac.vv */</i>, RISCV::VNMSAC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4533">4533</th><td>  { <var>8889</var> <i>/* vnmsac.vx */</i>, RISCV::VNMSAC_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4534">4534</th><td>  { <var>8899</var> <i>/* vnmsub.vv */</i>, RISCV::VNMSUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4535">4535</th><td>  { <var>8909</var> <i>/* vnmsub.vx */</i>, RISCV::VNMSUB_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4536">4536</th><td>  { <var>8919</var> <i>/* vnot.v */</i>, RISCV::VXOR_VI, Convert__Reg1_0__Reg1_1__imm_95__MINUS_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4537">4537</th><td>  { <var>8926</var> <i>/* vnsra.wi */</i>, RISCV::VNSRA_WI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4538">4538</th><td>  { <var>8935</var> <i>/* vnsra.wv */</i>, RISCV::VNSRA_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4539">4539</th><td>  { <var>8944</var> <i>/* vnsra.wx */</i>, RISCV::VNSRA_WX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4540">4540</th><td>  { <var>8953</var> <i>/* vnsrl.wi */</i>, RISCV::VNSRL_WI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4541">4541</th><td>  { <var>8962</var> <i>/* vnsrl.wv */</i>, RISCV::VNSRL_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4542">4542</th><td>  { <var>8971</var> <i>/* vnsrl.wx */</i>, RISCV::VNSRL_WX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4543">4543</th><td>  { <var>8980</var> <i>/* vor.vi */</i>, RISCV::VOR_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4544">4544</th><td>  { <var>8987</var> <i>/* vor.vv */</i>, RISCV::VOR_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4545">4545</th><td>  { <var>8994</var> <i>/* vor.vx */</i>, RISCV::VOR_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4546">4546</th><td>  { <var>9001</var> <i>/* vpopc.m */</i>, RISCV::VPOPC_M, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4547">4547</th><td>  { <var>9009</var> <i>/* vredand.vs */</i>, RISCV::VREDAND_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4548">4548</th><td>  { <var>9020</var> <i>/* vredmax.vs */</i>, RISCV::VREDMAX_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4549">4549</th><td>  { <var>9031</var> <i>/* vredmaxu.vs */</i>, RISCV::VREDMAXU_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4550">4550</th><td>  { <var>9043</var> <i>/* vredmin.vs */</i>, RISCV::VREDMIN_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4551">4551</th><td>  { <var>9054</var> <i>/* vredminu.vs */</i>, RISCV::VREDMINU_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4552">4552</th><td>  { <var>9066</var> <i>/* vredor.vs */</i>, RISCV::VREDOR_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4553">4553</th><td>  { <var>9076</var> <i>/* vredsum.vs */</i>, RISCV::VREDSUM_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4554">4554</th><td>  { <var>9087</var> <i>/* vredxor.vs */</i>, RISCV::VREDXOR_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4555">4555</th><td>  { <var>9098</var> <i>/* vrem.vv */</i>, RISCV::VREM_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4556">4556</th><td>  { <var>9106</var> <i>/* vrem.vx */</i>, RISCV::VREM_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4557">4557</th><td>  { <var>9114</var> <i>/* vremu.vv */</i>, RISCV::VREMU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4558">4558</th><td>  { <var>9123</var> <i>/* vremu.vx */</i>, RISCV::VREMU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4559">4559</th><td>  { <var>9132</var> <i>/* vrgather.vi */</i>, RISCV::VRGATHER_VI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4560">4560</th><td>  { <var>9144</var> <i>/* vrgather.vv */</i>, RISCV::VRGATHER_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4561">4561</th><td>  { <var>9156</var> <i>/* vrgather.vx */</i>, RISCV::VRGATHER_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4562">4562</th><td>  { <var>9168</var> <i>/* vrgatherei16.vv */</i>, RISCV::VRGATHEREI16_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4563">4563</th><td>  { <var>9184</var> <i>/* vrsub.vi */</i>, RISCV::VRSUB_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4564">4564</th><td>  { <var>9193</var> <i>/* vrsub.vx */</i>, RISCV::VRSUB_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4565">4565</th><td>  { <var>9202</var> <i>/* vs1r.v */</i>, RISCV::VS1R_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4566">4566</th><td>  { <var>9209</var> <i>/* vs2r.v */</i>, RISCV::VS2R_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4567">4567</th><td>  { <var>9216</var> <i>/* vs4r.v */</i>, RISCV::VS4R_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4568">4568</th><td>  { <var>9223</var> <i>/* vs8r.v */</i>, RISCV::VS8R_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4569">4569</th><td>  { <var>9230</var> <i>/* vsadd.vi */</i>, RISCV::VSADD_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4570">4570</th><td>  { <var>9239</var> <i>/* vsadd.vv */</i>, RISCV::VSADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4571">4571</th><td>  { <var>9248</var> <i>/* vsadd.vx */</i>, RISCV::VSADD_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4572">4572</th><td>  { <var>9257</var> <i>/* vsaddu.vi */</i>, RISCV::VSADDU_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4573">4573</th><td>  { <var>9267</var> <i>/* vsaddu.vv */</i>, RISCV::VSADDU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4574">4574</th><td>  { <var>9277</var> <i>/* vsaddu.vx */</i>, RISCV::VSADDU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4575">4575</th><td>  { <var>9287</var> <i>/* vsbc.vvm */</i>, RISCV::VSBC_VVM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_VMV0 }, },</td></tr>
<tr><th id="4576">4576</th><td>  { <var>9296</var> <i>/* vsbc.vxm */</i>, RISCV::VSBC_VXM, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_VMV0 }, },</td></tr>
<tr><th id="4577">4577</th><td>  { <var>9305</var> <i>/* vse1.v */</i>, RISCV::VSE1_V, Convert__Reg1_0__Reg1_2, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_ }, },</td></tr>
<tr><th id="4578">4578</th><td>  { <var>9312</var> <i>/* vse16.v */</i>, RISCV::VSE16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4579">4579</th><td>  { <var>9320</var> <i>/* vse32.v */</i>, RISCV::VSE32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4580">4580</th><td>  { <var>9328</var> <i>/* vse64.v */</i>, RISCV::VSE64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4581">4581</th><td>  { <var>9336</var> <i>/* vse8.v */</i>, RISCV::VSE8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4582">4582</th><td>  { <var>9343</var> <i>/* vsetivli */</i>, RISCV::VSETIVLI, Convert__Reg1_0__UImm51_1__VTypeI1_2, AMFBS_HasStdExtV, { MCK_GPR, MCK_UImm5, MCK_VTypeI }, },</td></tr>
<tr><th id="4583">4583</th><td>  { <var>9352</var> <i>/* vsetvl */</i>, RISCV::VSETVL, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtV, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4584">4584</th><td>  { <var>9359</var> <i>/* vsetvli */</i>, RISCV::VSETVLI, Convert__Reg1_0__Reg1_1__VTypeI1_2, AMFBS_HasStdExtV, { MCK_GPR, MCK_GPR, MCK_VTypeI }, },</td></tr>
<tr><th id="4585">4585</th><td>  { <var>9367</var> <i>/* vsext.vf2 */</i>, RISCV::VSEXT_VF2, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4586">4586</th><td>  { <var>9377</var> <i>/* vsext.vf4 */</i>, RISCV::VSEXT_VF4, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4587">4587</th><td>  { <var>9387</var> <i>/* vsext.vf8 */</i>, RISCV::VSEXT_VF8, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4588">4588</th><td>  { <var>9397</var> <i>/* vslide1down.vx */</i>, RISCV::VSLIDE1DOWN_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4589">4589</th><td>  { <var>9412</var> <i>/* vslide1up.vx */</i>, RISCV::VSLIDE1UP_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4590">4590</th><td>  { <var>9425</var> <i>/* vslidedown.vi */</i>, RISCV::VSLIDEDOWN_VI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4591">4591</th><td>  { <var>9439</var> <i>/* vslidedown.vx */</i>, RISCV::VSLIDEDOWN_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4592">4592</th><td>  { <var>9453</var> <i>/* vslideup.vi */</i>, RISCV::VSLIDEUP_VI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4593">4593</th><td>  { <var>9465</var> <i>/* vslideup.vx */</i>, RISCV::VSLIDEUP_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4594">4594</th><td>  { <var>9477</var> <i>/* vsll.vi */</i>, RISCV::VSLL_VI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4595">4595</th><td>  { <var>9485</var> <i>/* vsll.vv */</i>, RISCV::VSLL_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4596">4596</th><td>  { <var>9493</var> <i>/* vsll.vx */</i>, RISCV::VSLL_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4597">4597</th><td>  { <var>9501</var> <i>/* vsmul.vv */</i>, RISCV::VSMUL_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4598">4598</th><td>  { <var>9510</var> <i>/* vsmul.vx */</i>, RISCV::VSMUL_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4599">4599</th><td>  { <var>9519</var> <i>/* vsoxei16.v */</i>, RISCV::VSOXEI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4600">4600</th><td>  { <var>9530</var> <i>/* vsoxei32.v */</i>, RISCV::VSOXEI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4601">4601</th><td>  { <var>9541</var> <i>/* vsoxei64.v */</i>, RISCV::VSOXEI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4602">4602</th><td>  { <var>9552</var> <i>/* vsoxei8.v */</i>, RISCV::VSOXEI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4603">4603</th><td>  { <var>9562</var> <i>/* vsoxseg2ei16.v */</i>, RISCV::VSOXSEG2EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4604">4604</th><td>  { <var>9577</var> <i>/* vsoxseg2ei32.v */</i>, RISCV::VSOXSEG2EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4605">4605</th><td>  { <var>9592</var> <i>/* vsoxseg2ei64.v */</i>, RISCV::VSOXSEG2EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4606">4606</th><td>  { <var>9607</var> <i>/* vsoxseg2ei8.v */</i>, RISCV::VSOXSEG2EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4607">4607</th><td>  { <var>9621</var> <i>/* vsoxseg3ei16.v */</i>, RISCV::VSOXSEG3EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4608">4608</th><td>  { <var>9636</var> <i>/* vsoxseg3ei32.v */</i>, RISCV::VSOXSEG3EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4609">4609</th><td>  { <var>9651</var> <i>/* vsoxseg3ei64.v */</i>, RISCV::VSOXSEG3EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4610">4610</th><td>  { <var>9666</var> <i>/* vsoxseg3ei8.v */</i>, RISCV::VSOXSEG3EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4611">4611</th><td>  { <var>9680</var> <i>/* vsoxseg4ei16.v */</i>, RISCV::VSOXSEG4EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4612">4612</th><td>  { <var>9695</var> <i>/* vsoxseg4ei32.v */</i>, RISCV::VSOXSEG4EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4613">4613</th><td>  { <var>9710</var> <i>/* vsoxseg4ei64.v */</i>, RISCV::VSOXSEG4EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4614">4614</th><td>  { <var>9725</var> <i>/* vsoxseg4ei8.v */</i>, RISCV::VSOXSEG4EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4615">4615</th><td>  { <var>9739</var> <i>/* vsoxseg5ei16.v */</i>, RISCV::VSOXSEG5EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4616">4616</th><td>  { <var>9754</var> <i>/* vsoxseg5ei32.v */</i>, RISCV::VSOXSEG5EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4617">4617</th><td>  { <var>9769</var> <i>/* vsoxseg5ei64.v */</i>, RISCV::VSOXSEG5EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4618">4618</th><td>  { <var>9784</var> <i>/* vsoxseg5ei8.v */</i>, RISCV::VSOXSEG5EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4619">4619</th><td>  { <var>9798</var> <i>/* vsoxseg6ei16.v */</i>, RISCV::VSOXSEG6EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4620">4620</th><td>  { <var>9813</var> <i>/* vsoxseg6ei32.v */</i>, RISCV::VSOXSEG6EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4621">4621</th><td>  { <var>9828</var> <i>/* vsoxseg6ei64.v */</i>, RISCV::VSOXSEG6EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4622">4622</th><td>  { <var>9843</var> <i>/* vsoxseg6ei8.v */</i>, RISCV::VSOXSEG6EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4623">4623</th><td>  { <var>9857</var> <i>/* vsoxseg7ei16.v */</i>, RISCV::VSOXSEG7EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4624">4624</th><td>  { <var>9872</var> <i>/* vsoxseg7ei32.v */</i>, RISCV::VSOXSEG7EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4625">4625</th><td>  { <var>9887</var> <i>/* vsoxseg7ei64.v */</i>, RISCV::VSOXSEG7EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4626">4626</th><td>  { <var>9902</var> <i>/* vsoxseg7ei8.v */</i>, RISCV::VSOXSEG7EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4627">4627</th><td>  { <var>9916</var> <i>/* vsoxseg8ei16.v */</i>, RISCV::VSOXSEG8EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4628">4628</th><td>  { <var>9931</var> <i>/* vsoxseg8ei32.v */</i>, RISCV::VSOXSEG8EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4629">4629</th><td>  { <var>9946</var> <i>/* vsoxseg8ei64.v */</i>, RISCV::VSOXSEG8EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4630">4630</th><td>  { <var>9961</var> <i>/* vsoxseg8ei8.v */</i>, RISCV::VSOXSEG8EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4631">4631</th><td>  { <var>9975</var> <i>/* vsra.vi */</i>, RISCV::VSRA_VI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4632">4632</th><td>  { <var>9983</var> <i>/* vsra.vv */</i>, RISCV::VSRA_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4633">4633</th><td>  { <var>9991</var> <i>/* vsra.vx */</i>, RISCV::VSRA_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4634">4634</th><td>  { <var>9999</var> <i>/* vsrl.vi */</i>, RISCV::VSRL_VI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4635">4635</th><td>  { <var>10007</var> <i>/* vsrl.vv */</i>, RISCV::VSRL_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4636">4636</th><td>  { <var>10015</var> <i>/* vsrl.vx */</i>, RISCV::VSRL_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4637">4637</th><td>  { <var>10023</var> <i>/* vsse16.v */</i>, RISCV::VSSE16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4638">4638</th><td>  { <var>10032</var> <i>/* vsse32.v */</i>, RISCV::VSSE32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4639">4639</th><td>  { <var>10041</var> <i>/* vsse64.v */</i>, RISCV::VSSE64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4640">4640</th><td>  { <var>10050</var> <i>/* vsse8.v */</i>, RISCV::VSSE8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4641">4641</th><td>  { <var>10058</var> <i>/* vsseg2e16.v */</i>, RISCV::VSSEG2E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4642">4642</th><td>  { <var>10070</var> <i>/* vsseg2e32.v */</i>, RISCV::VSSEG2E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4643">4643</th><td>  { <var>10082</var> <i>/* vsseg2e64.v */</i>, RISCV::VSSEG2E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4644">4644</th><td>  { <var>10094</var> <i>/* vsseg2e8.v */</i>, RISCV::VSSEG2E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4645">4645</th><td>  { <var>10105</var> <i>/* vsseg3e16.v */</i>, RISCV::VSSEG3E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4646">4646</th><td>  { <var>10117</var> <i>/* vsseg3e32.v */</i>, RISCV::VSSEG3E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4647">4647</th><td>  { <var>10129</var> <i>/* vsseg3e64.v */</i>, RISCV::VSSEG3E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4648">4648</th><td>  { <var>10141</var> <i>/* vsseg3e8.v */</i>, RISCV::VSSEG3E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4649">4649</th><td>  { <var>10152</var> <i>/* vsseg4e16.v */</i>, RISCV::VSSEG4E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4650">4650</th><td>  { <var>10164</var> <i>/* vsseg4e32.v */</i>, RISCV::VSSEG4E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4651">4651</th><td>  { <var>10176</var> <i>/* vsseg4e64.v */</i>, RISCV::VSSEG4E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4652">4652</th><td>  { <var>10188</var> <i>/* vsseg4e8.v */</i>, RISCV::VSSEG4E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4653">4653</th><td>  { <var>10199</var> <i>/* vsseg5e16.v */</i>, RISCV::VSSEG5E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4654">4654</th><td>  { <var>10211</var> <i>/* vsseg5e32.v */</i>, RISCV::VSSEG5E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4655">4655</th><td>  { <var>10223</var> <i>/* vsseg5e64.v */</i>, RISCV::VSSEG5E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4656">4656</th><td>  { <var>10235</var> <i>/* vsseg5e8.v */</i>, RISCV::VSSEG5E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4657">4657</th><td>  { <var>10246</var> <i>/* vsseg6e16.v */</i>, RISCV::VSSEG6E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4658">4658</th><td>  { <var>10258</var> <i>/* vsseg6e32.v */</i>, RISCV::VSSEG6E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4659">4659</th><td>  { <var>10270</var> <i>/* vsseg6e64.v */</i>, RISCV::VSSEG6E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4660">4660</th><td>  { <var>10282</var> <i>/* vsseg6e8.v */</i>, RISCV::VSSEG6E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4661">4661</th><td>  { <var>10293</var> <i>/* vsseg7e16.v */</i>, RISCV::VSSEG7E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4662">4662</th><td>  { <var>10305</var> <i>/* vsseg7e32.v */</i>, RISCV::VSSEG7E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4663">4663</th><td>  { <var>10317</var> <i>/* vsseg7e64.v */</i>, RISCV::VSSEG7E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4664">4664</th><td>  { <var>10329</var> <i>/* vsseg7e8.v */</i>, RISCV::VSSEG7E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4665">4665</th><td>  { <var>10340</var> <i>/* vsseg8e16.v */</i>, RISCV::VSSEG8E16_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4666">4666</th><td>  { <var>10352</var> <i>/* vsseg8e32.v */</i>, RISCV::VSSEG8E32_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4667">4667</th><td>  { <var>10364</var> <i>/* vsseg8e64.v */</i>, RISCV::VSSEG8E64_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4668">4668</th><td>  { <var>10376</var> <i>/* vsseg8e8.v */</i>, RISCV::VSSEG8E8_V, Convert__Reg1_0__Reg1_2__RVVMaskRegOpOperand1_4, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4669">4669</th><td>  { <var>10387</var> <i>/* vssra.vi */</i>, RISCV::VSSRA_VI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4670">4670</th><td>  { <var>10396</var> <i>/* vssra.vv */</i>, RISCV::VSSRA_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4671">4671</th><td>  { <var>10405</var> <i>/* vssra.vx */</i>, RISCV::VSSRA_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4672">4672</th><td>  { <var>10414</var> <i>/* vssrl.vi */</i>, RISCV::VSSRL_VI, Convert__Reg1_0__Reg1_1__UImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_UImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4673">4673</th><td>  { <var>10423</var> <i>/* vssrl.vv */</i>, RISCV::VSSRL_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4674">4674</th><td>  { <var>10432</var> <i>/* vssrl.vx */</i>, RISCV::VSSRL_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4675">4675</th><td>  { <var>10441</var> <i>/* vssseg2e16.v */</i>, RISCV::VSSSEG2E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4676">4676</th><td>  { <var>10454</var> <i>/* vssseg2e32.v */</i>, RISCV::VSSSEG2E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4677">4677</th><td>  { <var>10467</var> <i>/* vssseg2e64.v */</i>, RISCV::VSSSEG2E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4678">4678</th><td>  { <var>10480</var> <i>/* vssseg2e8.v */</i>, RISCV::VSSSEG2E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4679">4679</th><td>  { <var>10492</var> <i>/* vssseg3e16.v */</i>, RISCV::VSSSEG3E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4680">4680</th><td>  { <var>10505</var> <i>/* vssseg3e32.v */</i>, RISCV::VSSSEG3E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4681">4681</th><td>  { <var>10518</var> <i>/* vssseg3e64.v */</i>, RISCV::VSSSEG3E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4682">4682</th><td>  { <var>10531</var> <i>/* vssseg3e8.v */</i>, RISCV::VSSSEG3E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4683">4683</th><td>  { <var>10543</var> <i>/* vssseg4e16.v */</i>, RISCV::VSSSEG4E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4684">4684</th><td>  { <var>10556</var> <i>/* vssseg4e32.v */</i>, RISCV::VSSSEG4E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4685">4685</th><td>  { <var>10569</var> <i>/* vssseg4e64.v */</i>, RISCV::VSSSEG4E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4686">4686</th><td>  { <var>10582</var> <i>/* vssseg4e8.v */</i>, RISCV::VSSSEG4E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4687">4687</th><td>  { <var>10594</var> <i>/* vssseg5e16.v */</i>, RISCV::VSSSEG5E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4688">4688</th><td>  { <var>10607</var> <i>/* vssseg5e32.v */</i>, RISCV::VSSSEG5E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4689">4689</th><td>  { <var>10620</var> <i>/* vssseg5e64.v */</i>, RISCV::VSSSEG5E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4690">4690</th><td>  { <var>10633</var> <i>/* vssseg5e8.v */</i>, RISCV::VSSSEG5E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4691">4691</th><td>  { <var>10645</var> <i>/* vssseg6e16.v */</i>, RISCV::VSSSEG6E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4692">4692</th><td>  { <var>10658</var> <i>/* vssseg6e32.v */</i>, RISCV::VSSSEG6E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4693">4693</th><td>  { <var>10671</var> <i>/* vssseg6e64.v */</i>, RISCV::VSSSEG6E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4694">4694</th><td>  { <var>10684</var> <i>/* vssseg6e8.v */</i>, RISCV::VSSSEG6E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4695">4695</th><td>  { <var>10696</var> <i>/* vssseg7e16.v */</i>, RISCV::VSSSEG7E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4696">4696</th><td>  { <var>10709</var> <i>/* vssseg7e32.v */</i>, RISCV::VSSSEG7E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4697">4697</th><td>  { <var>10722</var> <i>/* vssseg7e64.v */</i>, RISCV::VSSSEG7E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4698">4698</th><td>  { <var>10735</var> <i>/* vssseg7e8.v */</i>, RISCV::VSSSEG7E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4699">4699</th><td>  { <var>10747</var> <i>/* vssseg8e16.v */</i>, RISCV::VSSSEG8E16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4700">4700</th><td>  { <var>10760</var> <i>/* vssseg8e32.v */</i>, RISCV::VSSSEG8E32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4701">4701</th><td>  { <var>10773</var> <i>/* vssseg8e64.v */</i>, RISCV::VSSSEG8E64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4702">4702</th><td>  { <var>10786</var> <i>/* vssseg8e8.v */</i>, RISCV::VSSSEG8E8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4703">4703</th><td>  { <var>10798</var> <i>/* vssub.vv */</i>, RISCV::VSSUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4704">4704</th><td>  { <var>10807</var> <i>/* vssub.vx */</i>, RISCV::VSSUB_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4705">4705</th><td>  { <var>10816</var> <i>/* vssubu.vv */</i>, RISCV::VSSUBU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4706">4706</th><td>  { <var>10826</var> <i>/* vssubu.vx */</i>, RISCV::VSSUBU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4707">4707</th><td>  { <var>10836</var> <i>/* vsub.vv */</i>, RISCV::VSUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4708">4708</th><td>  { <var>10844</var> <i>/* vsub.vx */</i>, RISCV::VSUB_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4709">4709</th><td>  { <var>10852</var> <i>/* vsuxei16.v */</i>, RISCV::VSUXEI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4710">4710</th><td>  { <var>10863</var> <i>/* vsuxei32.v */</i>, RISCV::VSUXEI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4711">4711</th><td>  { <var>10874</var> <i>/* vsuxei64.v */</i>, RISCV::VSUXEI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4712">4712</th><td>  { <var>10885</var> <i>/* vsuxei8.v */</i>, RISCV::VSUXEI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtV, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4713">4713</th><td>  { <var>10895</var> <i>/* vsuxseg2ei16.v */</i>, RISCV::VSUXSEG2EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4714">4714</th><td>  { <var>10910</var> <i>/* vsuxseg2ei32.v */</i>, RISCV::VSUXSEG2EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4715">4715</th><td>  { <var>10925</var> <i>/* vsuxseg2ei64.v */</i>, RISCV::VSUXSEG2EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4716">4716</th><td>  { <var>10940</var> <i>/* vsuxseg2ei8.v */</i>, RISCV::VSUXSEG2EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4717">4717</th><td>  { <var>10954</var> <i>/* vsuxseg3ei16.v */</i>, RISCV::VSUXSEG3EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4718">4718</th><td>  { <var>10969</var> <i>/* vsuxseg3ei32.v */</i>, RISCV::VSUXSEG3EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4719">4719</th><td>  { <var>10984</var> <i>/* vsuxseg3ei64.v */</i>, RISCV::VSUXSEG3EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4720">4720</th><td>  { <var>10999</var> <i>/* vsuxseg3ei8.v */</i>, RISCV::VSUXSEG3EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4721">4721</th><td>  { <var>11013</var> <i>/* vsuxseg4ei16.v */</i>, RISCV::VSUXSEG4EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4722">4722</th><td>  { <var>11028</var> <i>/* vsuxseg4ei32.v */</i>, RISCV::VSUXSEG4EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4723">4723</th><td>  { <var>11043</var> <i>/* vsuxseg4ei64.v */</i>, RISCV::VSUXSEG4EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4724">4724</th><td>  { <var>11058</var> <i>/* vsuxseg4ei8.v */</i>, RISCV::VSUXSEG4EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4725">4725</th><td>  { <var>11072</var> <i>/* vsuxseg5ei16.v */</i>, RISCV::VSUXSEG5EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4726">4726</th><td>  { <var>11087</var> <i>/* vsuxseg5ei32.v */</i>, RISCV::VSUXSEG5EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4727">4727</th><td>  { <var>11102</var> <i>/* vsuxseg5ei64.v */</i>, RISCV::VSUXSEG5EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4728">4728</th><td>  { <var>11117</var> <i>/* vsuxseg5ei8.v */</i>, RISCV::VSUXSEG5EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4729">4729</th><td>  { <var>11131</var> <i>/* vsuxseg6ei16.v */</i>, RISCV::VSUXSEG6EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4730">4730</th><td>  { <var>11146</var> <i>/* vsuxseg6ei32.v */</i>, RISCV::VSUXSEG6EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4731">4731</th><td>  { <var>11161</var> <i>/* vsuxseg6ei64.v */</i>, RISCV::VSUXSEG6EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4732">4732</th><td>  { <var>11176</var> <i>/* vsuxseg6ei8.v */</i>, RISCV::VSUXSEG6EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4733">4733</th><td>  { <var>11190</var> <i>/* vsuxseg7ei16.v */</i>, RISCV::VSUXSEG7EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4734">4734</th><td>  { <var>11205</var> <i>/* vsuxseg7ei32.v */</i>, RISCV::VSUXSEG7EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4735">4735</th><td>  { <var>11220</var> <i>/* vsuxseg7ei64.v */</i>, RISCV::VSUXSEG7EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4736">4736</th><td>  { <var>11235</var> <i>/* vsuxseg7ei8.v */</i>, RISCV::VSUXSEG7EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4737">4737</th><td>  { <var>11249</var> <i>/* vsuxseg8ei16.v */</i>, RISCV::VSUXSEG8EI16_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4738">4738</th><td>  { <var>11264</var> <i>/* vsuxseg8ei32.v */</i>, RISCV::VSUXSEG8EI32_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4739">4739</th><td>  { <var>11279</var> <i>/* vsuxseg8ei64.v */</i>, RISCV::VSUXSEG8EI64_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4740">4740</th><td>  { <var>11294</var> <i>/* vsuxseg8ei8.v */</i>, RISCV::VSUXSEG8EI8_V, Convert__Reg1_0__Reg1_2__Reg1_4__RVVMaskRegOpOperand1_5, AMFBS_HasStdExtZvlsseg, { MCK_VR, MCK__40_, MCK_GPR, MCK__41_, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4741">4741</th><td>  { <var>11308</var> <i>/* vwadd.vv */</i>, RISCV::VWADD_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4742">4742</th><td>  { <var>11317</var> <i>/* vwadd.vx */</i>, RISCV::VWADD_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4743">4743</th><td>  { <var>11326</var> <i>/* vwadd.wv */</i>, RISCV::VWADD_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4744">4744</th><td>  { <var>11335</var> <i>/* vwadd.wx */</i>, RISCV::VWADD_WX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4745">4745</th><td>  { <var>11344</var> <i>/* vwaddu.vv */</i>, RISCV::VWADDU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4746">4746</th><td>  { <var>11354</var> <i>/* vwaddu.vx */</i>, RISCV::VWADDU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4747">4747</th><td>  { <var>11364</var> <i>/* vwaddu.wv */</i>, RISCV::VWADDU_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4748">4748</th><td>  { <var>11374</var> <i>/* vwaddu.wx */</i>, RISCV::VWADDU_WX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4749">4749</th><td>  { <var>11384</var> <i>/* vwcvt.x.x.v */</i>, RISCV::VWADD_VX, Convert__Reg1_0__Reg1_1__regX0__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4750">4750</th><td>  { <var>11396</var> <i>/* vwcvtu.x.x.v */</i>, RISCV::VWADDU_VX, Convert__Reg1_0__Reg1_1__regX0__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4751">4751</th><td>  { <var>11409</var> <i>/* vwmacc.vv */</i>, RISCV::VWMACC_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4752">4752</th><td>  { <var>11419</var> <i>/* vwmacc.vx */</i>, RISCV::VWMACC_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4753">4753</th><td>  { <var>11429</var> <i>/* vwmaccsu.vv */</i>, RISCV::VWMACCSU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4754">4754</th><td>  { <var>11441</var> <i>/* vwmaccsu.vx */</i>, RISCV::VWMACCSU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4755">4755</th><td>  { <var>11453</var> <i>/* vwmaccu.vv */</i>, RISCV::VWMACCU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4756">4756</th><td>  { <var>11464</var> <i>/* vwmaccu.vx */</i>, RISCV::VWMACCU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4757">4757</th><td>  { <var>11475</var> <i>/* vwmaccus.vx */</i>, RISCV::VWMACCUS_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_GPR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4758">4758</th><td>  { <var>11487</var> <i>/* vwmul.vv */</i>, RISCV::VWMUL_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4759">4759</th><td>  { <var>11496</var> <i>/* vwmul.vx */</i>, RISCV::VWMUL_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4760">4760</th><td>  { <var>11505</var> <i>/* vwmulsu.vv */</i>, RISCV::VWMULSU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4761">4761</th><td>  { <var>11516</var> <i>/* vwmulsu.vx */</i>, RISCV::VWMULSU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4762">4762</th><td>  { <var>11527</var> <i>/* vwmulu.vv */</i>, RISCV::VWMULU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4763">4763</th><td>  { <var>11537</var> <i>/* vwmulu.vx */</i>, RISCV::VWMULU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4764">4764</th><td>  { <var>11547</var> <i>/* vwredsum.vs */</i>, RISCV::VWREDSUM_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4765">4765</th><td>  { <var>11559</var> <i>/* vwredsumu.vs */</i>, RISCV::VWREDSUMU_VS, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4766">4766</th><td>  { <var>11572</var> <i>/* vwsub.vv */</i>, RISCV::VWSUB_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4767">4767</th><td>  { <var>11581</var> <i>/* vwsub.vx */</i>, RISCV::VWSUB_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4768">4768</th><td>  { <var>11590</var> <i>/* vwsub.wv */</i>, RISCV::VWSUB_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4769">4769</th><td>  { <var>11599</var> <i>/* vwsub.wx */</i>, RISCV::VWSUB_WX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4770">4770</th><td>  { <var>11608</var> <i>/* vwsubu.vv */</i>, RISCV::VWSUBU_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4771">4771</th><td>  { <var>11618</var> <i>/* vwsubu.vx */</i>, RISCV::VWSUBU_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4772">4772</th><td>  { <var>11628</var> <i>/* vwsubu.wv */</i>, RISCV::VWSUBU_WV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4773">4773</th><td>  { <var>11638</var> <i>/* vwsubu.wx */</i>, RISCV::VWSUBU_WX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4774">4774</th><td>  { <var>11648</var> <i>/* vxor.vi */</i>, RISCV::VXOR_VI, Convert__Reg1_0__Reg1_1__SImm51_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_SImm5, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4775">4775</th><td>  { <var>11656</var> <i>/* vxor.vv */</i>, RISCV::VXOR_VV, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4776">4776</th><td>  { <var>11664</var> <i>/* vxor.vx */</i>, RISCV::VXOR_VX, Convert__Reg1_0__Reg1_1__Reg1_2__RVVMaskRegOpOperand1_3, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_GPR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4777">4777</th><td>  { <var>11672</var> <i>/* vzext.vf2 */</i>, RISCV::VZEXT_VF2, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4778">4778</th><td>  { <var>11682</var> <i>/* vzext.vf4 */</i>, RISCV::VZEXT_VF4, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4779">4779</th><td>  { <var>11692</var> <i>/* vzext.vf8 */</i>, RISCV::VZEXT_VF8, Convert__Reg1_0__Reg1_1__RVVMaskRegOpOperand1_2, AMFBS_HasStdExtV, { MCK_VR, MCK_VR, MCK_RVVMaskRegOpOperand }, },</td></tr>
<tr><th id="4780">4780</th><td>  { <var>11702</var> <i>/* wfi */</i>, RISCV::WFI, Convert__imm_95_0__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="4781">4781</th><td>  { <var>11706</var> <i>/* xnor */</i>, RISCV::XNOR, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbbOrZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4782">4782</th><td>  { <var>11711</var> <i>/* xor */</i>, RISCV::XOR, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4783">4783</th><td>  { <var>11711</var> <i>/* xor */</i>, RISCV::XORI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="4784">4784</th><td>  { <var>11715</var> <i>/* xori */</i>, RISCV::XORI, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },</td></tr>
<tr><th id="4785">4785</th><td>  { <var>11720</var> <i>/* xperm.b */</i>, RISCV::XPERMB, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4786">4786</th><td>  { <var>11728</var> <i>/* xperm.h */</i>, RISCV::XPERMH, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4787">4787</th><td>  { <var>11736</var> <i>/* xperm.n */</i>, RISCV::XPERMN, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4788">4788</th><td>  { <var>11744</var> <i>/* xperm.w */</i>, RISCV::XPERMW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4789">4789</th><td>  { <var>11752</var> <i>/* zext.b */</i>, RISCV::ANDI, Convert__Reg1_0__Reg1_1__imm_95_255, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4790">4790</th><td>  { <var>11759</var> <i>/* zext.h */</i>, RISCV::ZEXTH_RV32, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbbOrZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4791">4791</th><td>  { <var>11759</var> <i>/* zext.h */</i>, RISCV::ZEXTH_RV64, Convert__Reg1_0__Reg1_1, AMFBS_HasStdExtZbbOrZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4792">4792</th><td>  { <var>11759</var> <i>/* zext.h */</i>, RISCV::PseudoZEXT_H, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4793">4793</th><td>  { <var>11766</var> <i>/* zext.w */</i>, RISCV::ADDUW, Convert__Reg1_0__Reg1_1__regX0, AMFBS_HasStdExtZba_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4794">4794</th><td>  { <var>11766</var> <i>/* zext.w */</i>, RISCV::PseudoZEXT_W, Convert__Reg1_0__Reg1_1, AMFBS_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4795">4795</th><td>  { <var>11773</var> <i>/* zip */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_15, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4796">4796</th><td>  { <var>11773</var> <i>/* zip */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_31, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4797">4797</th><td>  { <var>11777</var> <i>/* zip.b */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_3, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4798">4798</th><td>  { <var>11783</var> <i>/* zip.h */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_7, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4799">4799</th><td>  { <var>11789</var> <i>/* zip.n */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_1, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4800">4800</th><td>  { <var>11795</var> <i>/* zip.w */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_15, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4801">4801</th><td>  { <var>11801</var> <i>/* zip16 */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_16, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4802">4802</th><td>  { <var>11807</var> <i>/* zip2 */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_14, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4803">4803</th><td>  { <var>11807</var> <i>/* zip2 */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_30, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4804">4804</th><td>  { <var>11812</var> <i>/* zip2.b */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_2, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4805">4805</th><td>  { <var>11819</var> <i>/* zip2.h */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_6, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4806">4806</th><td>  { <var>11826</var> <i>/* zip2.w */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_14, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4807">4807</th><td>  { <var>11833</var> <i>/* zip4 */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_12, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4808">4808</th><td>  { <var>11833</var> <i>/* zip4 */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_28, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4809">4809</th><td>  { <var>11838</var> <i>/* zip4.h */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_4, AMFBS_HasStdExtZbp, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4810">4810</th><td>  { <var>11845</var> <i>/* zip4.w */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_12, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4811">4811</th><td>  { <var>11852</var> <i>/* zip8 */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_8, AMFBS_HasStdExtZbp_IsRV32, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4812">4812</th><td>  { <var>11852</var> <i>/* zip8 */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_24, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4813">4813</th><td>  { <var>11857</var> <i>/* zip8.w */</i>, RISCV::SHFLI, Convert__Reg1_0__Reg1_1__imm_95_8, AMFBS_HasStdExtZbp_IsRV64, { MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="4814">4814</th><td>};</td></tr>
<tr><th id="4815">4815</th><td></td></tr>
<tr><th id="4816">4816</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="4817">4817</th><td><u>#include "llvm/Support/Format.h"</u></td></tr>
<tr><th id="4818">4818</th><td></td></tr>
<tr><th id="4819">4819</th><td><em>unsigned</em> RISCVAsmParser::</td></tr>
<tr><th id="4820">4820</th><td>MatchInstructionImpl(<em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="4821">4821</th><td>                     MCInst &amp;Inst,</td></tr>
<tr><th id="4822">4822</th><td>                     uint64_t &amp;ErrorInfo,</td></tr>
<tr><th id="4823">4823</th><td>                     FeatureBitset &amp;MissingFeatures,</td></tr>
<tr><th id="4824">4824</th><td>                     <em>bool</em> matchingInlineAsm, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="4825">4825</th><td>  <i>// Eliminate obvious mismatches.</i></td></tr>
<tr><th id="4826">4826</th><td>  <b>if</b> (Operands.size() &gt; <var>8</var>) {</td></tr>
<tr><th id="4827">4827</th><td>    ErrorInfo = <var>8</var>;</td></tr>
<tr><th id="4828">4828</th><td>    <b>return</b> Match_InvalidOperand;</td></tr>
<tr><th id="4829">4829</th><td>  }</td></tr>
<tr><th id="4830">4830</th><td></td></tr>
<tr><th id="4831">4831</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="4832">4832</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="4833">4833</th><td></td></tr>
<tr><th id="4834">4834</th><td>  <i>// Get the instruction mnemonic, which is the first token.</i></td></tr>
<tr><th id="4835">4835</th><td>  StringRef Mnemonic = ((RISCVOperand &amp;)*Operands[<var>0</var>]).getToken();</td></tr>
<tr><th id="4836">4836</th><td></td></tr>
<tr><th id="4837">4837</th><td>  <i>// Process all MnemonicAliases to remap the mnemonic.</i></td></tr>
<tr><th id="4838">4838</th><td>  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);</td></tr>
<tr><th id="4839">4839</th><td></td></tr>
<tr><th id="4840">4840</th><td>  <i>// Some state to try to produce better error messages.</i></td></tr>
<tr><th id="4841">4841</th><td>  <em>bool</em> HadMatchOtherThanFeatures = <b>false</b>;</td></tr>
<tr><th id="4842">4842</th><td>  <em>bool</em> HadMatchOtherThanPredicate = <b>false</b>;</td></tr>
<tr><th id="4843">4843</th><td>  <em>unsigned</em> RetCode = Match_InvalidOperand;</td></tr>
<tr><th id="4844">4844</th><td>  MissingFeatures.set();</td></tr>
<tr><th id="4845">4845</th><td>  <i>// Set ErrorInfo to the operand that mismatches if it is</i></td></tr>
<tr><th id="4846">4846</th><td><i>  // wrong for all instances of the instruction.</i></td></tr>
<tr><th id="4847">4847</th><td>  ErrorInfo = ~<var>0ULL</var>;</td></tr>
<tr><th id="4848">4848</th><td>  SmallBitVector OptionalOperandsMask(<var>7</var>);</td></tr>
<tr><th id="4849">4849</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="4850">4850</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="4851">4851</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="4852">4852</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="4853">4853</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="4854">4854</th><td>  }</td></tr>
<tr><th id="4855">4855</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="4856">4856</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="4857">4857</th><td></td></tr>
<tr><th id="4858">4858</th><td>  DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"AsmMatcher: found "</q> &lt;&lt;</td></tr>
<tr><th id="4859">4859</th><td>  std::distance(MnemonicRange.first, MnemonicRange.second) &lt;&lt;</td></tr>
<tr><th id="4860">4860</th><td>  <q>" encodings with mnemonic '"</q> &lt;&lt; Mnemonic &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="4861">4861</th><td></td></tr>
<tr><th id="4862">4862</th><td>  <i>// Return a more specific error code if no mnemonics match.</i></td></tr>
<tr><th id="4863">4863</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="4864">4864</th><td>    <b>return</b> Match_MnemonicFail;</td></tr>
<tr><th id="4865">4865</th><td></td></tr>
<tr><th id="4866">4866</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="4867">4867</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="4868">4868</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="4869">4869</th><td>    <em>bool</em> HasRequiredFeatures =</td></tr>
<tr><th id="4870">4870</th><td>      (AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures;</td></tr>
<tr><th id="4871">4871</th><td>    DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Trying to match opcode "</q></td></tr>
<tr><th id="4872">4872</th><td>                                          &lt;&lt; MII.getName(it-&gt;Opcode) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4873">4873</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="4874">4874</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="4875">4875</th><td>    <em>bool</em> OperandsValid = <b>true</b>;</td></tr>
<tr><th id="4876">4876</th><td>    OptionalOperandsMask.reset(<var>0</var>, <var>7</var>);</td></tr>
<tr><th id="4877">4877</th><td>    <b>for</b> (<em>unsigned</em> FormalIdx = <var>0</var>, ActualIdx = <var>1</var>; FormalIdx != <var>7</var>; ++FormalIdx) {</td></tr>
<tr><th id="4878">4878</th><td>      <em>auto</em> Formal = <b>static_cast</b>&lt;MatchClassKind&gt;(it-&gt;Classes[FormalIdx]);</td></tr>
<tr><th id="4879">4879</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="4880">4880</th><td>                      dbgs() &lt;&lt; <q>"  Matching formal operand class "</q> &lt;&lt; getMatchClassName(Formal)</td></tr>
<tr><th id="4881">4881</th><td>                             &lt;&lt; <q>" against actual operand at index "</q> &lt;&lt; ActualIdx);</td></tr>
<tr><th id="4882">4882</th><td>      <b>if</b> (ActualIdx &lt; Operands.size())</td></tr>
<tr><th id="4883">4883</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>" ("</q>;</td></tr>
<tr><th id="4884">4884</th><td>                        Operands[ActualIdx]-&gt;print(dbgs()); dbgs() &lt;&lt; <q>"): "</q>);</td></tr>
<tr><th id="4885">4885</th><td>      <b>else</b></td></tr>
<tr><th id="4886">4886</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>": "</q>);</td></tr>
<tr><th id="4887">4887</th><td>      <b>if</b> (ActualIdx &gt;= Operands.size()) {</td></tr>
<tr><th id="4888">4888</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"actual operand index out of range "</q>);</td></tr>
<tr><th id="4889">4889</th><td>        OperandsValid = (Formal == InvalidMatchClass) || isSubclass(Formal, OptionalMatchClass);</td></tr>
<tr><th id="4890">4890</th><td>        <b>if</b> (!OperandsValid) ErrorInfo = ActualIdx;</td></tr>
<tr><th id="4891">4891</th><td>        OptionalOperandsMask.set(FormalIdx, <var>7</var>);</td></tr>
<tr><th id="4892">4892</th><td>        <b>break</b>;</td></tr>
<tr><th id="4893">4893</th><td>      }</td></tr>
<tr><th id="4894">4894</th><td>      MCParsedAsmOperand &amp;Actual = *Operands[ActualIdx];</td></tr>
<tr><th id="4895">4895</th><td>      <em>unsigned</em> Diag = validateOperandClass(Actual, Formal);</td></tr>
<tr><th id="4896">4896</th><td>      <b>if</b> (Diag == Match_Success) {</td></tr>
<tr><th id="4897">4897</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="4898">4898</th><td>                        dbgs() &lt;&lt; <q>"match success using generic matcher\n"</q>);</td></tr>
<tr><th id="4899">4899</th><td>        ++ActualIdx;</td></tr>
<tr><th id="4900">4900</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4901">4901</th><td>      }</td></tr>
<tr><th id="4902">4902</th><td>      <i>// If the generic handler indicates an invalid operand</i></td></tr>
<tr><th id="4903">4903</th><td><i>      // failure, check for a special case.</i></td></tr>
<tr><th id="4904">4904</th><td>      <b>if</b> (Diag != Match_Success) {</td></tr>
<tr><th id="4905">4905</th><td>        <em>unsigned</em> TargetDiag = validateTargetOperandClass(Actual, Formal);</td></tr>
<tr><th id="4906">4906</th><td>        <b>if</b> (TargetDiag == Match_Success) {</td></tr>
<tr><th id="4907">4907</th><td>          DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="4908">4908</th><td>                          dbgs() &lt;&lt; <q>"match success using target matcher\n"</q>);</td></tr>
<tr><th id="4909">4909</th><td>          ++ActualIdx;</td></tr>
<tr><th id="4910">4910</th><td>          <b>continue</b>;</td></tr>
<tr><th id="4911">4911</th><td>        }</td></tr>
<tr><th id="4912">4912</th><td>        <i>// If the target matcher returned a specific error code use</i></td></tr>
<tr><th id="4913">4913</th><td><i>        // that, else use the one from the generic matcher.</i></td></tr>
<tr><th id="4914">4914</th><td>        <b>if</b> (TargetDiag != Match_InvalidOperand &amp;&amp; HasRequiredFeatures)</td></tr>
<tr><th id="4915">4915</th><td>          Diag = TargetDiag;</td></tr>
<tr><th id="4916">4916</th><td>      }</td></tr>
<tr><th id="4917">4917</th><td>      <i>// If current formal operand wasn't matched and it is optional</i></td></tr>
<tr><th id="4918">4918</th><td><i>      // then try to match next formal operand</i></td></tr>
<tr><th id="4919">4919</th><td>      <b>if</b> (Diag == Match_InvalidOperand &amp;&amp; isSubclass(Formal, OptionalMatchClass)) {</td></tr>
<tr><th id="4920">4920</th><td>        OptionalOperandsMask.set(FormalIdx);</td></tr>
<tr><th id="4921">4921</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"ignoring optional operand\n"</q>);</td></tr>
<tr><th id="4922">4922</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4923">4923</th><td>      }</td></tr>
<tr><th id="4924">4924</th><td>      <i>// If this operand is broken for all of the instances of this</i></td></tr>
<tr><th id="4925">4925</th><td><i>      // mnemonic, keep track of it so we can report loc info.</i></td></tr>
<tr><th id="4926">4926</th><td><i>      // If we already had a match that only failed due to a</i></td></tr>
<tr><th id="4927">4927</th><td><i>      // target predicate, that diagnostic is preferred.</i></td></tr>
<tr><th id="4928">4928</th><td>      <b>if</b> (!HadMatchOtherThanPredicate &amp;&amp;</td></tr>
<tr><th id="4929">4929</th><td>          (it == MnemonicRange.first || ErrorInfo &lt;= ActualIdx)) {</td></tr>
<tr><th id="4930">4930</th><td>        <b>if</b> (HasRequiredFeatures &amp;&amp; (ErrorInfo != ActualIdx || Diag != Match_InvalidOperand))</td></tr>
<tr><th id="4931">4931</th><td>          RetCode = Diag;</td></tr>
<tr><th id="4932">4932</th><td>        ErrorInfo = ActualIdx;</td></tr>
<tr><th id="4933">4933</th><td>      }</td></tr>
<tr><th id="4934">4934</th><td>      <i>// Otherwise, just reject this instance of the mnemonic.</i></td></tr>
<tr><th id="4935">4935</th><td>      OperandsValid = <b>false</b>;</td></tr>
<tr><th id="4936">4936</th><td>      <b>break</b>;</td></tr>
<tr><th id="4937">4937</th><td>    }</td></tr>
<tr><th id="4938">4938</th><td></td></tr>
<tr><th id="4939">4939</th><td>    <b>if</b> (!OperandsValid) {</td></tr>
<tr><th id="4940">4940</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="4941">4941</th><td>                                               <q>"operand mismatches, ignoring "</q></td></tr>
<tr><th id="4942">4942</th><td>                                               <q>"this opcode\n"</q>);</td></tr>
<tr><th id="4943">4943</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4944">4944</th><td>    }</td></tr>
<tr><th id="4945">4945</th><td>    <b>if</b> (!HasRequiredFeatures) {</td></tr>
<tr><th id="4946">4946</th><td>      HadMatchOtherThanFeatures = <b>true</b>;</td></tr>
<tr><th id="4947">4947</th><td>      FeatureBitset NewMissingFeatures = RequiredFeatures &amp; ~AvailableFeatures;</td></tr>
<tr><th id="4948">4948</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Missing target features:"</q>;</td></tr>
<tr><th id="4949">4949</th><td>                      <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = NewMissingFeatures.size(); I != E; ++I)</td></tr>
<tr><th id="4950">4950</th><td>                        <b>if</b> (NewMissingFeatures[I])</td></tr>
<tr><th id="4951">4951</th><td>                          dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; I;</td></tr>
<tr><th id="4952">4952</th><td>                      dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4953">4953</th><td>      <b>if</b> (NewMissingFeatures.count() &lt;=</td></tr>
<tr><th id="4954">4954</th><td>          MissingFeatures.count())</td></tr>
<tr><th id="4955">4955</th><td>        MissingFeatures = NewMissingFeatures;</td></tr>
<tr><th id="4956">4956</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4957">4957</th><td>    }</td></tr>
<tr><th id="4958">4958</th><td></td></tr>
<tr><th id="4959">4959</th><td>    Inst.clear();</td></tr>
<tr><th id="4960">4960</th><td></td></tr>
<tr><th id="4961">4961</th><td>    Inst.setOpcode(it-&gt;Opcode);</td></tr>
<tr><th id="4962">4962</th><td>    <i>// We have a potential match but have not rendered the operands.</i></td></tr>
<tr><th id="4963">4963</th><td><i>    // Check the target predicate to handle any context sensitive</i></td></tr>
<tr><th id="4964">4964</th><td><i>    // constraints.</i></td></tr>
<tr><th id="4965">4965</th><td><i>    // For example, Ties that are referenced multiple times must be</i></td></tr>
<tr><th id="4966">4966</th><td><i>    // checked here to ensure the input is the same for each match</i></td></tr>
<tr><th id="4967">4967</th><td><i>    // constraints. If we leave it any later the ties will have been</i></td></tr>
<tr><th id="4968">4968</th><td><i>    // canonicalized</i></td></tr>
<tr><th id="4969">4969</th><td>    <em>unsigned</em> MatchResult;</td></tr>
<tr><th id="4970">4970</th><td>    <b>if</b> ((MatchResult = checkEarlyTargetMatchPredicate(Inst, Operands)) != Match_Success) {</td></tr>
<tr><th id="4971">4971</th><td>      Inst.clear();</td></tr>
<tr><th id="4972">4972</th><td>      DEBUG_WITH_TYPE(</td></tr>
<tr><th id="4973">4973</th><td>          <q>"asm-matcher"</q>,</td></tr>
<tr><th id="4974">4974</th><td>          dbgs() &lt;&lt; <q>"Early target match predicate failed with diag code "</q></td></tr>
<tr><th id="4975">4975</th><td>                 &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4976">4976</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="4977">4977</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="4978">4978</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4979">4979</th><td>    }</td></tr>
<tr><th id="4980">4980</th><td></td></tr>
<tr><th id="4981">4981</th><td>    <b>if</b> (matchingInlineAsm) {</td></tr>
<tr><th id="4982">4982</th><td>      convertToMapAndConstraints(it-&gt;ConvertFn, Operands);</td></tr>
<tr><th id="4983">4983</th><td>      <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="4984">4984</th><td>        <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="4985">4985</th><td></td></tr>
<tr><th id="4986">4986</th><td>      <b>return</b> Match_Success;</td></tr>
<tr><th id="4987">4987</th><td>    }</td></tr>
<tr><th id="4988">4988</th><td></td></tr>
<tr><th id="4989">4989</th><td>    <i>// We have selected a definite instruction, convert the parsed</i></td></tr>
<tr><th id="4990">4990</th><td><i>    // operands into the appropriate MCInst.</i></td></tr>
<tr><th id="4991">4991</th><td>    convertToMCInst(it-&gt;ConvertFn, Inst, it-&gt;Opcode, Operands,</td></tr>
<tr><th id="4992">4992</th><td>                    OptionalOperandsMask);</td></tr>
<tr><th id="4993">4993</th><td></td></tr>
<tr><th id="4994">4994</th><td>    <i>// We have a potential match. Check the target predicate to</i></td></tr>
<tr><th id="4995">4995</th><td><i>    // handle any context sensitive constraints.</i></td></tr>
<tr><th id="4996">4996</th><td>    <b>if</b> ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {</td></tr>
<tr><th id="4997">4997</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="4998">4998</th><td>                      dbgs() &lt;&lt; <q>"Target match predicate failed with diag code "</q></td></tr>
<tr><th id="4999">4999</th><td>                             &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="5000">5000</th><td>      Inst.clear();</td></tr>
<tr><th id="5001">5001</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="5002">5002</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="5003">5003</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5004">5004</th><td>    }</td></tr>
<tr><th id="5005">5005</th><td></td></tr>
<tr><th id="5006">5006</th><td>    <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="5007">5007</th><td>      <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="5008">5008</th><td></td></tr>
<tr><th id="5009">5009</th><td>    DEBUG_WITH_TYPE(</td></tr>
<tr><th id="5010">5010</th><td>        <q>"asm-matcher"</q>,</td></tr>
<tr><th id="5011">5011</th><td>        dbgs() &lt;&lt; <q>"Opcode result: complete match, selecting this opcode\n"</q>);</td></tr>
<tr><th id="5012">5012</th><td>    <b>return</b> Match_Success;</td></tr>
<tr><th id="5013">5013</th><td>  }</td></tr>
<tr><th id="5014">5014</th><td></td></tr>
<tr><th id="5015">5015</th><td>  <i>// Okay, we had no match.  Try to return a useful error code.</i></td></tr>
<tr><th id="5016">5016</th><td>  <b>if</b> (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)</td></tr>
<tr><th id="5017">5017</th><td>    <b>return</b> RetCode;</td></tr>
<tr><th id="5018">5018</th><td></td></tr>
<tr><th id="5019">5019</th><td>  ErrorInfo = <var>0</var>;</td></tr>
<tr><th id="5020">5020</th><td>  <b>return</b> Match_MissingFeature;</td></tr>
<tr><th id="5021">5021</th><td>}</td></tr>
<tr><th id="5022">5022</th><td></td></tr>
<tr><th id="5023">5023</th><td><b>namespace</b> {</td></tr>
<tr><th id="5024">5024</th><td>  <b>struct</b> OperandMatchEntry {</td></tr>
<tr><th id="5025">5025</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="5026">5026</th><td>    uint8_t OperandMask;</td></tr>
<tr><th id="5027">5027</th><td>    uint8_t Class;</td></tr>
<tr><th id="5028">5028</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="5029">5029</th><td></td></tr>
<tr><th id="5030">5030</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="5031">5031</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="5032">5032</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="5033">5033</th><td>    }</td></tr>
<tr><th id="5034">5034</th><td>  };</td></tr>
<tr><th id="5035">5035</th><td></td></tr>
<tr><th id="5036">5036</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="5037">5037</th><td>  <b>struct</b> LessOpcodeOperand {</td></tr>
<tr><th id="5038">5038</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="5039">5039</th><td>      <b>return</b> LHS.getMnemonic()  &lt; RHS;</td></tr>
<tr><th id="5040">5040</th><td>    }</td></tr>
<tr><th id="5041">5041</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="5042">5042</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="5043">5043</th><td>    }</td></tr>
<tr><th id="5044">5044</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="5045">5045</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="5046">5046</th><td>    }</td></tr>
<tr><th id="5047">5047</th><td>  };</td></tr>
<tr><th id="5048">5048</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="5049">5049</th><td></td></tr>
<tr><th id="5050">5050</th><td><em>static</em> <em>const</em> OperandMatchEntry OperandMatchTable[<var>792</var>] = {</td></tr>
<tr><th id="5051">5051</th><td>  <i>/* Operand List Mnemonic, Mask, Operand Class, Features */</i></td></tr>
<tr><th id="5052">5052</th><td>  { <var>0</var> <i>/* add */</i>, <var>8</var> <i>/* 3 */</i>, MCK_TPRelAddSymbol, AMFBS_None },</td></tr>
<tr><th id="5053">5053</th><td>  { <var>27</var> <i>/* amoadd.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5054">5054</th><td>  { <var>36</var> <i>/* amoadd.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5055">5055</th><td>  { <var>48</var> <i>/* amoadd.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5056">5056</th><td>  { <var>62</var> <i>/* amoadd.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5057">5057</th><td>  { <var>74</var> <i>/* amoadd.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5058">5058</th><td>  { <var>83</var> <i>/* amoadd.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5059">5059</th><td>  { <var>95</var> <i>/* amoadd.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5060">5060</th><td>  { <var>109</var> <i>/* amoadd.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5061">5061</th><td>  { <var>121</var> <i>/* amoand.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5062">5062</th><td>  { <var>130</var> <i>/* amoand.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5063">5063</th><td>  { <var>142</var> <i>/* amoand.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5064">5064</th><td>  { <var>156</var> <i>/* amoand.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5065">5065</th><td>  { <var>168</var> <i>/* amoand.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5066">5066</th><td>  { <var>177</var> <i>/* amoand.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5067">5067</th><td>  { <var>189</var> <i>/* amoand.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5068">5068</th><td>  { <var>203</var> <i>/* amoand.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5069">5069</th><td>  { <var>215</var> <i>/* amomax.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5070">5070</th><td>  { <var>224</var> <i>/* amomax.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5071">5071</th><td>  { <var>236</var> <i>/* amomax.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5072">5072</th><td>  { <var>250</var> <i>/* amomax.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5073">5073</th><td>  { <var>262</var> <i>/* amomax.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5074">5074</th><td>  { <var>271</var> <i>/* amomax.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5075">5075</th><td>  { <var>283</var> <i>/* amomax.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5076">5076</th><td>  { <var>297</var> <i>/* amomax.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5077">5077</th><td>  { <var>309</var> <i>/* amomaxu.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5078">5078</th><td>  { <var>319</var> <i>/* amomaxu.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5079">5079</th><td>  { <var>332</var> <i>/* amomaxu.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5080">5080</th><td>  { <var>347</var> <i>/* amomaxu.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5081">5081</th><td>  { <var>360</var> <i>/* amomaxu.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5082">5082</th><td>  { <var>370</var> <i>/* amomaxu.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5083">5083</th><td>  { <var>383</var> <i>/* amomaxu.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5084">5084</th><td>  { <var>398</var> <i>/* amomaxu.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5085">5085</th><td>  { <var>411</var> <i>/* amomin.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5086">5086</th><td>  { <var>420</var> <i>/* amomin.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5087">5087</th><td>  { <var>432</var> <i>/* amomin.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5088">5088</th><td>  { <var>446</var> <i>/* amomin.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5089">5089</th><td>  { <var>458</var> <i>/* amomin.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5090">5090</th><td>  { <var>467</var> <i>/* amomin.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5091">5091</th><td>  { <var>479</var> <i>/* amomin.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5092">5092</th><td>  { <var>493</var> <i>/* amomin.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5093">5093</th><td>  { <var>505</var> <i>/* amominu.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5094">5094</th><td>  { <var>515</var> <i>/* amominu.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5095">5095</th><td>  { <var>528</var> <i>/* amominu.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5096">5096</th><td>  { <var>543</var> <i>/* amominu.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5097">5097</th><td>  { <var>556</var> <i>/* amominu.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5098">5098</th><td>  { <var>566</var> <i>/* amominu.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5099">5099</th><td>  { <var>579</var> <i>/* amominu.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5100">5100</th><td>  { <var>594</var> <i>/* amominu.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5101">5101</th><td>  { <var>607</var> <i>/* amoor.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5102">5102</th><td>  { <var>615</var> <i>/* amoor.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5103">5103</th><td>  { <var>626</var> <i>/* amoor.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5104">5104</th><td>  { <var>639</var> <i>/* amoor.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5105">5105</th><td>  { <var>650</var> <i>/* amoor.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5106">5106</th><td>  { <var>658</var> <i>/* amoor.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5107">5107</th><td>  { <var>669</var> <i>/* amoor.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5108">5108</th><td>  { <var>682</var> <i>/* amoor.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5109">5109</th><td>  { <var>693</var> <i>/* amoswap.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5110">5110</th><td>  { <var>703</var> <i>/* amoswap.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5111">5111</th><td>  { <var>716</var> <i>/* amoswap.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5112">5112</th><td>  { <var>731</var> <i>/* amoswap.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5113">5113</th><td>  { <var>744</var> <i>/* amoswap.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5114">5114</th><td>  { <var>754</var> <i>/* amoswap.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5115">5115</th><td>  { <var>767</var> <i>/* amoswap.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5116">5116</th><td>  { <var>782</var> <i>/* amoswap.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5117">5117</th><td>  { <var>795</var> <i>/* amoxor.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5118">5118</th><td>  { <var>804</var> <i>/* amoxor.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5119">5119</th><td>  { <var>816</var> <i>/* amoxor.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5120">5120</th><td>  { <var>830</var> <i>/* amoxor.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5121">5121</th><td>  { <var>842</var> <i>/* amoxor.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5122">5122</th><td>  { <var>851</var> <i>/* amoxor.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5123">5123</th><td>  { <var>863</var> <i>/* amoxor.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5124">5124</th><td>  { <var>877</var> <i>/* amoxor.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5125">5125</th><td>  { <var>1486</var> <i>/* call */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CallSymbol, AMFBS_None },</td></tr>
<tr><th id="5126">5126</th><td>  { <var>1486</var> <i>/* call */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CallSymbol, AMFBS_None },</td></tr>
<tr><th id="5127">5127</th><td>  { <var>1609</var> <i>/* csrc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5128">5128</th><td>  { <var>1609</var> <i>/* csrc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5129">5129</th><td>  { <var>1614</var> <i>/* csrci */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5130">5130</th><td>  { <var>1620</var> <i>/* csrr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5131">5131</th><td>  { <var>1625</var> <i>/* csrrc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5132">5132</th><td>  { <var>1625</var> <i>/* csrrc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5133">5133</th><td>  { <var>1631</var> <i>/* csrrci */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5134">5134</th><td>  { <var>1638</var> <i>/* csrrs */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5135">5135</th><td>  { <var>1638</var> <i>/* csrrs */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5136">5136</th><td>  { <var>1644</var> <i>/* csrrsi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5137">5137</th><td>  { <var>1651</var> <i>/* csrrw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5138">5138</th><td>  { <var>1651</var> <i>/* csrrw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5139">5139</th><td>  { <var>1657</var> <i>/* csrrwi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5140">5140</th><td>  { <var>1664</var> <i>/* csrs */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5141">5141</th><td>  { <var>1664</var> <i>/* csrs */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5142">5142</th><td>  { <var>1669</var> <i>/* csrsi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5143">5143</th><td>  { <var>1675</var> <i>/* csrw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5144">5144</th><td>  { <var>1675</var> <i>/* csrw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5145">5145</th><td>  { <var>1680</var> <i>/* csrwi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CSRSystemRegister, AMFBS_None },</td></tr>
<tr><th id="5146">5146</th><td>  { <var>2183</var> <i>/* fld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_HasStdExtD },</td></tr>
<tr><th id="5147">5147</th><td>  { <var>2205</var> <i>/* flh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_HasStdExtZfh },</td></tr>
<tr><th id="5148">5148</th><td>  { <var>2227</var> <i>/* flw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_HasStdExtF },</td></tr>
<tr><th id="5149">5149</th><td>  { <var>2513</var> <i>/* fsd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_HasStdExtD },</td></tr>
<tr><th id="5150">5150</th><td>  { <var>2612</var> <i>/* fsh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_HasStdExtZfh },</td></tr>
<tr><th id="5151">5151</th><td>  { <var>2706</var> <i>/* fsw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_HasStdExtF },</td></tr>
<tr><th id="5152">5152</th><td>  { <var>2758</var> <i>/* j */</i>, <var>1</var> <i>/* 0 */</i>, MCK_SImm21Lsb0JAL, AMFBS_None },</td></tr>
<tr><th id="5153">5153</th><td>  { <var>2760</var> <i>/* jal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_SImm21Lsb0JAL, AMFBS_None },</td></tr>
<tr><th id="5154">5154</th><td>  { <var>2760</var> <i>/* jal */</i>, <var>2</var> <i>/* 1 */</i>, MCK_SImm21Lsb0JAL, AMFBS_None },</td></tr>
<tr><th id="5155">5155</th><td>  { <var>2772</var> <i>/* jump */</i>, <var>1</var> <i>/* 0 */</i>, MCK_PseudoJumpSymbol, AMFBS_None },</td></tr>
<tr><th id="5156">5156</th><td>  { <var>2777</var> <i>/* la */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5157">5157</th><td>  { <var>2780</var> <i>/* la.tls.gd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5158">5158</th><td>  { <var>2790</var> <i>/* la.tls.ie */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5159">5159</th><td>  { <var>2800</var> <i>/* lb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5160">5160</th><td>  { <var>2803</var> <i>/* lbu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5161">5161</th><td>  { <var>2807</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_IsRV64 },</td></tr>
<tr><th id="5162">5162</th><td>  { <var>2810</var> <i>/* lh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5163">5163</th><td>  { <var>2813</var> <i>/* lhu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5164">5164</th><td>  { <var>2820</var> <i>/* lla */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5165">5165</th><td>  { <var>2824</var> <i>/* lr.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5166">5166</th><td>  { <var>2829</var> <i>/* lr.d.aq */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5167">5167</th><td>  { <var>2837</var> <i>/* lr.d.aqrl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5168">5168</th><td>  { <var>2847</var> <i>/* lr.d.rl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5169">5169</th><td>  { <var>2855</var> <i>/* lr.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5170">5170</th><td>  { <var>2860</var> <i>/* lr.w.aq */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5171">5171</th><td>  { <var>2868</var> <i>/* lr.w.aqrl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5172">5172</th><td>  { <var>2878</var> <i>/* lr.w.rl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5173">5173</th><td>  { <var>2890</var> <i>/* lw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5174">5174</th><td>  { <var>2893</var> <i>/* lwu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_IsRV64 },</td></tr>
<tr><th id="5175">5175</th><td>  { <var>3378</var> <i>/* sb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5176">5176</th><td>  { <var>3381</var> <i>/* sc.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5177">5177</th><td>  { <var>3386</var> <i>/* sc.d.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5178">5178</th><td>  { <var>3394</var> <i>/* sc.d.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5179">5179</th><td>  { <var>3404</var> <i>/* sc.d.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5180">5180</th><td>  { <var>3412</var> <i>/* sc.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5181">5181</th><td>  { <var>3417</var> <i>/* sc.w.aq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5182">5182</th><td>  { <var>3425</var> <i>/* sc.w.aqrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5183">5183</th><td>  { <var>3435</var> <i>/* sc.w.rl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_AtomicMemOpOperand, AMFBS_HasStdExtA },</td></tr>
<tr><th id="5184">5184</th><td>  { <var>3443</var> <i>/* sd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_IsRV64 },</td></tr>
<tr><th id="5185">5185</th><td>  { <var>3497</var> <i>/* sh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5186">5186</th><td>  { <var>3680</var> <i>/* sw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BareSymbol, AMFBS_None },</td></tr>
<tr><th id="5187">5187</th><td>  { <var>3683</var> <i>/* tail */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CallSymbol, AMFBS_None },</td></tr>
<tr><th id="5188">5188</th><td>  { <var>3843</var> <i>/* vaadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5189">5189</th><td>  { <var>3852</var> <i>/* vaadd.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5190">5190</th><td>  { <var>3861</var> <i>/* vaaddu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5191">5191</th><td>  { <var>3871</var> <i>/* vaaddu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5192">5192</th><td>  { <var>3908</var> <i>/* vadd.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5193">5193</th><td>  { <var>3916</var> <i>/* vadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5194">5194</th><td>  { <var>3924</var> <i>/* vadd.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5195">5195</th><td>  { <var>3932</var> <i>/* vamoaddei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5196">5196</th><td>  { <var>3932</var> <i>/* vamoaddei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5197">5197</th><td>  { <var>3946</var> <i>/* vamoaddei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5198">5198</th><td>  { <var>3946</var> <i>/* vamoaddei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5199">5199</th><td>  { <var>3960</var> <i>/* vamoaddei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5200">5200</th><td>  { <var>3960</var> <i>/* vamoaddei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5201">5201</th><td>  { <var>3974</var> <i>/* vamoaddei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5202">5202</th><td>  { <var>3974</var> <i>/* vamoaddei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5203">5203</th><td>  { <var>3987</var> <i>/* vamoandei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5204">5204</th><td>  { <var>3987</var> <i>/* vamoandei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5205">5205</th><td>  { <var>4001</var> <i>/* vamoandei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5206">5206</th><td>  { <var>4001</var> <i>/* vamoandei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5207">5207</th><td>  { <var>4015</var> <i>/* vamoandei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5208">5208</th><td>  { <var>4015</var> <i>/* vamoandei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5209">5209</th><td>  { <var>4029</var> <i>/* vamoandei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5210">5210</th><td>  { <var>4029</var> <i>/* vamoandei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5211">5211</th><td>  { <var>4042</var> <i>/* vamomaxei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5212">5212</th><td>  { <var>4042</var> <i>/* vamomaxei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5213">5213</th><td>  { <var>4056</var> <i>/* vamomaxei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5214">5214</th><td>  { <var>4056</var> <i>/* vamomaxei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5215">5215</th><td>  { <var>4070</var> <i>/* vamomaxei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5216">5216</th><td>  { <var>4070</var> <i>/* vamomaxei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5217">5217</th><td>  { <var>4084</var> <i>/* vamomaxei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5218">5218</th><td>  { <var>4084</var> <i>/* vamomaxei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5219">5219</th><td>  { <var>4097</var> <i>/* vamomaxuei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5220">5220</th><td>  { <var>4097</var> <i>/* vamomaxuei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5221">5221</th><td>  { <var>4112</var> <i>/* vamomaxuei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5222">5222</th><td>  { <var>4112</var> <i>/* vamomaxuei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5223">5223</th><td>  { <var>4127</var> <i>/* vamomaxuei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5224">5224</th><td>  { <var>4127</var> <i>/* vamomaxuei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5225">5225</th><td>  { <var>4142</var> <i>/* vamomaxuei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5226">5226</th><td>  { <var>4142</var> <i>/* vamomaxuei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5227">5227</th><td>  { <var>4156</var> <i>/* vamominei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5228">5228</th><td>  { <var>4156</var> <i>/* vamominei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5229">5229</th><td>  { <var>4170</var> <i>/* vamominei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5230">5230</th><td>  { <var>4170</var> <i>/* vamominei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5231">5231</th><td>  { <var>4184</var> <i>/* vamominei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5232">5232</th><td>  { <var>4184</var> <i>/* vamominei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5233">5233</th><td>  { <var>4198</var> <i>/* vamominei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5234">5234</th><td>  { <var>4198</var> <i>/* vamominei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5235">5235</th><td>  { <var>4211</var> <i>/* vamominuei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5236">5236</th><td>  { <var>4211</var> <i>/* vamominuei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5237">5237</th><td>  { <var>4226</var> <i>/* vamominuei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5238">5238</th><td>  { <var>4226</var> <i>/* vamominuei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5239">5239</th><td>  { <var>4241</var> <i>/* vamominuei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5240">5240</th><td>  { <var>4241</var> <i>/* vamominuei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5241">5241</th><td>  { <var>4256</var> <i>/* vamominuei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5242">5242</th><td>  { <var>4256</var> <i>/* vamominuei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5243">5243</th><td>  { <var>4270</var> <i>/* vamoorei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5244">5244</th><td>  { <var>4270</var> <i>/* vamoorei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5245">5245</th><td>  { <var>4283</var> <i>/* vamoorei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5246">5246</th><td>  { <var>4283</var> <i>/* vamoorei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5247">5247</th><td>  { <var>4296</var> <i>/* vamoorei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5248">5248</th><td>  { <var>4296</var> <i>/* vamoorei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5249">5249</th><td>  { <var>4309</var> <i>/* vamoorei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5250">5250</th><td>  { <var>4309</var> <i>/* vamoorei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5251">5251</th><td>  { <var>4321</var> <i>/* vamoswapei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5252">5252</th><td>  { <var>4321</var> <i>/* vamoswapei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5253">5253</th><td>  { <var>4336</var> <i>/* vamoswapei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5254">5254</th><td>  { <var>4336</var> <i>/* vamoswapei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5255">5255</th><td>  { <var>4351</var> <i>/* vamoswapei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5256">5256</th><td>  { <var>4351</var> <i>/* vamoswapei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5257">5257</th><td>  { <var>4366</var> <i>/* vamoswapei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5258">5258</th><td>  { <var>4366</var> <i>/* vamoswapei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5259">5259</th><td>  { <var>4380</var> <i>/* vamoxorei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5260">5260</th><td>  { <var>4380</var> <i>/* vamoxorei16.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5261">5261</th><td>  { <var>4394</var> <i>/* vamoxorei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5262">5262</th><td>  { <var>4394</var> <i>/* vamoxorei32.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5263">5263</th><td>  { <var>4408</var> <i>/* vamoxorei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5264">5264</th><td>  { <var>4408</var> <i>/* vamoxorei64.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA_IsRV64 },</td></tr>
<tr><th id="5265">5265</th><td>  { <var>4422</var> <i>/* vamoxorei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5266">5266</th><td>  { <var>4422</var> <i>/* vamoxorei8.v */</i>, <var>64</var> <i>/* 6 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvamo_HasStdExtA },</td></tr>
<tr><th id="5267">5267</th><td>  { <var>4435</var> <i>/* vand.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5268">5268</th><td>  { <var>4443</var> <i>/* vand.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5269">5269</th><td>  { <var>4451</var> <i>/* vand.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5270">5270</th><td>  { <var>4459</var> <i>/* vasub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5271">5271</th><td>  { <var>4468</var> <i>/* vasub.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5272">5272</th><td>  { <var>4477</var> <i>/* vasubu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5273">5273</th><td>  { <var>4487</var> <i>/* vasubu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5274">5274</th><td>  { <var>4510</var> <i>/* vdiv.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5275">5275</th><td>  { <var>4518</var> <i>/* vdiv.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5276">5276</th><td>  { <var>4526</var> <i>/* vdivu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5277">5277</th><td>  { <var>4535</var> <i>/* vdivu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5278">5278</th><td>  { <var>4544</var> <i>/* vfadd.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5279">5279</th><td>  { <var>4553</var> <i>/* vfadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5280">5280</th><td>  { <var>4562</var> <i>/* vfclass.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5281">5281</th><td>  { <var>4572</var> <i>/* vfcvt.f.x.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5282">5282</th><td>  { <var>4584</var> <i>/* vfcvt.f.xu.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5283">5283</th><td>  { <var>4597</var> <i>/* vfcvt.rtz.x.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5284">5284</th><td>  { <var>4613</var> <i>/* vfcvt.rtz.xu.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5285">5285</th><td>  { <var>4630</var> <i>/* vfcvt.x.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5286">5286</th><td>  { <var>4642</var> <i>/* vfcvt.xu.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5287">5287</th><td>  { <var>4655</var> <i>/* vfdiv.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5288">5288</th><td>  { <var>4664</var> <i>/* vfdiv.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5289">5289</th><td>  { <var>4673</var> <i>/* vfirst.m */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5290">5290</th><td>  { <var>4682</var> <i>/* vfmacc.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5291">5291</th><td>  { <var>4692</var> <i>/* vfmacc.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5292">5292</th><td>  { <var>4702</var> <i>/* vfmadd.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5293">5293</th><td>  { <var>4712</var> <i>/* vfmadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5294">5294</th><td>  { <var>4722</var> <i>/* vfmax.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5295">5295</th><td>  { <var>4731</var> <i>/* vfmax.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5296">5296</th><td>  { <var>4752</var> <i>/* vfmin.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5297">5297</th><td>  { <var>4761</var> <i>/* vfmin.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5298">5298</th><td>  { <var>4770</var> <i>/* vfmsac.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5299">5299</th><td>  { <var>4780</var> <i>/* vfmsac.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5300">5300</th><td>  { <var>4790</var> <i>/* vfmsub.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5301">5301</th><td>  { <var>4800</var> <i>/* vfmsub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5302">5302</th><td>  { <var>4810</var> <i>/* vfmul.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5303">5303</th><td>  { <var>4819</var> <i>/* vfmul.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5304">5304</th><td>  { <var>4855</var> <i>/* vfncvt.f.f.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5305">5305</th><td>  { <var>4868</var> <i>/* vfncvt.f.x.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5306">5306</th><td>  { <var>4881</var> <i>/* vfncvt.f.xu.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5307">5307</th><td>  { <var>4895</var> <i>/* vfncvt.rod.f.f.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5308">5308</th><td>  { <var>4912</var> <i>/* vfncvt.rtz.x.f.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5309">5309</th><td>  { <var>4929</var> <i>/* vfncvt.rtz.xu.f.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5310">5310</th><td>  { <var>4947</var> <i>/* vfncvt.x.f.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5311">5311</th><td>  { <var>4960</var> <i>/* vfncvt.xu.f.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5312">5312</th><td>  { <var>4974</var> <i>/* vfneg.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5313">5313</th><td>  { <var>4982</var> <i>/* vfnmacc.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5314">5314</th><td>  { <var>4993</var> <i>/* vfnmacc.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5315">5315</th><td>  { <var>5004</var> <i>/* vfnmadd.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5316">5316</th><td>  { <var>5015</var> <i>/* vfnmadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5317">5317</th><td>  { <var>5026</var> <i>/* vfnmsac.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5318">5318</th><td>  { <var>5037</var> <i>/* vfnmsac.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5319">5319</th><td>  { <var>5048</var> <i>/* vfnmsub.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5320">5320</th><td>  { <var>5059</var> <i>/* vfnmsub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5321">5321</th><td>  { <var>5070</var> <i>/* vfrdiv.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5322">5322</th><td>  { <var>5080</var> <i>/* vfrec7.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5323">5323</th><td>  { <var>5089</var> <i>/* vfredmax.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5324">5324</th><td>  { <var>5101</var> <i>/* vfredmin.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5325">5325</th><td>  { <var>5113</var> <i>/* vfredosum.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5326">5326</th><td>  { <var>5126</var> <i>/* vfredsum.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5327">5327</th><td>  { <var>5138</var> <i>/* vfrsqrt7.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5328">5328</th><td>  { <var>5149</var> <i>/* vfrsub.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5329">5329</th><td>  { <var>5159</var> <i>/* vfsgnj.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5330">5330</th><td>  { <var>5169</var> <i>/* vfsgnj.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5331">5331</th><td>  { <var>5179</var> <i>/* vfsgnjn.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5332">5332</th><td>  { <var>5190</var> <i>/* vfsgnjn.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5333">5333</th><td>  { <var>5201</var> <i>/* vfsgnjx.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5334">5334</th><td>  { <var>5212</var> <i>/* vfsgnjx.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5335">5335</th><td>  { <var>5223</var> <i>/* vfslide1down.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5336">5336</th><td>  { <var>5239</var> <i>/* vfslide1up.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5337">5337</th><td>  { <var>5253</var> <i>/* vfsqrt.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5338">5338</th><td>  { <var>5262</var> <i>/* vfsub.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5339">5339</th><td>  { <var>5271</var> <i>/* vfsub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5340">5340</th><td>  { <var>5280</var> <i>/* vfwadd.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5341">5341</th><td>  { <var>5290</var> <i>/* vfwadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5342">5342</th><td>  { <var>5300</var> <i>/* vfwadd.wf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5343">5343</th><td>  { <var>5310</var> <i>/* vfwadd.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5344">5344</th><td>  { <var>5320</var> <i>/* vfwcvt.f.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5345">5345</th><td>  { <var>5333</var> <i>/* vfwcvt.f.x.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5346">5346</th><td>  { <var>5346</var> <i>/* vfwcvt.f.xu.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5347">5347</th><td>  { <var>5360</var> <i>/* vfwcvt.rtz.x.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5348">5348</th><td>  { <var>5377</var> <i>/* vfwcvt.rtz.xu.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5349">5349</th><td>  { <var>5395</var> <i>/* vfwcvt.x.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5350">5350</th><td>  { <var>5408</var> <i>/* vfwcvt.xu.f.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5351">5351</th><td>  { <var>5422</var> <i>/* vfwmacc.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5352">5352</th><td>  { <var>5433</var> <i>/* vfwmacc.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5353">5353</th><td>  { <var>5444</var> <i>/* vfwmsac.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5354">5354</th><td>  { <var>5455</var> <i>/* vfwmsac.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5355">5355</th><td>  { <var>5466</var> <i>/* vfwmul.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5356">5356</th><td>  { <var>5476</var> <i>/* vfwmul.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5357">5357</th><td>  { <var>5486</var> <i>/* vfwnmacc.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5358">5358</th><td>  { <var>5498</var> <i>/* vfwnmacc.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5359">5359</th><td>  { <var>5510</var> <i>/* vfwnmsac.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5360">5360</th><td>  { <var>5522</var> <i>/* vfwnmsac.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5361">5361</th><td>  { <var>5534</var> <i>/* vfwredosum.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5362">5362</th><td>  { <var>5548</var> <i>/* vfwredsum.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5363">5363</th><td>  { <var>5561</var> <i>/* vfwsub.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5364">5364</th><td>  { <var>5571</var> <i>/* vfwsub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5365">5365</th><td>  { <var>5581</var> <i>/* vfwsub.wf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5366">5366</th><td>  { <var>5591</var> <i>/* vfwsub.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5367">5367</th><td>  { <var>5601</var> <i>/* vid.v */</i>, <var>2</var> <i>/* 1 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5368">5368</th><td>  { <var>5607</var> <i>/* viota.m */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5369">5369</th><td>  { <var>5806</var> <i>/* vle16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5370">5370</th><td>  { <var>5814</var> <i>/* vle16ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5371">5371</th><td>  { <var>5824</var> <i>/* vle32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5372">5372</th><td>  { <var>5832</var> <i>/* vle32ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5373">5373</th><td>  { <var>5842</var> <i>/* vle64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5374">5374</th><td>  { <var>5850</var> <i>/* vle64ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5375">5375</th><td>  { <var>5860</var> <i>/* vle8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5376">5376</th><td>  { <var>5867</var> <i>/* vle8ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5377">5377</th><td>  { <var>5876</var> <i>/* vloxei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5378">5378</th><td>  { <var>5887</var> <i>/* vloxei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5379">5379</th><td>  { <var>5898</var> <i>/* vloxei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5380">5380</th><td>  { <var>5909</var> <i>/* vloxei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5381">5381</th><td>  { <var>5919</var> <i>/* vloxseg2ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5382">5382</th><td>  { <var>5934</var> <i>/* vloxseg2ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5383">5383</th><td>  { <var>5949</var> <i>/* vloxseg2ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5384">5384</th><td>  { <var>5964</var> <i>/* vloxseg2ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5385">5385</th><td>  { <var>5978</var> <i>/* vloxseg3ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5386">5386</th><td>  { <var>5993</var> <i>/* vloxseg3ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5387">5387</th><td>  { <var>6008</var> <i>/* vloxseg3ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5388">5388</th><td>  { <var>6023</var> <i>/* vloxseg3ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5389">5389</th><td>  { <var>6037</var> <i>/* vloxseg4ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5390">5390</th><td>  { <var>6052</var> <i>/* vloxseg4ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5391">5391</th><td>  { <var>6067</var> <i>/* vloxseg4ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5392">5392</th><td>  { <var>6082</var> <i>/* vloxseg4ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5393">5393</th><td>  { <var>6096</var> <i>/* vloxseg5ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5394">5394</th><td>  { <var>6111</var> <i>/* vloxseg5ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5395">5395</th><td>  { <var>6126</var> <i>/* vloxseg5ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5396">5396</th><td>  { <var>6141</var> <i>/* vloxseg5ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5397">5397</th><td>  { <var>6155</var> <i>/* vloxseg6ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5398">5398</th><td>  { <var>6170</var> <i>/* vloxseg6ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5399">5399</th><td>  { <var>6185</var> <i>/* vloxseg6ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5400">5400</th><td>  { <var>6200</var> <i>/* vloxseg6ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5401">5401</th><td>  { <var>6214</var> <i>/* vloxseg7ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5402">5402</th><td>  { <var>6229</var> <i>/* vloxseg7ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5403">5403</th><td>  { <var>6244</var> <i>/* vloxseg7ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5404">5404</th><td>  { <var>6259</var> <i>/* vloxseg7ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5405">5405</th><td>  { <var>6273</var> <i>/* vloxseg8ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5406">5406</th><td>  { <var>6288</var> <i>/* vloxseg8ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5407">5407</th><td>  { <var>6303</var> <i>/* vloxseg8ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5408">5408</th><td>  { <var>6318</var> <i>/* vloxseg8ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5409">5409</th><td>  { <var>6332</var> <i>/* vlse16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5410">5410</th><td>  { <var>6341</var> <i>/* vlse32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5411">5411</th><td>  { <var>6350</var> <i>/* vlse64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5412">5412</th><td>  { <var>6359</var> <i>/* vlse8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5413">5413</th><td>  { <var>6367</var> <i>/* vlseg2e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5414">5414</th><td>  { <var>6379</var> <i>/* vlseg2e16ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5415">5415</th><td>  { <var>6393</var> <i>/* vlseg2e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5416">5416</th><td>  { <var>6405</var> <i>/* vlseg2e32ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5417">5417</th><td>  { <var>6419</var> <i>/* vlseg2e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5418">5418</th><td>  { <var>6431</var> <i>/* vlseg2e64ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5419">5419</th><td>  { <var>6445</var> <i>/* vlseg2e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5420">5420</th><td>  { <var>6456</var> <i>/* vlseg2e8ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5421">5421</th><td>  { <var>6469</var> <i>/* vlseg3e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5422">5422</th><td>  { <var>6481</var> <i>/* vlseg3e16ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5423">5423</th><td>  { <var>6495</var> <i>/* vlseg3e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5424">5424</th><td>  { <var>6507</var> <i>/* vlseg3e32ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5425">5425</th><td>  { <var>6521</var> <i>/* vlseg3e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5426">5426</th><td>  { <var>6533</var> <i>/* vlseg3e64ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5427">5427</th><td>  { <var>6547</var> <i>/* vlseg3e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5428">5428</th><td>  { <var>6558</var> <i>/* vlseg3e8ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5429">5429</th><td>  { <var>6571</var> <i>/* vlseg4e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5430">5430</th><td>  { <var>6583</var> <i>/* vlseg4e16ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5431">5431</th><td>  { <var>6597</var> <i>/* vlseg4e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5432">5432</th><td>  { <var>6609</var> <i>/* vlseg4e32ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5433">5433</th><td>  { <var>6623</var> <i>/* vlseg4e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5434">5434</th><td>  { <var>6635</var> <i>/* vlseg4e64ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5435">5435</th><td>  { <var>6649</var> <i>/* vlseg4e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5436">5436</th><td>  { <var>6660</var> <i>/* vlseg4e8ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5437">5437</th><td>  { <var>6673</var> <i>/* vlseg5e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5438">5438</th><td>  { <var>6685</var> <i>/* vlseg5e16ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5439">5439</th><td>  { <var>6699</var> <i>/* vlseg5e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5440">5440</th><td>  { <var>6711</var> <i>/* vlseg5e32ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5441">5441</th><td>  { <var>6725</var> <i>/* vlseg5e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5442">5442</th><td>  { <var>6737</var> <i>/* vlseg5e64ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5443">5443</th><td>  { <var>6751</var> <i>/* vlseg5e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5444">5444</th><td>  { <var>6762</var> <i>/* vlseg5e8ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5445">5445</th><td>  { <var>6775</var> <i>/* vlseg6e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5446">5446</th><td>  { <var>6787</var> <i>/* vlseg6e16ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5447">5447</th><td>  { <var>6801</var> <i>/* vlseg6e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5448">5448</th><td>  { <var>6813</var> <i>/* vlseg6e32ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5449">5449</th><td>  { <var>6827</var> <i>/* vlseg6e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5450">5450</th><td>  { <var>6839</var> <i>/* vlseg6e64ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5451">5451</th><td>  { <var>6853</var> <i>/* vlseg6e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5452">5452</th><td>  { <var>6864</var> <i>/* vlseg6e8ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5453">5453</th><td>  { <var>6877</var> <i>/* vlseg7e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5454">5454</th><td>  { <var>6889</var> <i>/* vlseg7e16ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5455">5455</th><td>  { <var>6903</var> <i>/* vlseg7e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5456">5456</th><td>  { <var>6915</var> <i>/* vlseg7e32ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5457">5457</th><td>  { <var>6929</var> <i>/* vlseg7e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5458">5458</th><td>  { <var>6941</var> <i>/* vlseg7e64ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5459">5459</th><td>  { <var>6955</var> <i>/* vlseg7e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5460">5460</th><td>  { <var>6966</var> <i>/* vlseg7e8ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5461">5461</th><td>  { <var>6979</var> <i>/* vlseg8e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5462">5462</th><td>  { <var>6991</var> <i>/* vlseg8e16ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5463">5463</th><td>  { <var>7005</var> <i>/* vlseg8e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5464">5464</th><td>  { <var>7017</var> <i>/* vlseg8e32ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5465">5465</th><td>  { <var>7031</var> <i>/* vlseg8e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5466">5466</th><td>  { <var>7043</var> <i>/* vlseg8e64ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5467">5467</th><td>  { <var>7057</var> <i>/* vlseg8e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5468">5468</th><td>  { <var>7068</var> <i>/* vlseg8e8ff.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5469">5469</th><td>  { <var>7081</var> <i>/* vlsseg2e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5470">5470</th><td>  { <var>7094</var> <i>/* vlsseg2e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5471">5471</th><td>  { <var>7107</var> <i>/* vlsseg2e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5472">5472</th><td>  { <var>7120</var> <i>/* vlsseg2e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5473">5473</th><td>  { <var>7132</var> <i>/* vlsseg3e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5474">5474</th><td>  { <var>7145</var> <i>/* vlsseg3e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5475">5475</th><td>  { <var>7158</var> <i>/* vlsseg3e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5476">5476</th><td>  { <var>7171</var> <i>/* vlsseg3e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5477">5477</th><td>  { <var>7183</var> <i>/* vlsseg4e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5478">5478</th><td>  { <var>7196</var> <i>/* vlsseg4e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5479">5479</th><td>  { <var>7209</var> <i>/* vlsseg4e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5480">5480</th><td>  { <var>7222</var> <i>/* vlsseg4e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5481">5481</th><td>  { <var>7234</var> <i>/* vlsseg5e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5482">5482</th><td>  { <var>7247</var> <i>/* vlsseg5e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5483">5483</th><td>  { <var>7260</var> <i>/* vlsseg5e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5484">5484</th><td>  { <var>7273</var> <i>/* vlsseg5e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5485">5485</th><td>  { <var>7285</var> <i>/* vlsseg6e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5486">5486</th><td>  { <var>7298</var> <i>/* vlsseg6e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5487">5487</th><td>  { <var>7311</var> <i>/* vlsseg6e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5488">5488</th><td>  { <var>7324</var> <i>/* vlsseg6e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5489">5489</th><td>  { <var>7336</var> <i>/* vlsseg7e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5490">5490</th><td>  { <var>7349</var> <i>/* vlsseg7e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5491">5491</th><td>  { <var>7362</var> <i>/* vlsseg7e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5492">5492</th><td>  { <var>7375</var> <i>/* vlsseg7e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5493">5493</th><td>  { <var>7387</var> <i>/* vlsseg8e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5494">5494</th><td>  { <var>7400</var> <i>/* vlsseg8e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5495">5495</th><td>  { <var>7413</var> <i>/* vlsseg8e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5496">5496</th><td>  { <var>7426</var> <i>/* vlsseg8e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5497">5497</th><td>  { <var>7438</var> <i>/* vluxei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5498">5498</th><td>  { <var>7449</var> <i>/* vluxei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5499">5499</th><td>  { <var>7460</var> <i>/* vluxei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5500">5500</th><td>  { <var>7471</var> <i>/* vluxei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5501">5501</th><td>  { <var>7481</var> <i>/* vluxseg2ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5502">5502</th><td>  { <var>7496</var> <i>/* vluxseg2ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5503">5503</th><td>  { <var>7511</var> <i>/* vluxseg2ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5504">5504</th><td>  { <var>7526</var> <i>/* vluxseg2ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5505">5505</th><td>  { <var>7540</var> <i>/* vluxseg3ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5506">5506</th><td>  { <var>7555</var> <i>/* vluxseg3ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5507">5507</th><td>  { <var>7570</var> <i>/* vluxseg3ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5508">5508</th><td>  { <var>7585</var> <i>/* vluxseg3ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5509">5509</th><td>  { <var>7599</var> <i>/* vluxseg4ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5510">5510</th><td>  { <var>7614</var> <i>/* vluxseg4ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5511">5511</th><td>  { <var>7629</var> <i>/* vluxseg4ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5512">5512</th><td>  { <var>7644</var> <i>/* vluxseg4ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5513">5513</th><td>  { <var>7658</var> <i>/* vluxseg5ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5514">5514</th><td>  { <var>7673</var> <i>/* vluxseg5ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5515">5515</th><td>  { <var>7688</var> <i>/* vluxseg5ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5516">5516</th><td>  { <var>7703</var> <i>/* vluxseg5ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5517">5517</th><td>  { <var>7717</var> <i>/* vluxseg6ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5518">5518</th><td>  { <var>7732</var> <i>/* vluxseg6ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5519">5519</th><td>  { <var>7747</var> <i>/* vluxseg6ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5520">5520</th><td>  { <var>7762</var> <i>/* vluxseg6ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5521">5521</th><td>  { <var>7776</var> <i>/* vluxseg7ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5522">5522</th><td>  { <var>7791</var> <i>/* vluxseg7ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5523">5523</th><td>  { <var>7806</var> <i>/* vluxseg7ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5524">5524</th><td>  { <var>7821</var> <i>/* vluxseg7ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5525">5525</th><td>  { <var>7835</var> <i>/* vluxseg8ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5526">5526</th><td>  { <var>7850</var> <i>/* vluxseg8ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5527">5527</th><td>  { <var>7865</var> <i>/* vluxseg8ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5528">5528</th><td>  { <var>7880</var> <i>/* vluxseg8ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5529">5529</th><td>  { <var>7894</var> <i>/* vmacc.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5530">5530</th><td>  { <var>7903</var> <i>/* vmacc.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5531">5531</th><td>  { <var>7969</var> <i>/* vmadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5532">5532</th><td>  { <var>7978</var> <i>/* vmadd.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5533">5533</th><td>  { <var>8008</var> <i>/* vmax.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5534">5534</th><td>  { <var>8016</var> <i>/* vmax.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5535">5535</th><td>  { <var>8024</var> <i>/* vmaxu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5536">5536</th><td>  { <var>8033</var> <i>/* vmaxu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5537">5537</th><td>  { <var>8083</var> <i>/* vmfeq.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5538">5538</th><td>  { <var>8092</var> <i>/* vmfeq.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5539">5539</th><td>  { <var>8101</var> <i>/* vmfge.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5540">5540</th><td>  { <var>8110</var> <i>/* vmfge.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5541">5541</th><td>  { <var>8119</var> <i>/* vmfgt.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5542">5542</th><td>  { <var>8128</var> <i>/* vmfgt.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5543">5543</th><td>  { <var>8137</var> <i>/* vmfle.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5544">5544</th><td>  { <var>8146</var> <i>/* vmfle.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5545">5545</th><td>  { <var>8155</var> <i>/* vmflt.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5546">5546</th><td>  { <var>8164</var> <i>/* vmflt.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5547">5547</th><td>  { <var>8173</var> <i>/* vmfne.vf */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5548">5548</th><td>  { <var>8182</var> <i>/* vmfne.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV_HasStdExtF },</td></tr>
<tr><th id="5549">5549</th><td>  { <var>8191</var> <i>/* vmin.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5550">5550</th><td>  { <var>8199</var> <i>/* vmin.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5551">5551</th><td>  { <var>8207</var> <i>/* vminu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5552">5552</th><td>  { <var>8216</var> <i>/* vminu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5553">5553</th><td>  { <var>8316</var> <i>/* vmsbf.m */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5554">5554</th><td>  { <var>8324</var> <i>/* vmseq.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5555">5555</th><td>  { <var>8333</var> <i>/* vmseq.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5556">5556</th><td>  { <var>8342</var> <i>/* vmseq.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5557">5557</th><td>  { <var>8359</var> <i>/* vmsge.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5558">5558</th><td>  { <var>8368</var> <i>/* vmsge.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5559">5559</th><td>  { <var>8377</var> <i>/* vmsge.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5560">5560</th><td>  { <var>8377</var> <i>/* vmsge.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5561">5561</th><td>  { <var>8386</var> <i>/* vmsgeu.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5562">5562</th><td>  { <var>8396</var> <i>/* vmsgeu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5563">5563</th><td>  { <var>8406</var> <i>/* vmsgeu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5564">5564</th><td>  { <var>8406</var> <i>/* vmsgeu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5565">5565</th><td>  { <var>8416</var> <i>/* vmsgt.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5566">5566</th><td>  { <var>8425</var> <i>/* vmsgt.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5567">5567</th><td>  { <var>8434</var> <i>/* vmsgt.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5568">5568</th><td>  { <var>8443</var> <i>/* vmsgtu.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5569">5569</th><td>  { <var>8453</var> <i>/* vmsgtu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5570">5570</th><td>  { <var>8463</var> <i>/* vmsgtu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5571">5571</th><td>  { <var>8473</var> <i>/* vmsif.m */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5572">5572</th><td>  { <var>8481</var> <i>/* vmsle.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5573">5573</th><td>  { <var>8490</var> <i>/* vmsle.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5574">5574</th><td>  { <var>8499</var> <i>/* vmsle.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5575">5575</th><td>  { <var>8508</var> <i>/* vmsleu.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5576">5576</th><td>  { <var>8518</var> <i>/* vmsleu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5577">5577</th><td>  { <var>8528</var> <i>/* vmsleu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5578">5578</th><td>  { <var>8538</var> <i>/* vmslt.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5579">5579</th><td>  { <var>8547</var> <i>/* vmslt.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5580">5580</th><td>  { <var>8556</var> <i>/* vmslt.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5581">5581</th><td>  { <var>8565</var> <i>/* vmsltu.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5582">5582</th><td>  { <var>8575</var> <i>/* vmsltu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5583">5583</th><td>  { <var>8585</var> <i>/* vmsltu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5584">5584</th><td>  { <var>8595</var> <i>/* vmsne.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5585">5585</th><td>  { <var>8604</var> <i>/* vmsne.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5586">5586</th><td>  { <var>8613</var> <i>/* vmsne.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5587">5587</th><td>  { <var>8622</var> <i>/* vmsof.m */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5588">5588</th><td>  { <var>8630</var> <i>/* vmul.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5589">5589</th><td>  { <var>8638</var> <i>/* vmul.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5590">5590</th><td>  { <var>8646</var> <i>/* vmulh.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5591">5591</th><td>  { <var>8655</var> <i>/* vmulh.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5592">5592</th><td>  { <var>8664</var> <i>/* vmulhsu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5593">5593</th><td>  { <var>8675</var> <i>/* vmulhsu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5594">5594</th><td>  { <var>8686</var> <i>/* vmulhu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5595">5595</th><td>  { <var>8696</var> <i>/* vmulhu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5596">5596</th><td>  { <var>8797</var> <i>/* vnclip.wi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5597">5597</th><td>  { <var>8807</var> <i>/* vnclip.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5598">5598</th><td>  { <var>8817</var> <i>/* vnclip.wx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5599">5599</th><td>  { <var>8827</var> <i>/* vnclipu.wi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5600">5600</th><td>  { <var>8838</var> <i>/* vnclipu.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5601">5601</th><td>  { <var>8849</var> <i>/* vnclipu.wx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5602">5602</th><td>  { <var>8860</var> <i>/* vncvt.x.x.w */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5603">5603</th><td>  { <var>8872</var> <i>/* vneg.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5604">5604</th><td>  { <var>8879</var> <i>/* vnmsac.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5605">5605</th><td>  { <var>8889</var> <i>/* vnmsac.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5606">5606</th><td>  { <var>8899</var> <i>/* vnmsub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5607">5607</th><td>  { <var>8909</var> <i>/* vnmsub.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5608">5608</th><td>  { <var>8919</var> <i>/* vnot.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5609">5609</th><td>  { <var>8926</var> <i>/* vnsra.wi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5610">5610</th><td>  { <var>8935</var> <i>/* vnsra.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5611">5611</th><td>  { <var>8944</var> <i>/* vnsra.wx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5612">5612</th><td>  { <var>8953</var> <i>/* vnsrl.wi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5613">5613</th><td>  { <var>8962</var> <i>/* vnsrl.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5614">5614</th><td>  { <var>8971</var> <i>/* vnsrl.wx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5615">5615</th><td>  { <var>8980</var> <i>/* vor.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5616">5616</th><td>  { <var>8987</var> <i>/* vor.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5617">5617</th><td>  { <var>8994</var> <i>/* vor.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5618">5618</th><td>  { <var>9001</var> <i>/* vpopc.m */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5619">5619</th><td>  { <var>9009</var> <i>/* vredand.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5620">5620</th><td>  { <var>9020</var> <i>/* vredmax.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5621">5621</th><td>  { <var>9031</var> <i>/* vredmaxu.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5622">5622</th><td>  { <var>9043</var> <i>/* vredmin.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5623">5623</th><td>  { <var>9054</var> <i>/* vredminu.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5624">5624</th><td>  { <var>9066</var> <i>/* vredor.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5625">5625</th><td>  { <var>9076</var> <i>/* vredsum.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5626">5626</th><td>  { <var>9087</var> <i>/* vredxor.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5627">5627</th><td>  { <var>9098</var> <i>/* vrem.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5628">5628</th><td>  { <var>9106</var> <i>/* vrem.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5629">5629</th><td>  { <var>9114</var> <i>/* vremu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5630">5630</th><td>  { <var>9123</var> <i>/* vremu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5631">5631</th><td>  { <var>9132</var> <i>/* vrgather.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5632">5632</th><td>  { <var>9144</var> <i>/* vrgather.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5633">5633</th><td>  { <var>9156</var> <i>/* vrgather.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5634">5634</th><td>  { <var>9168</var> <i>/* vrgatherei16.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5635">5635</th><td>  { <var>9184</var> <i>/* vrsub.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5636">5636</th><td>  { <var>9193</var> <i>/* vrsub.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5637">5637</th><td>  { <var>9230</var> <i>/* vsadd.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5638">5638</th><td>  { <var>9239</var> <i>/* vsadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5639">5639</th><td>  { <var>9248</var> <i>/* vsadd.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5640">5640</th><td>  { <var>9257</var> <i>/* vsaddu.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5641">5641</th><td>  { <var>9267</var> <i>/* vsaddu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5642">5642</th><td>  { <var>9277</var> <i>/* vsaddu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5643">5643</th><td>  { <var>9312</var> <i>/* vse16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5644">5644</th><td>  { <var>9320</var> <i>/* vse32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5645">5645</th><td>  { <var>9328</var> <i>/* vse64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5646">5646</th><td>  { <var>9336</var> <i>/* vse8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5647">5647</th><td>  { <var>9343</var> <i>/* vsetivli */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VTypeI, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5648">5648</th><td>  { <var>9359</var> <i>/* vsetvli */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VTypeI, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5649">5649</th><td>  { <var>9367</var> <i>/* vsext.vf2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5650">5650</th><td>  { <var>9377</var> <i>/* vsext.vf4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5651">5651</th><td>  { <var>9387</var> <i>/* vsext.vf8 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5652">5652</th><td>  { <var>9397</var> <i>/* vslide1down.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5653">5653</th><td>  { <var>9412</var> <i>/* vslide1up.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5654">5654</th><td>  { <var>9425</var> <i>/* vslidedown.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5655">5655</th><td>  { <var>9439</var> <i>/* vslidedown.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5656">5656</th><td>  { <var>9453</var> <i>/* vslideup.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5657">5657</th><td>  { <var>9465</var> <i>/* vslideup.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5658">5658</th><td>  { <var>9477</var> <i>/* vsll.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5659">5659</th><td>  { <var>9485</var> <i>/* vsll.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5660">5660</th><td>  { <var>9493</var> <i>/* vsll.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5661">5661</th><td>  { <var>9501</var> <i>/* vsmul.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5662">5662</th><td>  { <var>9510</var> <i>/* vsmul.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5663">5663</th><td>  { <var>9519</var> <i>/* vsoxei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5664">5664</th><td>  { <var>9530</var> <i>/* vsoxei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5665">5665</th><td>  { <var>9541</var> <i>/* vsoxei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5666">5666</th><td>  { <var>9552</var> <i>/* vsoxei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5667">5667</th><td>  { <var>9562</var> <i>/* vsoxseg2ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5668">5668</th><td>  { <var>9577</var> <i>/* vsoxseg2ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5669">5669</th><td>  { <var>9592</var> <i>/* vsoxseg2ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5670">5670</th><td>  { <var>9607</var> <i>/* vsoxseg2ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5671">5671</th><td>  { <var>9621</var> <i>/* vsoxseg3ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5672">5672</th><td>  { <var>9636</var> <i>/* vsoxseg3ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5673">5673</th><td>  { <var>9651</var> <i>/* vsoxseg3ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5674">5674</th><td>  { <var>9666</var> <i>/* vsoxseg3ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5675">5675</th><td>  { <var>9680</var> <i>/* vsoxseg4ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5676">5676</th><td>  { <var>9695</var> <i>/* vsoxseg4ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5677">5677</th><td>  { <var>9710</var> <i>/* vsoxseg4ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5678">5678</th><td>  { <var>9725</var> <i>/* vsoxseg4ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5679">5679</th><td>  { <var>9739</var> <i>/* vsoxseg5ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5680">5680</th><td>  { <var>9754</var> <i>/* vsoxseg5ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5681">5681</th><td>  { <var>9769</var> <i>/* vsoxseg5ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5682">5682</th><td>  { <var>9784</var> <i>/* vsoxseg5ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5683">5683</th><td>  { <var>9798</var> <i>/* vsoxseg6ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5684">5684</th><td>  { <var>9813</var> <i>/* vsoxseg6ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5685">5685</th><td>  { <var>9828</var> <i>/* vsoxseg6ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5686">5686</th><td>  { <var>9843</var> <i>/* vsoxseg6ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5687">5687</th><td>  { <var>9857</var> <i>/* vsoxseg7ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5688">5688</th><td>  { <var>9872</var> <i>/* vsoxseg7ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5689">5689</th><td>  { <var>9887</var> <i>/* vsoxseg7ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5690">5690</th><td>  { <var>9902</var> <i>/* vsoxseg7ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5691">5691</th><td>  { <var>9916</var> <i>/* vsoxseg8ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5692">5692</th><td>  { <var>9931</var> <i>/* vsoxseg8ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5693">5693</th><td>  { <var>9946</var> <i>/* vsoxseg8ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5694">5694</th><td>  { <var>9961</var> <i>/* vsoxseg8ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5695">5695</th><td>  { <var>9975</var> <i>/* vsra.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5696">5696</th><td>  { <var>9983</var> <i>/* vsra.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5697">5697</th><td>  { <var>9991</var> <i>/* vsra.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5698">5698</th><td>  { <var>9999</var> <i>/* vsrl.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5699">5699</th><td>  { <var>10007</var> <i>/* vsrl.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5700">5700</th><td>  { <var>10015</var> <i>/* vsrl.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5701">5701</th><td>  { <var>10023</var> <i>/* vsse16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5702">5702</th><td>  { <var>10032</var> <i>/* vsse32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5703">5703</th><td>  { <var>10041</var> <i>/* vsse64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5704">5704</th><td>  { <var>10050</var> <i>/* vsse8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5705">5705</th><td>  { <var>10058</var> <i>/* vsseg2e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5706">5706</th><td>  { <var>10070</var> <i>/* vsseg2e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5707">5707</th><td>  { <var>10082</var> <i>/* vsseg2e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5708">5708</th><td>  { <var>10094</var> <i>/* vsseg2e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5709">5709</th><td>  { <var>10105</var> <i>/* vsseg3e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5710">5710</th><td>  { <var>10117</var> <i>/* vsseg3e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5711">5711</th><td>  { <var>10129</var> <i>/* vsseg3e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5712">5712</th><td>  { <var>10141</var> <i>/* vsseg3e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5713">5713</th><td>  { <var>10152</var> <i>/* vsseg4e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5714">5714</th><td>  { <var>10164</var> <i>/* vsseg4e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5715">5715</th><td>  { <var>10176</var> <i>/* vsseg4e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5716">5716</th><td>  { <var>10188</var> <i>/* vsseg4e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5717">5717</th><td>  { <var>10199</var> <i>/* vsseg5e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5718">5718</th><td>  { <var>10211</var> <i>/* vsseg5e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5719">5719</th><td>  { <var>10223</var> <i>/* vsseg5e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5720">5720</th><td>  { <var>10235</var> <i>/* vsseg5e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5721">5721</th><td>  { <var>10246</var> <i>/* vsseg6e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5722">5722</th><td>  { <var>10258</var> <i>/* vsseg6e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5723">5723</th><td>  { <var>10270</var> <i>/* vsseg6e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5724">5724</th><td>  { <var>10282</var> <i>/* vsseg6e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5725">5725</th><td>  { <var>10293</var> <i>/* vsseg7e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5726">5726</th><td>  { <var>10305</var> <i>/* vsseg7e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5727">5727</th><td>  { <var>10317</var> <i>/* vsseg7e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5728">5728</th><td>  { <var>10329</var> <i>/* vsseg7e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5729">5729</th><td>  { <var>10340</var> <i>/* vsseg8e16.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5730">5730</th><td>  { <var>10352</var> <i>/* vsseg8e32.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5731">5731</th><td>  { <var>10364</var> <i>/* vsseg8e64.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5732">5732</th><td>  { <var>10376</var> <i>/* vsseg8e8.v */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5733">5733</th><td>  { <var>10387</var> <i>/* vssra.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5734">5734</th><td>  { <var>10396</var> <i>/* vssra.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5735">5735</th><td>  { <var>10405</var> <i>/* vssra.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5736">5736</th><td>  { <var>10414</var> <i>/* vssrl.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5737">5737</th><td>  { <var>10423</var> <i>/* vssrl.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5738">5738</th><td>  { <var>10432</var> <i>/* vssrl.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5739">5739</th><td>  { <var>10441</var> <i>/* vssseg2e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5740">5740</th><td>  { <var>10454</var> <i>/* vssseg2e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5741">5741</th><td>  { <var>10467</var> <i>/* vssseg2e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5742">5742</th><td>  { <var>10480</var> <i>/* vssseg2e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5743">5743</th><td>  { <var>10492</var> <i>/* vssseg3e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5744">5744</th><td>  { <var>10505</var> <i>/* vssseg3e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5745">5745</th><td>  { <var>10518</var> <i>/* vssseg3e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5746">5746</th><td>  { <var>10531</var> <i>/* vssseg3e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5747">5747</th><td>  { <var>10543</var> <i>/* vssseg4e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5748">5748</th><td>  { <var>10556</var> <i>/* vssseg4e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5749">5749</th><td>  { <var>10569</var> <i>/* vssseg4e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5750">5750</th><td>  { <var>10582</var> <i>/* vssseg4e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5751">5751</th><td>  { <var>10594</var> <i>/* vssseg5e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5752">5752</th><td>  { <var>10607</var> <i>/* vssseg5e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5753">5753</th><td>  { <var>10620</var> <i>/* vssseg5e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5754">5754</th><td>  { <var>10633</var> <i>/* vssseg5e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5755">5755</th><td>  { <var>10645</var> <i>/* vssseg6e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5756">5756</th><td>  { <var>10658</var> <i>/* vssseg6e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5757">5757</th><td>  { <var>10671</var> <i>/* vssseg6e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5758">5758</th><td>  { <var>10684</var> <i>/* vssseg6e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5759">5759</th><td>  { <var>10696</var> <i>/* vssseg7e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5760">5760</th><td>  { <var>10709</var> <i>/* vssseg7e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5761">5761</th><td>  { <var>10722</var> <i>/* vssseg7e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5762">5762</th><td>  { <var>10735</var> <i>/* vssseg7e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5763">5763</th><td>  { <var>10747</var> <i>/* vssseg8e16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5764">5764</th><td>  { <var>10760</var> <i>/* vssseg8e32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5765">5765</th><td>  { <var>10773</var> <i>/* vssseg8e64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5766">5766</th><td>  { <var>10786</var> <i>/* vssseg8e8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5767">5767</th><td>  { <var>10798</var> <i>/* vssub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5768">5768</th><td>  { <var>10807</var> <i>/* vssub.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5769">5769</th><td>  { <var>10816</var> <i>/* vssubu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5770">5770</th><td>  { <var>10826</var> <i>/* vssubu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5771">5771</th><td>  { <var>10836</var> <i>/* vsub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5772">5772</th><td>  { <var>10844</var> <i>/* vsub.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5773">5773</th><td>  { <var>10852</var> <i>/* vsuxei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5774">5774</th><td>  { <var>10863</var> <i>/* vsuxei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5775">5775</th><td>  { <var>10874</var> <i>/* vsuxei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5776">5776</th><td>  { <var>10885</var> <i>/* vsuxei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5777">5777</th><td>  { <var>10895</var> <i>/* vsuxseg2ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5778">5778</th><td>  { <var>10910</var> <i>/* vsuxseg2ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5779">5779</th><td>  { <var>10925</var> <i>/* vsuxseg2ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5780">5780</th><td>  { <var>10940</var> <i>/* vsuxseg2ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5781">5781</th><td>  { <var>10954</var> <i>/* vsuxseg3ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5782">5782</th><td>  { <var>10969</var> <i>/* vsuxseg3ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5783">5783</th><td>  { <var>10984</var> <i>/* vsuxseg3ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5784">5784</th><td>  { <var>10999</var> <i>/* vsuxseg3ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5785">5785</th><td>  { <var>11013</var> <i>/* vsuxseg4ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5786">5786</th><td>  { <var>11028</var> <i>/* vsuxseg4ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5787">5787</th><td>  { <var>11043</var> <i>/* vsuxseg4ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5788">5788</th><td>  { <var>11058</var> <i>/* vsuxseg4ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5789">5789</th><td>  { <var>11072</var> <i>/* vsuxseg5ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5790">5790</th><td>  { <var>11087</var> <i>/* vsuxseg5ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5791">5791</th><td>  { <var>11102</var> <i>/* vsuxseg5ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5792">5792</th><td>  { <var>11117</var> <i>/* vsuxseg5ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5793">5793</th><td>  { <var>11131</var> <i>/* vsuxseg6ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5794">5794</th><td>  { <var>11146</var> <i>/* vsuxseg6ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5795">5795</th><td>  { <var>11161</var> <i>/* vsuxseg6ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5796">5796</th><td>  { <var>11176</var> <i>/* vsuxseg6ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5797">5797</th><td>  { <var>11190</var> <i>/* vsuxseg7ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5798">5798</th><td>  { <var>11205</var> <i>/* vsuxseg7ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5799">5799</th><td>  { <var>11220</var> <i>/* vsuxseg7ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5800">5800</th><td>  { <var>11235</var> <i>/* vsuxseg7ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5801">5801</th><td>  { <var>11249</var> <i>/* vsuxseg8ei16.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5802">5802</th><td>  { <var>11264</var> <i>/* vsuxseg8ei32.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5803">5803</th><td>  { <var>11279</var> <i>/* vsuxseg8ei64.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5804">5804</th><td>  { <var>11294</var> <i>/* vsuxseg8ei8.v */</i>, <var>32</var> <i>/* 5 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtZvlsseg },</td></tr>
<tr><th id="5805">5805</th><td>  { <var>11308</var> <i>/* vwadd.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5806">5806</th><td>  { <var>11317</var> <i>/* vwadd.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5807">5807</th><td>  { <var>11326</var> <i>/* vwadd.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5808">5808</th><td>  { <var>11335</var> <i>/* vwadd.wx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5809">5809</th><td>  { <var>11344</var> <i>/* vwaddu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5810">5810</th><td>  { <var>11354</var> <i>/* vwaddu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5811">5811</th><td>  { <var>11364</var> <i>/* vwaddu.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5812">5812</th><td>  { <var>11374</var> <i>/* vwaddu.wx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5813">5813</th><td>  { <var>11384</var> <i>/* vwcvt.x.x.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5814">5814</th><td>  { <var>11396</var> <i>/* vwcvtu.x.x.v */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5815">5815</th><td>  { <var>11409</var> <i>/* vwmacc.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5816">5816</th><td>  { <var>11419</var> <i>/* vwmacc.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5817">5817</th><td>  { <var>11429</var> <i>/* vwmaccsu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5818">5818</th><td>  { <var>11441</var> <i>/* vwmaccsu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5819">5819</th><td>  { <var>11453</var> <i>/* vwmaccu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5820">5820</th><td>  { <var>11464</var> <i>/* vwmaccu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5821">5821</th><td>  { <var>11475</var> <i>/* vwmaccus.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5822">5822</th><td>  { <var>11487</var> <i>/* vwmul.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5823">5823</th><td>  { <var>11496</var> <i>/* vwmul.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5824">5824</th><td>  { <var>11505</var> <i>/* vwmulsu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5825">5825</th><td>  { <var>11516</var> <i>/* vwmulsu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5826">5826</th><td>  { <var>11527</var> <i>/* vwmulu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5827">5827</th><td>  { <var>11537</var> <i>/* vwmulu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5828">5828</th><td>  { <var>11547</var> <i>/* vwredsum.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5829">5829</th><td>  { <var>11559</var> <i>/* vwredsumu.vs */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5830">5830</th><td>  { <var>11572</var> <i>/* vwsub.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5831">5831</th><td>  { <var>11581</var> <i>/* vwsub.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5832">5832</th><td>  { <var>11590</var> <i>/* vwsub.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5833">5833</th><td>  { <var>11599</var> <i>/* vwsub.wx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5834">5834</th><td>  { <var>11608</var> <i>/* vwsubu.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5835">5835</th><td>  { <var>11618</var> <i>/* vwsubu.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5836">5836</th><td>  { <var>11628</var> <i>/* vwsubu.wv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5837">5837</th><td>  { <var>11638</var> <i>/* vwsubu.wx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5838">5838</th><td>  { <var>11648</var> <i>/* vxor.vi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5839">5839</th><td>  { <var>11656</var> <i>/* vxor.vv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5840">5840</th><td>  { <var>11664</var> <i>/* vxor.vx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5841">5841</th><td>  { <var>11672</var> <i>/* vzext.vf2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5842">5842</th><td>  { <var>11682</var> <i>/* vzext.vf4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5843">5843</th><td>  { <var>11692</var> <i>/* vzext.vf8 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_RVVMaskRegOpOperand, AMFBS_HasStdExtV },</td></tr>
<tr><th id="5844">5844</th><td>};</td></tr>
<tr><th id="5845">5845</th><td></td></tr>
<tr><th id="5846">5846</th><td>OperandMatchResultTy RISCVAsmParser::</td></tr>
<tr><th id="5847">5847</th><td>tryCustomParseOperand(OperandVector &amp;Operands,</td></tr>
<tr><th id="5848">5848</th><td>                      <em>unsigned</em> MCK) {</td></tr>
<tr><th id="5849">5849</th><td></td></tr>
<tr><th id="5850">5850</th><td>  <b>switch</b>(MCK) {</td></tr>
<tr><th id="5851">5851</th><td>  <b>case</b> MCK_AtomicMemOpOperand:</td></tr>
<tr><th id="5852">5852</th><td>    <b>return</b> parseAtomicMemOp(Operands);</td></tr>
<tr><th id="5853">5853</th><td>  <b>case</b> MCK_BareSymbol:</td></tr>
<tr><th id="5854">5854</th><td>    <b>return</b> parseBareSymbol(Operands);</td></tr>
<tr><th id="5855">5855</th><td>  <b>case</b> MCK_CSRSystemRegister:</td></tr>
<tr><th id="5856">5856</th><td>    <b>return</b> parseCSRSystemRegister(Operands);</td></tr>
<tr><th id="5857">5857</th><td>  <b>case</b> MCK_CallSymbol:</td></tr>
<tr><th id="5858">5858</th><td>    <b>return</b> parseCallSymbol(Operands);</td></tr>
<tr><th id="5859">5859</th><td>  <b>case</b> MCK_PseudoJumpSymbol:</td></tr>
<tr><th id="5860">5860</th><td>    <b>return</b> parsePseudoJumpSymbol(Operands);</td></tr>
<tr><th id="5861">5861</th><td>  <b>case</b> MCK_SImm21Lsb0JAL:</td></tr>
<tr><th id="5862">5862</th><td>    <b>return</b> parseJALOffset(Operands);</td></tr>
<tr><th id="5863">5863</th><td>  <b>case</b> MCK_TPRelAddSymbol:</td></tr>
<tr><th id="5864">5864</th><td>    <b>return</b> parseOperandWithModifier(Operands);</td></tr>
<tr><th id="5865">5865</th><td>  <b>case</b> MCK_RVVMaskRegOpOperand:</td></tr>
<tr><th id="5866">5866</th><td>    <b>return</b> parseMaskReg(Operands);</td></tr>
<tr><th id="5867">5867</th><td>  <b>case</b> MCK_VTypeI:</td></tr>
<tr><th id="5868">5868</th><td>    <b>return</b> parseVTypeI(Operands);</td></tr>
<tr><th id="5869">5869</th><td>  <b>default</b>:</td></tr>
<tr><th id="5870">5870</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="5871">5871</th><td>  }</td></tr>
<tr><th id="5872">5872</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="5873">5873</th><td>}</td></tr>
<tr><th id="5874">5874</th><td></td></tr>
<tr><th id="5875">5875</th><td>OperandMatchResultTy RISCVAsmParser::</td></tr>
<tr><th id="5876">5876</th><td>MatchOperandParserImpl(OperandVector &amp;Operands,</td></tr>
<tr><th id="5877">5877</th><td>                       StringRef Mnemonic,</td></tr>
<tr><th id="5878">5878</th><td>                       <em>bool</em> ParseForAllFeatures) {</td></tr>
<tr><th id="5879">5879</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="5880">5880</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="5881">5881</th><td></td></tr>
<tr><th id="5882">5882</th><td>  <i>// Get the next operand index.</i></td></tr>
<tr><th id="5883">5883</th><td>  <em>unsigned</em> NextOpNum = Operands.size() - <var>1</var>;</td></tr>
<tr><th id="5884">5884</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="5885">5885</th><td>  <em>auto</em> MnemonicRange =</td></tr>
<tr><th id="5886">5886</th><td>    std::equal_range(std::begin(OperandMatchTable), std::end(OperandMatchTable),</td></tr>
<tr><th id="5887">5887</th><td>                     Mnemonic, LessOpcodeOperand());</td></tr>
<tr><th id="5888">5888</th><td></td></tr>
<tr><th id="5889">5889</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="5890">5890</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="5891">5891</th><td></td></tr>
<tr><th id="5892">5892</th><td>  <b>for</b> (<em>const</em> OperandMatchEntry *it = MnemonicRange.first,</td></tr>
<tr><th id="5893">5893</th><td>       *ie = MnemonicRange.second; it != ie; ++it) {</td></tr>
<tr><th id="5894">5894</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="5895">5895</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="5896">5896</th><td></td></tr>
<tr><th id="5897">5897</th><td>    <i>// check if the available features match</i></td></tr>
<tr><th id="5898">5898</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="5899">5899</th><td>    <b>if</b> (!ParseForAllFeatures &amp;&amp; (AvailableFeatures &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="5900">5900</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5901">5901</th><td></td></tr>
<tr><th id="5902">5902</th><td>    <i>// check if the operand in question has a custom parser.</i></td></tr>
<tr><th id="5903">5903</th><td>    <b>if</b> (!(it-&gt;OperandMask &amp; (<var>1</var> &lt;&lt; NextOpNum)))</td></tr>
<tr><th id="5904">5904</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5905">5905</th><td></td></tr>
<tr><th id="5906">5906</th><td>    <i>// call custom parse method to handle the operand</i></td></tr>
<tr><th id="5907">5907</th><td>    OperandMatchResultTy Result = tryCustomParseOperand(Operands, it-&gt;Class);</td></tr>
<tr><th id="5908">5908</th><td>    <b>if</b> (Result != MatchOperand_NoMatch)</td></tr>
<tr><th id="5909">5909</th><td>      <b>return</b> Result;</td></tr>
<tr><th id="5910">5910</th><td>  }</td></tr>
<tr><th id="5911">5911</th><td></td></tr>
<tr><th id="5912">5912</th><td>  <i>// Okay, we had no match.</i></td></tr>
<tr><th id="5913">5913</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="5914">5914</th><td>}</td></tr>
<tr><th id="5915">5915</th><td></td></tr>
<tr><th id="5916">5916</th><td><u>#<span data-ppcond="799">endif</span> // GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="5917">5917</th><td></td></tr>
<tr><th id="5918">5918</th><td></td></tr>
<tr><th id="5919">5919</th><td><u>#<span data-ppcond="5919">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_SPELL_CHECKER">GET_MNEMONIC_SPELL_CHECKER</span></u></td></tr>
<tr><th id="5920">5920</th><td><u>#undef GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="5921">5921</th><td></td></tr>
<tr><th id="5922">5922</th><td><em>static</em> std::string RISCVMnemonicSpellCheck(StringRef S, <em>const</em> FeatureBitset &amp;FBS, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="5923">5923</th><td>  <em>const</em> <em>unsigned</em> MaxEditDist = <var>2</var>;</td></tr>
<tr><th id="5924">5924</th><td>  std::vector&lt;StringRef&gt; Candidates;</td></tr>
<tr><th id="5925">5925</th><td>  StringRef Prev = <q>""</q>;</td></tr>
<tr><th id="5926">5926</th><td></td></tr>
<tr><th id="5927">5927</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="5928">5928</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="5929">5929</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="5930">5930</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="5931">5931</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="5932">5932</th><td>  }</td></tr>
<tr><th id="5933">5933</th><td></td></tr>
<tr><th id="5934">5934</th><td>  <b>for</b> (<em>auto</em> I = Start; I &lt; End; I++) {</td></tr>
<tr><th id="5935">5935</th><td>    <i>// Ignore unsupported instructions.</i></td></tr>
<tr><th id="5936">5936</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[I-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="5937">5937</th><td>    <b>if</b> ((FBS &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="5938">5938</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5939">5939</th><td></td></tr>
<tr><th id="5940">5940</th><td>    StringRef T = I-&gt;getMnemonic();</td></tr>
<tr><th id="5941">5941</th><td>    <i>// Avoid recomputing the edit distance for the same string.</i></td></tr>
<tr><th id="5942">5942</th><td>    <b>if</b> (T.equals(Prev))</td></tr>
<tr><th id="5943">5943</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5944">5944</th><td></td></tr>
<tr><th id="5945">5945</th><td>    Prev = T;</td></tr>
<tr><th id="5946">5946</th><td>    <em>unsigned</em> Dist = S.edit_distance(T, <b>false</b>, MaxEditDist);</td></tr>
<tr><th id="5947">5947</th><td>    <b>if</b> (Dist &lt;= MaxEditDist)</td></tr>
<tr><th id="5948">5948</th><td>      Candidates.push_back(T);</td></tr>
<tr><th id="5949">5949</th><td>  }</td></tr>
<tr><th id="5950">5950</th><td></td></tr>
<tr><th id="5951">5951</th><td>  <b>if</b> (Candidates.empty())</td></tr>
<tr><th id="5952">5952</th><td>    <b>return</b> <q>""</q>;</td></tr>
<tr><th id="5953">5953</th><td></td></tr>
<tr><th id="5954">5954</th><td>  std::string Res = <q>", did you mean: "</q>;</td></tr>
<tr><th id="5955">5955</th><td>  <em>unsigned</em> i = <var>0</var>;</td></tr>
<tr><th id="5956">5956</th><td>  <b>for</b> (; i &lt; Candidates.size() - <var>1</var>; i++)</td></tr>
<tr><th id="5957">5957</th><td>    Res += Candidates[i].str() + <q>", "</q>;</td></tr>
<tr><th id="5958">5958</th><td>  <b>return</b> Res + Candidates[i].str() + <q>"?"</q>;</td></tr>
<tr><th id="5959">5959</th><td>}</td></tr>
<tr><th id="5960">5960</th><td></td></tr>
<tr><th id="5961">5961</th><td><u>#<span data-ppcond="5919">endif</span> // GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="5962">5962</th><td></td></tr>
<tr><th id="5963">5963</th><td></td></tr>
<tr><th id="5964">5964</th><td><u>#<span data-ppcond="5964">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_CHECKER">GET_MNEMONIC_CHECKER</span></u></td></tr>
<tr><th id="5965">5965</th><td><u>#undef GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="5966">5966</th><td></td></tr>
<tr><th id="5967">5967</th><td><em>static</em> <em>bool</em> RISCVCheckMnemonic(StringRef Mnemonic,</td></tr>
<tr><th id="5968">5968</th><td>                                <em>const</em> FeatureBitset &amp;AvailableFeatures,</td></tr>
<tr><th id="5969">5969</th><td>                                <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="5970">5970</th><td>  <i>// Process all MnemonicAliases to remap the mnemonic.</i></td></tr>
<tr><th id="5971">5971</th><td>  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);</td></tr>
<tr><th id="5972">5972</th><td></td></tr>
<tr><th id="5973">5973</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="5974">5974</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="5975">5975</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="5976">5976</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="5977">5977</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="5978">5978</th><td>  }</td></tr>
<tr><th id="5979">5979</th><td></td></tr>
<tr><th id="5980">5980</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="5981">5981</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="5982">5982</th><td></td></tr>
<tr><th id="5983">5983</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="5984">5984</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5985">5985</th><td></td></tr>
<tr><th id="5986">5986</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="5987">5987</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="5988">5988</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures =</td></tr>
<tr><th id="5989">5989</th><td>      FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="5990">5990</th><td>    <b>if</b> ((AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures)</td></tr>
<tr><th id="5991">5991</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5992">5992</th><td>  }</td></tr>
<tr><th id="5993">5993</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5994">5994</th><td>}</td></tr>
<tr><th id="5995">5995</th><td></td></tr>
<tr><th id="5996">5996</th><td><u>#<span data-ppcond="5964">endif</span> // GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="5997">5997</th><td></td></tr>
<tr><th id="5998">5998</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp.html'>llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>