	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\.IfxPsi5_Psi5.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.src ..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c'

	
$TC162
	.sdecl	'.zrodata.IfxPsi5_Psi5..3.cnt',data,rom
	.sect	'.zrodata.IfxPsi5_Psi5..3.cnt'
	.align	2
.3.cnt:	.type	object
	.size	.3.cnt,4
	.word	4000000
	.sdecl	'.zrodata.IfxPsi5_Psi5..4.cnt',data,rom
	.sect	'.zrodata.IfxPsi5_Psi5..4.cnt'
	.align	2
.4.cnt:	.type	object
	.size	.4.cnt,4
	.word	6000000
	.sdecl	'.zrodata.IfxPsi5_Psi5..5.cnt',data,rom
	.sect	'.zrodata.IfxPsi5_Psi5..5.cnt'
	.align	2
.5.cnt:	.type	object
	.size	.5.cnt,4
	.word	1000000
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_deInitModule',code,cluster('IfxPsi5_Psi5_deInitModule')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_deInitModule'
	.align	2
	
	.global	IfxPsi5_Psi5_deInitModule

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     1  /**
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     2   * \file IfxPsi5_Psi5.c
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     3   * \brief PSI5 PSI5 details
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     4   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     5   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     6   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     7   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     8   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	     9   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    11   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    16   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    18   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    25   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    32   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    40   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    41   *
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    42   */
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    43  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    44  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    45  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    46  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    47  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    48  #include "IfxPsi5_Psi5.h"
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    49  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    50  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    51  /*-------------------------Function Implementations---------------------------*/
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    52  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    53  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    54  void IfxPsi5_Psi5_deInitModule(IfxPsi5_Psi5 *psi5)
; Function IfxPsi5_Psi5_deInitModule
.L56:
IfxPsi5_Psi5_deInitModule:	.type	func

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    55  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    56      Ifx_PSI5 *psi5SFR = psi5->psi5;
	ld.a	a4,[a4]
.L338:
	j	IfxPsi5_Psi5_resetModule
.L164:
	
__IfxPsi5_Psi5_deInitModule_function_end:
	.size	IfxPsi5_Psi5_deInitModule,__IfxPsi5_Psi5_deInitModule_function_end-IfxPsi5_Psi5_deInitModule
.L93:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_enableModule',code,cluster('IfxPsi5_Psi5_enableModule')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_enableModule'
	.align	2
	
	.global	IfxPsi5_Psi5_enableModule

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    57  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    58      IfxPsi5_Psi5_resetModule(psi5SFR);
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    59  }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    60  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    61  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    62  void IfxPsi5_Psi5_enableModule(Ifx_PSI5 *psi5)
; Function IfxPsi5_Psi5_enableModule
.L58:
IfxPsi5_Psi5_enableModule:	.type	func

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    63  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    64      psi5->CLC.U = 0x00000000;
	mov	d15,#0
	st.w	[a4],d15
.L433:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    65  }
	ret
.L167:
	
__IfxPsi5_Psi5_enableModule_function_end:
	.size	IfxPsi5_Psi5_enableModule,__IfxPsi5_Psi5_enableModule_function_end-IfxPsi5_Psi5_enableModule
.L98:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_getFracDivClock',code,cluster('IfxPsi5_Psi5_getFracDivClock')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_getFracDivClock'
	.align	2
	
	.global	IfxPsi5_Psi5_getFracDivClock

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    66  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    67  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    68  uint32 IfxPsi5_Psi5_getFracDivClock(Ifx_PSI5 *psi5)
; Function IfxPsi5_Psi5_getFracDivClock
.L60:
IfxPsi5_Psi5_getFracDivClock:	.type	func
	mov.aa	a15,a4
.L340:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    69  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    70      uint32 result;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    71      uint32 fPsi5 = IfxScuCcu_getSpbFrequency();
	call	IfxScuCcu_getSpbFrequency
.L339:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    72  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    73      switch (psi5->FDR.B.DM)
	ld.bu	d15,[a15]13
.L613:
	ftouz	d2,d2
.L341:
	extr.u	d15,d15,#6,#2
.L614:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    74      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    75      case IfxPsi5_DividerMode_spb:
	jeq	d15,#0,.L6
.L615:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    76          result = fPsi5;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    77          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    78      case IfxPsi5_DividerMode_normal:
	jeq	d15,#1,.L3
.L616:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    79          result = fPsi5 / (IFXPSI5_STEP_RANGE - psi5->FDR.B.STEP);
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    80          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    81      case IfxPsi5_DividerMode_fractional:
	jeq	d15,#2,.L4
.L617:
	j	.L5
.L3:
	ld.hu	d0,[a15]12
.L618:
	mov	d15,#1024
.L619:
	extr.u	d0,d0,#0,#10
.L620:
	sub	d15,d0
.L621:
	div.u	e2,d2,d15

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    82          result = (fPsi5 * IFXPSI5_STEP_RANGE) / psi5->FDR.B.STEP;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    83          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    84      case IfxPsi5_DividerMode_off:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    85          result = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    86          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    87      default:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    88          result = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    89      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    90  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    91      return result;
.L6:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    92  }
	ret
.L4:
	ld.hu	d0,[a15]12
.L622:
	sh	d15,d2,#10
.L623:
	extr.u	d0,d0,#0,#10
.L624:
	div.u	e2,d15,d0
	ret
.L5:
	mov	d2,#0
	ret
.L316:
	
__IfxPsi5_Psi5_getFracDivClock_function_end:
	.size	IfxPsi5_Psi5_getFracDivClock,__IfxPsi5_Psi5_getFracDivClock_function_end-IfxPsi5_Psi5_getFracDivClock
.L143:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initChannel',code,cluster('IfxPsi5_Psi5_initChannel')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initChannel'
	.align	2
	
	.global	IfxPsi5_Psi5_initChannel

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    93  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    94  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    95  boolean IfxPsi5_Psi5_initChannel(IfxPsi5_Psi5_Channel *channel, const IfxPsi5_Psi5_ChannelConfig *config)
; Function IfxPsi5_Psi5_initChannel
.L62:
IfxPsi5_Psi5_initChannel:	.type	func
	mov.aa	a12,a4
.L343:
	mov.aa	a13,a5
.L345:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    96  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    97      uint32       wdtIdx;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    98      boolean      status = TRUE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	    99  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   100      uint16       passwd = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L342:
	mov	d8,d2
.L347:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   101  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   102      IfxScuWdt_clearCpuEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L196:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   103  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   104      Ifx_PSI5    *psi5   = config->module->psi5;
	ld.a	a2,[a13]
.L480:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   105      Ifx_PSI5_CH *psi5Ch = &psi5->CH[config->channelId];
	ld.b	d15,[a13]32
.L481:
	mul	d15,d15,#144
	ld.a	a2,[a2]
.L349:
	addsc.a	a15,a2,d15,#0
	lea	a15,[a15]48
.L350:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   106      channel->channel   = psi5Ch;
	st.a	[a12]4,a15
.L482:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   107      channel->module    = (IfxPsi5_Psi5 *)config->module;
	ld.a	a4,[a13]
.L483:
	st.a	[a12],a4
.L484:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   108      channel->channelId = config->channelId;
	ld.b	d15,[a13]32
.L485:
	st.b	[a12]8,d15
.L200:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   109  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   110      Ifx_PSI5_CH_PGC tempPGC;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   111      tempPGC.B.PLEN = config->pulseGeneration.pulseLength;
	ld.w	d15,[a13]36
.L352:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   112      tempPGC.B.DEL  = config->pulseGeneration.delayLength;
	insert	d0,d0,d15,#0,#6
	ld.w	d15,[a13]40
.L486:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   113      tempPGC.B.TBS  = config->pulseGeneration.timeBaseSelect;
	insert	d0,d0,d15,#8,#6
	ld.bu	d15,[a13]44
.L487:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   114      tempPGC.B.ETB  = config->pulseGeneration.externalTimeBaseSelect;
	insert	d0,d0,d15,#15,#1
	ld.bu	d15,[a13]45
.L488:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   115      tempPGC.B.ETS  = config->pulseGeneration.externalTriggerSelect;
	insert	d0,d0,d15,#16,#3
	ld.bu	d15,[a13]47
.L489:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   116      tempPGC.B.BOT  = config->pulseGeneration.blankoutTime;
	insert	d0,d0,d15,#20,#3
	ld.w	d15,[a13]48
	extr.u	d15,d15,#0,#8
.L490:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   117  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   118      switch (config->pulseGeneration.periodicOrExternalOrBypass)
	insert	d0,d0,d15,#25,#7
	ld.bu	d15,[a13]46
.L491:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   119      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   120      case IfxPsi5_TriggerType_periodic:
	jeq	d15,#0,.L10
.L492:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   121          tempPGC.B.PTE = TRUE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   122          tempPGC.B.ETE = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   123          tempPGC.B.BYP = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   124          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   125  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   126      case IfxPsi5_TriggerType_external:
	jeq	d15,#1,.L11
.L493:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   127          tempPGC.B.PTE = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   128          tempPGC.B.ETE = TRUE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   129          tempPGC.B.BYP = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   130          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   131  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   132      case IfxPsi5_TriggerType_bypass:
	jeq	d15,#2,.L12
.L494:
	j	.L13
.L10:
	extr.u	d15,d0,#16,#8
.L495:
	or	d15,#8
.L496:
	insert	d15,d15,#0,#7,#1
	j	.L14
.L11:
	extr.u	d15,d0,#16,#8
.L497:
	insert	d15,d15,#0,#3,#1
.L498:
	or	d15,#128

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   133          tempPGC.B.PTE = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   134          tempPGC.B.ETE = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   135          tempPGC.B.BYP = TRUE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   136          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   137      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   138  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   139      psi5Ch->PGC.U = tempPGC.U;
.L14:
	insert	d0,d0,d15,#16,#8
.L499:
	insert	d0,d0,#0,#24,#1
	j	.L15
.L12:
	extr.u	d15,d0,#16,#8
.L500:
	insert	d15,d15,#0,#3,#1
.L501:
	insert	d15,d15,#0,#7,#1
	insert	d0,d0,d15,#16,#8
.L502:
	insert	d0,d0,#1,#24,#1
.L15:
.L13:
	st.w	[a15]88,d0
.L203:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   140  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   141      Ifx_PSI5_CH_CTV tempCTV;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   142      tempCTV.B.CTV = config->channelTrigger.channelTriggerValue;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   143      tempCTV.B.CTC = config->channelTrigger.channelTriggerCounter;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   144      psi5Ch->CTV.U = tempCTV.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   145  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   146      for (wdtIdx = 0; wdtIdx < IFXPSI5_NUM_WDTS; wdtIdx++)
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   147      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   148          psi5Ch->WDT[wdtIdx].U = config->watchdogTimerLimit[wdtIdx];
	lea	a4,[a13]4
.L503:
	ld.w	d15,[a13]52
.L504:
	lea	a5,[a15]16
.L354:
	insert	d0,d0,d15,#0,#16
	ld.w	d15,[a13]56
.L353:
	mov.a	a6,#6
.L505:
	extr.u	d15,d15,#0,#16
.L506:
	insert	d0,d0,d15,#16,#16
	st.w	[a15]92,d0
.L16:
	ld.w	d15,[a4+]
.L507:
	st.w	[a5+],d15
	loop	a6,.L16
.L206:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   149      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   150  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   151      Ifx_PSI5_CH_RCRA tempRCRA;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   152      tempRCRA.B.PDL0 = config->receiveControl.payloadLength[0];
	ld.w	d15,[a13]66
.L508:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   153      tempRCRA.B.PDL1 = config->receiveControl.payloadLength[1];
	ld.w	d0,[a13]70
.L210:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   154      tempRCRA.B.PDL2 = config->receiveControl.payloadLength[2];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   155      tempRCRA.B.PDL3 = config->receiveControl.payloadLength[3];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   156      tempRCRA.B.PDL4 = config->receiveControl.payloadLength[4];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   157      tempRCRA.B.PDL5 = config->receiveControl.payloadLength[5];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   158      tempRCRA.B.ASYN = config->receiveControl.asynchronousModeSelected;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   159      tempRCRA.B.AVBS = config->receiveControl.verboseForAsynchronousMode;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   160      psi5Ch->RCRA.U  = tempRCRA.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   161  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   162      Ifx_PSI5_CH_RCRB tempRCRB;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   163      tempRCRB.B.MSG0 = config->receiveControl.messagingBitsPresence[0];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   164      tempRCRB.B.MSG1 = config->receiveControl.messagingBitsPresence[1];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   165      tempRCRB.B.MSG2 = config->receiveControl.messagingBitsPresence[2];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   166      tempRCRB.B.MSG3 = config->receiveControl.messagingBitsPresence[3];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   167      tempRCRB.B.MSG4 = config->receiveControl.messagingBitsPresence[4];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   168      tempRCRB.B.MSG5 = config->receiveControl.messagingBitsPresence[5];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   169      tempRCRB.B.CRC0 = config->receiveControl.crcOrParity[0];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   170      tempRCRB.B.CRC1 = config->receiveControl.crcOrParity[1];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   171      tempRCRB.B.CRC2 = config->receiveControl.crcOrParity[2];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   172      tempRCRB.B.CRC3 = config->receiveControl.crcOrParity[3];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   173      tempRCRB.B.CRC4 = config->receiveControl.crcOrParity[4];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   174      tempRCRB.B.CRC5 = config->receiveControl.crcOrParity[5];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   175      tempRCRB.B.FEC0 = config->receiveControl.frameExpectation[0];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   176      tempRCRB.B.FEC1 = config->receiveControl.frameExpectation[1];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   177      tempRCRB.B.FEC2 = config->receiveControl.frameExpectation[2];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   178      tempRCRB.B.FEC3 = config->receiveControl.frameExpectation[3];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   179      tempRCRB.B.FEC4 = config->receiveControl.frameExpectation[4];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   180      tempRCRB.B.FEC5 = config->receiveControl.frameExpectation[5];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   181      tempRCRB.B.VBS0 = config->receiveControl.verbose[0];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   182      tempRCRB.B.VBS1 = config->receiveControl.verbose[1];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   183      tempRCRB.B.VBS2 = config->receiveControl.verbose[2];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   184      tempRCRB.B.VBS3 = config->receiveControl.verbose[3];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   185      tempRCRB.B.VBS4 = config->receiveControl.verbose[4];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   186      tempRCRB.B.VBS5 = config->receiveControl.verbose[5];
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   187      psi5Ch->RCRB.U  = tempRCRB.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   188  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   189      Ifx_PSI5_CH_RCRC tempRCRC;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   190      tempRCRC.B.BRS = config->receiveControl.baudrateSelect;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   191      tempRCRC.B.TSP = config->receiveControl.pulseTimestampSelect;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   192      tempRCRC.B.TSF = config->receiveControl.frameTimestampSelect;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   193      tempRCRC.B.TSR = config->receiveControl.receiveDataRegisterTimestamp;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   194      psi5Ch->RCRC.U = tempRCRC.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   195  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   196      Ifx_PSI5_RFC    tempRFC;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   197      tempRFC.B.FWL                  = config->receiveControl.fifoWarningLevel;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   198      psi5->RFC[config->channelId].U = tempRFC.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   199  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   200      Ifx_PSI5_CH_SCR tempSCR;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   201      tempSCR.B.PLL = config->sendControl.payloadLength;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   202      tempSCR.B.EPS = config->sendControl.enhancedProtocolSelected;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   203      tempSCR.B.BSC = config->sendControl.bitStuffingEnabled;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   204      tempSCR.B.SSL = config->sendControl.ssrPayloadLength;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   205      tempSCR.B.SOL = config->sendControl.sorPayloadLength;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   206      tempSCR.B.CRC = config->sendControl.crcGenerationEnabled;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   207      tempSCR.B.STA = config->sendControl.startSequenceGenerationEnabled;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   208      tempSCR.B.INH = config->sendControl.inhibitingAutomaticTransferEnabled;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   209      psi5Ch->SCR.U = tempSCR.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   210  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   211      Ifx_PSI5_CH_IOCR tempIOCR;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   212      tempIOCR.B.DEPTH = config->inputOutputControl.digitalInputFilterDepth;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   213      tempIOCR.B.OIE   = config->inputOutputControl.outputInverterEnabled;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   214      tempIOCR.B.IIE   = config->inputOutputControl.inputInverterEnabled;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   215      psi5Ch->IOCR.U   = tempIOCR.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   216  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   217      psi5->GCR.U     |=
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   218          ((IFXPSI5_ENABLE_CHANNELTRIGGER << config->channelId) | (IFXPSI5_ENABLE_CHANNEL << config->channelId));
	movh	d2,#1
.L211:
	insert	d15,d15,d0,#5,#5
	ld.w	d0,[a13]74
.L212:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   219  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   220      IfxScuWdt_setCpuEndinit(passwd);
	mov	d4,d8
.L213:
	insert	d15,d15,d0,#10,#5
	ld.w	d0,[a13]78
.L509:
	insert	d15,d15,d0,#15,#5
	ld.w	d0,[a13]82
.L510:
	insert	d15,d15,d0,#20,#5
	ld.w	d0,[a13]86
.L511:
	insert	d15,d15,d0,#25,#5
	ld.bu	d0,[a13]60
.L512:
	insert	d15,d15,d0,#30,#1
	ld.bu	d0,[a13]90
.L513:
	insert	d15,d15,d0,#31,#1
	st.w	[a15]4,d15
.L214:
	ld.bu	d15,[a13]91
.L355:
	ld.bu	d0,[a13]92
.L356:
	insert	d15,d15,d0,#4,#1
	ld.bu	d0,[a13]93
.L514:
	insert	d15,d15,d0,#8,#1
	ld.bu	d0,[a13]94
.L515:
	insert	d15,d15,d0,#12,#1
	ld.bu	d0,[a13]95
.L516:
	insert	d15,d15,d0,#16,#1
	ld.bu	d0,[a13]96
.L517:
	insert	d15,d15,d0,#20,#1
	ld.bu	d0,[a13]97
.L518:
	insert	d15,d15,d0,#1,#1
	ld.bu	d0,[a13]98
.L519:
	insert	d15,d15,d0,#5,#1
	ld.bu	d0,[a13]99
.L520:
	insert	d15,d15,d0,#9,#1
	ld.bu	d0,[a13]100
.L521:
	insert	d15,d15,d0,#13,#1
	ld.bu	d0,[a13]101
.L522:
	insert	d15,d15,d0,#17,#1
	ld.bu	d0,[a13]102
.L523:
	insert	d15,d15,d0,#21,#1
	ld.bu	d0,[a13]103
.L524:
	insert	d15,d15,d0,#2,#1
	ld.bu	d0,[a13]104
.L525:
	insert	d15,d15,d0,#6,#1
	ld.bu	d0,[a13]105
.L526:
	insert	d15,d15,d0,#10,#1
	ld.bu	d0,[a13]106
.L527:
	insert	d15,d15,d0,#14,#1
	ld.bu	d0,[a13]107
.L528:
	insert	d15,d15,d0,#18,#1
	ld.bu	d0,[a13]108
.L529:
	insert	d15,d15,d0,#22,#1
	ld.bu	d0,[a13]109
.L530:
	insert	d15,d15,d0,#3,#1
	ld.bu	d0,[a13]110
.L531:
	insert	d15,d15,d0,#7,#1
	ld.bu	d0,[a13]111
.L532:
	insert	d15,d15,d0,#11,#1
	ld.bu	d0,[a13]112
.L533:
	insert	d15,d15,d0,#15,#1
	ld.bu	d0,[a13]113
.L534:
	insert	d15,d15,d0,#19,#1
	ld.bu	d0,[a13]114
.L535:
	insert	d15,d15,d0,#23,#1
	st.w	[a15]8,d15
.L218:
	ld.bu	d15,[a13]115
.L357:
	ld.bu	d0,[a13]116
.L358:
	insert	d15,d15,d0,#1,#2
	ld.bu	d0,[a13]117
.L536:
	insert	d15,d15,d0,#3,#2
	ld.bu	d0,[a13]118
.L537:
	insert	d15,d15,d0,#5,#1
	st.w	[a15]12,d15
.L222:
	ld.w	d15,[a13]62
.L359:
	insert	d0,d0,d15,#16,#5
	ld.b	d15,[a13]32
.L538:
	addsc.a	a4,a2,d15,#2
.L539:
	st.w	[a4]996,d0
.L226:
	ld.w	d15,[a13]126
.L540:
	ld.bu	d0,[a13]120
.L360:
	insert	d15,d15,d0,#6,#1
	ld.bu	d0,[a13]121
.L541:
	insert	d15,d15,d0,#7,#1
	ld.w	d0,[a13]130
.L542:
	insert	d15,d15,d0,#8,#6
	ld.w	d0,[a13]134
.L543:
	insert	d15,d15,d0,#16,#6
	ld.bu	d0,[a13]122
.L544:
	insert	d15,d15,d0,#22,#1
	ld.bu	d0,[a13]123
.L545:
	insert	d15,d15,d0,#23,#1
	ld.bu	d0,[a13]124
.L546:
	insert	d15,d15,d0,#24,#1
	st.w	[a15]96,d15
.L230:
	ld.bu	d15,[a13]142
.L361:
	ld.bu	d0,[a13]140
.L362:
	insert	d15,d15,d15,#4,#4
.L547:
	insert	d15,d15,d0,#8,#1
	ld.bu	d0,[a13]141
.L548:
	insert	d15,d15,d0,#9,#1
	st.w	[a15],d15
.L549:
	mov	d0,#256
.L550:
	ld.b	d1,[a13]32
.L551:
	ld.w	d15,[a2]44
.L363:
	sha	d0,d0,d1
.L552:
	sha	d2,d2,d1
.L553:
	or	d0,d2
.L554:
	or	d15,d0
	st.w	[a2]44,d15
.L555:
	call	IfxScuWdt_setCpuEndinit
.L233:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   221  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   222      const IfxPsi5_Psi5_PinsConfig *pins = config->pinsConfig;
	ld.a	a13,[a13]144
.L346:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   223  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   224      if (pins != NULL_PTR)
	jz.a	a13,.L17
.L236:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   225      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   226          const IfxPsi5_Rx_In *rx = pins->in;
	ld.a	a15,[a13]
.L351:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   227  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   228          if (rx != NULL_PTR)
	jz.a	a15,.L18
.L240:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     2   * \file IfxPsi5.h
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     3   * \brief PSI5  basic functionality
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     4   * \ingroup IfxLld_Psi5
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     5   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     6   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     9   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    10   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    11   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    12   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    14   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    16   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    17   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    18   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    19   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    20   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    21   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    22   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    23   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    24   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    25   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    26   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    27   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    28   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    29   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    30   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    31   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    32   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    33   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    34   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    35   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    36   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    37   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    38   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    39   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    40   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    41   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    43   * \defgroup IfxLld_Psi5_Std_Enumerations Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    44   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    45   * \defgroup IfxLld_Psi5_Std_Channel Channel Status Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    46   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    47   * \defgroup IfxLld_Psi5_Std_IO IO Pin Configuration Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    48   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    49   * \defgroup IfxLld_Psi5_Std_Interrupt Interrupt configuration function
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    50   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    51   * \defgroup IfxLld_Psi5_Std_Operative Operative functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    52   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    53   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    54  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    55  #ifndef IFXPSI5_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    56  #define IFXPSI5_H 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    57  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    58  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    59  /*----------------------------------Includes----------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    60  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    61  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    62  #include "_Impl/IfxPsi5_cfg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    63  #include "_PinMap/IfxPsi5_PinMap.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    64  #include "IfxPsi5_reg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    65  #include "Scu/Std/IfxScuWdt.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    66  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    67  #include "Src/Std/IfxSrc.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    68  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    69  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    70  /*--------------------------------Enumerations--------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    71  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    72  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    73  /** \addtogroup IfxLld_Psi5_Std_Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    74   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    75  /** \brief MODULE_PSI5.IOCRx.ALTI(x = 0,1,2),Alternate input selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    76   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    77  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    78  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    79      IfxPsi5_AlternateInput_0 = 0,      /**< \brief Alternate Input  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    80      IfxPsi5_AlternateInput_1,          /**< \brief Alternate Input  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    81      IfxPsi5_AlternateInput_2,          /**< \brief Alternate Input  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    82      IfxPsi5_AlternateInput_3           /**< \brief Alternate Input  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    83  } IfxPsi5_AlternateInput;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    84  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    85  /** \brief MODULE_PSI5.RCRCx.BRS(x = 0,1,2),Baud rate selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    86   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    87  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    88  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    89      IfxPsi5_BaudRate_125 = 0,  /**< \brief Slow 125 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    90      IfxPsi5_BaudRate_189 = 1   /**< \brief Fast 189 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    91  } IfxPsi5_BaudRate;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    92  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    93  /** \brief MODULE_PSI5.RCRBx.CRCy(x = 0,1,2; y=0,1,2,3,4,5),CRC or parity selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    94   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    95  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    96  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    97      IfxPsi5_CRCorParity_parity = 0,  /**< \brief parity selection */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    98      IfxPsi5_CRCorParity_crc    = 1   /**< \brief CRC selection */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    99  } IfxPsi5_CRCorParity;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   100  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   101  /** \brief Clock type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   102   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   103  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   104  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   105      IfxPsi5_ClockType_fracDiv       = 0,  /**< \brief Fractional Divide clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   106      IfxPsi5_ClockType_slowClock_125 = 1,  /**< \brief Slow 125 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   107      IfxPsi5_ClockType_fastClock_189 = 2,  /**< \brief Fast 189 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   108      IfxPsi5_ClockType_timeStamp     = 3   /**< \brief Timestamp clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   109  } IfxPsi5_ClockType;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   110  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   111  /** \brief MODULE_PSI5.IOCRx.DEPTH(x = 0,1,2),Digital input filter depth
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   112   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   113  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   114  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   115      IfxPsi5_DigitalInputFilterDepth_0 = 0,      /**< \brief Digital input filter depth is  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   116      IfxPsi5_DigitalInputFilterDepth_1,          /**< \brief Digital input filter depth is  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   117      IfxPsi5_DigitalInputFilterDepth_2,          /**< \brief Digital input filter depth is  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   118      IfxPsi5_DigitalInputFilterDepth_3,          /**< \brief Digital input filter depth is  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   119      IfxPsi5_DigitalInputFilterDepth_4,          /**< \brief Digital input filter depth is  4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   120      IfxPsi5_DigitalInputFilterDepth_5,          /**< \brief Digital input filter depth is  5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   121      IfxPsi5_DigitalInputFilterDepth_6,          /**< \brief Digital input filter depth is  6  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   122      IfxPsi5_DigitalInputFilterDepth_7,          /**< \brief Digital input filter depth is  7  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   123      IfxPsi5_DigitalInputFilterDepth_8,          /**< \brief Digital input filter depth is  8  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   124      IfxPsi5_DigitalInputFilterDepth_9,          /**< \brief Digital input filter depth is  9  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   125      IfxPsi5_DigitalInputFilterDepth_10,         /**< \brief Digital input filter depth is  10  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   126      IfxPsi5_DigitalInputFilterDepth_11,         /**< \brief Digital input filter depth is  11  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   127      IfxPsi5_DigitalInputFilterDepth_12,         /**< \brief Digital input filter depth is  12  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   128      IfxPsi5_DigitalInputFilterDepth_13,         /**< \brief Digital input filter depth is  13  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   129      IfxPsi5_DigitalInputFilterDepth_14,         /**< \brief Digital input filter depth is  14  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   130      IfxPsi5_DigitalInputFilterDepth_15          /**< \brief Digital input filter depth is  15  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   131  } IfxPsi5_DigitalInputFilterDepth;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   132  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   133  /** \brief MODULE_PSI5.FDR.DM,Divider mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   134   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   135  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   136  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   137      IfxPsi5_DividerMode_spb        = 0,  /**< \brief divider mode is off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   138      IfxPsi5_DividerMode_normal     = 1,  /**< \brief divider mode is normal */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   139      IfxPsi5_DividerMode_fractional = 2,  /**< \brief divider mode is fractional */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   140      IfxPsi5_DividerMode_off        = 3   /**< \brief divider mode is off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   141  } IfxPsi5_DividerMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   142  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   143  /** \brief MODULE_PSI5.RCRBx.FECy(x = 0,1,2; y=0,1,2,3,4,5),Frame expectation control
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   144   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   145  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   146  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   147      IfxPsi5_FrameExpectation_notExpected = 0,  /**< \brief No frame is expected */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   148      IfxPsi5_FrameExpectation_expected    = 1   /**< \brief Frame is expected */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   149  } IfxPsi5_FrameExpectation;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   150  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   151  /** \brief specifies interrupt node pointer defined in MODULE_PSI5.INP[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   152   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   153  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   154  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   155      IfxPsi5_InterruptNodePointer_rsi  = 0,  /**< \brief Interrupt Node Pointer for Interrupt RSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   156      IfxPsi5_InterruptNodePointer_rdi  = 1,  /**< \brief Interrupt Node Pointer for Interrupt RDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   157      IfxPsi5_InterruptNodePointer_rbi  = 2,  /**< \brief Interrupt Node Pointer for Interrupt RBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   158      IfxPsi5_InterruptNodePointer_tdi  = 3,  /**< \brief Interrupt Node Pointer for Interrupt TDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   159      IfxPsi5_InterruptNodePointer_tbi  = 4,  /**< \brief Interrupt Node Pointer for Interrupt TBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   160      IfxPsi5_InterruptNodePointer_erri = 5,  /**< \brief Interrupt Node Pointer for Interrupt ERRI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   161      IfxPsi5_InterruptNodePointer_sdi  = 6,  /**< \brief Interrupt Node Pointer for Interrupt SDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   162      IfxPsi5_InterruptNodePointer_fwi  = 7   /**< \brief Interrupt Node Pointer for Interrupt FWI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   163  } IfxPsi5_InterruptNodePointer;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   164  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   165  /** \brief Enable/Disable Interrupt Request.defined in MODULE_PSI5.INTENA[x]
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   166   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   167  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   168  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   169      IfxPsi5_InterruptRequest_disabled = 0,  /**< \brief No Interrupt Request can be generated for respective source */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   170      IfxPsi5_InterruptRequest_enabled  = 1   /**< \brief An Interrupt Request can be generated for source */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   171  } IfxPsi5_InterruptRequest;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   172  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   173  /** \brief enable the interrupt source of any interrupt of PSI5 Channel.specify in MODULE_PSI5.INTENA[x].U and MODULE_PSI5.INTENB[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   174   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   175  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   176  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   177      IfxPsi5_InterruptSource_rsi   = 0,   /**< \brief Enable Interrupt Request RSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   178      IfxPsi5_InterruptSource_rdi   = 1,   /**< \brief Enable Interrupt Request RDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   179      IfxPsi5_InterruptSource_rbi   = 2,   /**< \brief Enable Interrupt Request RBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   180      IfxPsi5_InterruptSource_tei   = 3,   /**< \brief Enable Interrupt Request TEI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   181      IfxPsi5_InterruptSource_nbi   = 4,   /**< \brief Enable Interrupt Request NBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   182      IfxPsi5_InterruptSource_mei   = 5,   /**< \brief Enable Interrupt Request MEI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   183      IfxPsi5_InterruptSource_crci  = 6,   /**< \brief Enable Interrupt Request CRCI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   184      IfxPsi5_InterruptSource_fwi   = 7,   /**< \brief Enable Interrupt Request FWI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   185      IfxPsi5_InterruptSource_rui   = 8,   /**< \brief Enable Interrupt Request RUI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   186      IfxPsi5_InterruptSource_rmi   = 9,   /**< \brief Enable Interrupt Request RMI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   187      IfxPsi5_InterruptSource_tpi   = 10,  /**< \brief Enable Interrupt Request TPI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   188      IfxPsi5_InterruptSource_tpoi  = 11,  /**< \brief Enable Interrupt Request TPOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   189      IfxPsi5_InterruptSource_tsi   = 12,  /**< \brief Enable Interrupt Request TSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   190      IfxPsi5_InterruptSource_tsoi  = 13,  /**< \brief Enable Interrupt Request TSOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   191      IfxPsi5_InterruptSource_toi   = 14,  /**< \brief Enable Interrupt Request TOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   192      IfxPsi5_InterruptSource_tooi  = 15,  /**< \brief Enable Interrupt Request TOOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   193      IfxPsi5_InterruptSource_nfi   = 16,  /**< \brief Enable Interrupt Request NFI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   194      IfxPsi5_InterruptSource_wsi0  = 17,  /**< \brief Enable Interrupt Request WSi0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   195      IfxPsi5_InterruptSource_wsi1  = 18,  /**< \brief Enable Interrupt Request WSI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   196      IfxPsi5_InterruptSource_wsi2  = 19,  /**< \brief Enable Interrupt Request WSI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   197      IfxPsi5_InterruptSource_wsi3  = 20,  /**< \brief Enable Interrupt Request WSI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   198      IfxPsi5_InterruptSource_wsi4  = 21,  /**< \brief Enable Interrupt Request WSI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   199      IfxPsi5_InterruptSource_wsi5  = 22,  /**< \brief Enable Interrupt Request WSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   200      IfxPsi5_InterruptSource_sdi0  = 23,  /**< \brief Enable Interrupt Request SDI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   201      IfxPsi5_InterruptSource_sdi1  = 24,  /**< \brief Enable Interrupt Request SDI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   202      IfxPsi5_InterruptSource_sdi2  = 25,  /**< \brief Enable Interrupt Request SDI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   203      IfxPsi5_InterruptSource_sdi3  = 26,  /**< \brief Enable Interrupt Request SDI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   204      IfxPsi5_InterruptSource_sdi4  = 27,  /**< \brief Enable Interrupt Request SDI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   205      IfxPsi5_InterruptSource_sdi5  = 28,  /**< \brief Enable Interrupt Request SDI5 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   206      IfxPsi5_InterruptSource_soi0  = 29,  /**< \brief Enable Interrupt Request SOI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   207      IfxPsi5_InterruptSource_soi1  = 30,  /**< \brief Enable Interrupt Request SOI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   208      IfxPsi5_InterruptSource_soi2  = 31,  /**< \brief Enable Interrupt Request SOI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   209      IfxPsi5_InterruptSource_soi3  = 32,  /**< \brief Enable Interrupt Request SOI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   210      IfxPsi5_InterruptSource_soi4  = 33,  /**< \brief Enable Interrupt Request SOI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   211      IfxPsi5_InterruptSource_soi5  = 34,  /**< \brief Enable Interrupt Request SOI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   212      IfxPsi5_InterruptSource_scri0 = 35,  /**< \brief Enable Interrupt Request SCRI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   213      IfxPsi5_InterruptSource_scri1 = 36,  /**< \brief Enable Interrupt Request SCRI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   214      IfxPsi5_InterruptSource_scri2 = 37,  /**< \brief Enable Interrupt Request SCRI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   215      IfxPsi5_InterruptSource_scri3 = 38,  /**< \brief Enable Interrupt Request SCRI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   216      IfxPsi5_InterruptSource_scri4 = 39,  /**< \brief Enable Interrupt Request SCRI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   217      IfxPsi5_InterruptSource_scri5 = 40   /**< \brief Enable Interrupt Request SCRI5 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   218  } IfxPsi5_InterruptSource;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   219  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   220  /** \brief MODULE_PSI5.RCRBx.MSGy(x = 0,1,2; y=0,1,2,3,4,5),Messaging bits presence
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   221   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   222  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   223  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   224      IfxPsi5_MessagingBits_absent  = 0, /**< \brief No messaging bits */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   225      IfxPsi5_MessagingBits_present = 1  /**< \brief 2 messaging bits */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   226  } IfxPsi5_MessagingBits;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   227  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   228  /** \brief MODULE_PSI5.RCRCx.TSR(x = 0,1,2),Timestamp select for receive data registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   229   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   230  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   231  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   232      IfxPsi5_ReceiveDataRegisterTimestamp_pulse = 0,  /**< \brief Pulse based timestamp SPTSC to be stored in RDRHC */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   233      IfxPsi5_ReceiveDataRegisterTimestamp_frame = 1   /**< \brief Start of frame based timestamp SPTSC to be stored in RDRHC */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   234  } IfxPsi5_ReceiveDataRegisterTimestamp;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   235  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   236  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   237   * Definition in Ifx_PSI5.CLC.B.EDIS
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   238   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   239  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   240  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   241      IfxPsi5_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   242      IfxPsi5_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   243  } IfxPsi5_SleepMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   244  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   245  /** \brief MODULE_PSI5.RDRHx.SC(x = 0-2),Slot Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   246   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   247  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   248  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   249      IfxPsi5_Slot_0 = 0,      /**< \brief slot 0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   250      IfxPsi5_Slot_1,          /**< \brief slot 1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   251      IfxPsi5_Slot_2,          /**< \brief slot 2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   252      IfxPsi5_Slot_3,          /**< \brief slot 3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   253      IfxPsi5_Slot_4,          /**< \brief slot 4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   254      IfxPsi5_Slot_5           /**< \brief slot 5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   255  } IfxPsi5_Slot;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   256  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   257  /** \brief OCDS Suspend Control (OCDS.SUS)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   258   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   259  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   260  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   261      IfxPsi5_SuspendMode_none = 0,  /**< \brief No suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   262      IfxPsi5_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   263      IfxPsi5_SuspendMode_soft = 2   /**< \brief Soft Suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   264  } IfxPsi5_SuspendMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   265  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   266  /** \brief MODULE_PSI5.PGCx.TBS(x = 0,1,2),Time base
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   267   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   268  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   269  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   270      IfxPsi5_TimeBase_internal = 0,  /**< \brief Internal time stamp clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   271      IfxPsi5_TimeBase_external = 1   /**< \brief External GTM inputs */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   272  } IfxPsi5_TimeBase;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   273  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   274  /** \brief MODULE_PSI5.RCRCx.TSP(x = 0,1,2),MODULE_PSI5.RCRCx.TSF(x = 0,1,2)Timestamp register type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   275   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   276  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   277  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   278      IfxPsi5_TimestampRegister_a = 0,  /**< \brief Timestamp register A */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   279      IfxPsi5_TimestampRegister_b = 1,  /**< \brief Timestamp register B */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   280      IfxPsi5_TimestampRegister_c = 2   /**< \brief Timestamp register C */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   281  } IfxPsi5_TimestampRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   282  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   283  /** \brief MODULE_PSI5.PGCx.ETS(x = 0,1,2),Trigger Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   284   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   285  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   286  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   287      IfxPsi5_Trigger_0 = 0,      /**< \brief trigger  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   288      IfxPsi5_Trigger_1,          /**< \brief trigger  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   289      IfxPsi5_Trigger_2,          /**< \brief trigger  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   290      IfxPsi5_Trigger_3,          /**< \brief trigger  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   291      IfxPsi5_Trigger_4,          /**< \brief trigger  4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   292      IfxPsi5_Trigger_5           /**< \brief trigger  5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   293  } IfxPsi5_Trigger;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   294  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   295  /** \brief Output line selected by node Pointer defined in MODULE_PSI5.INP[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   296   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   297  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   298  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   299      IfxPsi5_TriggerOutput_0 = 0,      /**< \brief Triggered output line is TRIGO_0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   300      IfxPsi5_TriggerOutput_1,          /**< \brief Triggered output line is TRIGO_1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   301      IfxPsi5_TriggerOutput_2,          /**< \brief Triggered output line is TRIGO_2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   302      IfxPsi5_TriggerOutput_3,          /**< \brief Triggered output line is TRIGO_3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   303      IfxPsi5_TriggerOutput_4,          /**< \brief Triggered output line is TRIGO_4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   304      IfxPsi5_TriggerOutput_5,          /**< \brief Triggered output line is TRIGO_5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   305      IfxPsi5_TriggerOutput_6,          /**< \brief Triggered output line is TRIGO_6  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   306      IfxPsi5_TriggerOutput_7           /**< \brief Triggered output line is TRIGO_7  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   307  } IfxPsi5_TriggerOutput;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   308  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   309  /** \brief Trigger type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   310   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   311  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   312  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   313      IfxPsi5_TriggerType_periodic = 0,  /**< \brief Periodic trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   314      IfxPsi5_TriggerType_external = 1,  /**< \brief External trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   315      IfxPsi5_TriggerType_bypass   = 2   /**< \brief Bypassed trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   316  } IfxPsi5_TriggerType;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   317  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   318  /** \brief MODULE_PSI5.RCRBx.VBSy(x = 0,1,2; y=0,1,2,3,4,5),Verbose mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   319   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   320  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   321  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   322      IfxPsi5_Verbose_off = 0,  /**< \brief Verbose mode is turned off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   323      IfxPsi5_Verbose_on  = 1   /**< \brief Verbose mode is turned on */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   324  } IfxPsi5_Verbose;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   325  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   326  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   327  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   328  /** \brief Options for choosing different Fractional Divider Registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   329   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   330  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   331  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   332      IfxPsi5_FractionalDividerRegister_normal      = 0,  /**< \brief The Fractional Divider Register controls the input clock f_fracdiv. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   333      IfxPsi5_FractionalDividerRegister_lowbitrate  = 1,  /**< \brief The Fractional Divider Register for lower Bit Rate contains the pre-divider that defines the time resolution of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   334                                                           * f_125.It divides f_fracdiv by a factor and provides f_125 to all channels. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   335      IfxPsi5_FractionalDividerRegister_highbitrate = 2,  /**< \brief The Fractional Divider Register for Higher Bit Rate contains the pre-divider that defines the time resolution of f_189.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   336                                                           * It divides f_fracdiv by a factor and provides f_189 to all channels. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   337      IfxPsi5_FractionalDividerRegister_timestamp   = 3   /**< \brief The PSI5 Module Time Stamp Predivider Register contains the pre-divider that defines the time resolution of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   338                                                           * Time Stamp Registers TSRA/B/C and the Sync Pulse Time Base Counter SBC. It divides fPSI5 by a factor. It contains as well the bits for reset control of the time stamp counters. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   339  } IfxPsi5_FractionalDividerRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   340  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   341  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   342  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   343      IfxPsi5_InterruptServiceRequest_0 = 0,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   344      IfxPsi5_InterruptServiceRequest_1 = 1,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   345      IfxPsi5_InterruptServiceRequest_2 = 2,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   346      IfxPsi5_InterruptServiceRequest_3 = 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   347      IfxPsi5_InterruptServiceRequest_4 = 4,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   348      IfxPsi5_InterruptServiceRequest_5 = 5,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   349      IfxPsi5_InterruptServiceRequest_6 = 6,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   350      IfxPsi5_InterruptServiceRequest_7 = 7
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   351  } IfxPsi5_InterruptServiceRequest;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   352  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   353  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   354  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   355      IfxPsi5_InterruptStatusRegister_a = 0,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   356      IfxPsi5_InterruptStatusRegister_b = 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   357  } IfxPsi5_InterruptStatusRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   358  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   359  /** \brief Optiond for different Receive Control Registers(RCRA,RCRB,RCRC)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   360   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   361  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   362  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   363      IfxPsi5_ReceiverControlRegister_a = 0,  /**< \brief Receiver Control Register A configures the payload length of the up to 6 frames in the up to 6 slots. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   364      IfxPsi5_ReceiverControlRegister_b = 1,  /**< \brief Receiver Control Register B configures up to 6 frame types in the up to 6 slots */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   365      IfxPsi5_ReceiverControlRegister_c = 2   /**< \brief Receiver Control Register C configures bit rate and time stamp sources */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   366  } IfxPsi5_ReceiverControlRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   367  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   368  /** \addtogroup IfxLld_Psi5_Std_Channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   369   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   370  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   371  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   372  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   373  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   374  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   375  /** \brief access function to get the CRCI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   376   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   377   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   378   * \return Crci status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   379   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   380  IFX_INLINE uint32 IfxPsi5_getStatusCrci(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   381  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   382  /** \brief access function to get the MEI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   383   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   384   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   385   * \return Mei status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   386   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   387  IFX_INLINE uint32 IfxPsi5_getStatusMei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   388  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   389  /** \brief access function to get the NBI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   390   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   391   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   392   * \return Nbi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   393   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   394  IFX_INLINE uint32 IfxPsi5_getStatusNbi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   395  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   396  /** \brief access function to get the NFI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   397   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   398   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   399   * \return Nfi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   400   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   401  IFX_INLINE uint32 IfxPsi5_getStatusNfi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   402  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   403  /** \brief access function to get the RDI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   404   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   405   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   406   * \return Rdi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   407   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   408  IFX_INLINE uint32 IfxPsi5_getStatusRdi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   409  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   410  /** \brief access function to get the RMI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   411   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   412   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   413   * \return Rmi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   414   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   415  IFX_INLINE uint32 IfxPsi5_getStatusRmi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   416  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   417  /** \brief access function to get the RSI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   418   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   419   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   420   * \return Rsi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   421   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   422  IFX_INLINE uint32 IfxPsi5_getStatusRsi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   423  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   424  /** \brief access function to get the TEI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   425   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   426   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   427   * \return Tei status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   428   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   429  IFX_INLINE uint32 IfxPsi5_getStatusTei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   430  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   431  /** \brief Sets the sensitivity of the module to sleep signal
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   432   * \param psi5 pointer to PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   433   * \param mode mode selection (enable / disable)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   434   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   435   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   436  IFX_INLINE void IfxPsi5_setSleepMode(Ifx_PSI5 *psi5, IfxPsi5_SleepMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   437  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   438  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   439  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   440  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   441  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   442  /** \brief resets PSI5 kernel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   443   * \param psi5 pointer to PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   444   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   445   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   446  IFX_EXTERN void IfxPsi5_resetModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   447  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   448  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   449  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   450  /** \addtogroup IfxLld_Psi5_Std_IO
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   451   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   452  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   453  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   454  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   455  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   456  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   457  /** \brief Initializes a RX input
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   458   * \param rx the RX Pin which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   459   * \param inputMode pin input mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   460   * \param padDriver Pad Driver Configuration
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   461   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   462   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   463  IFX_INLINE void IfxPsi5_initRxPin(const IfxPsi5_Rx_In *rx, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   464  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   465  /** \brief Initializes a TX output
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   466   * \param tx the TX Pin which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   467   * \param outputMode the pin output mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   468   * \param padDriver the pad driver mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   469   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   470   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   471  IFX_INLINE void IfxPsi5_initTxPin(const IfxPsi5_Tx_Out *tx, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   472  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   473  /** \brief Sets the alternate RX input
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   474   * \param psi5Ch pointer to the PSI5 channel register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   475   * \param alternateInput Alternate RX input selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   476   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   477   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   478  IFX_INLINE void IfxPsi5_setRxInput(Ifx_PSI5_CH *psi5Ch, IfxPsi5_AlternateInput alternateInput);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   479  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   480  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   481  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   482  /** \addtogroup IfxLld_Psi5_Std_Interrupt
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   483   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   484  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   485  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   486  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   487  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   488  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   489  /** \brief set respective service line for Interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   490   * \param psi5 Pointer to PSI5 module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   491   * \param channel specifies channel ID
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   492   * \param nodePointer specifies node pointer for respective interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   493   * \param triggerOutputLine specifies trigger output line
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   494   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   495   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   496  IFX_INLINE void IfxPsi5_setInterruptNodePointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptNodePointer nodePointer, IfxPsi5_TriggerOutput triggerOutputLine);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   497  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   498  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   499  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   500  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   501  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   502  /** \brief enable/disable interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   503   * \param psi5 pointer to PSI5 module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   504   * \param channel specifies channel ID
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   505   * \param interruptSource specifies the interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   506   * \param enabled Enable/Disable the respective source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   507   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   508   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   509  IFX_EXTERN void IfxPsi5_enableInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptSource interruptSource, IfxPsi5_InterruptRequest enabled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   510  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   511  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   512  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   513  /** \addtogroup IfxLld_Psi5_Std_Operative
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   514   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   515  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   516  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   517  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   518  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   519  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   520  /** \brief Returns the module's suspend state.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   521   * TRUE :if module is suspended.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   522   * FALSE:if module is not yet suspended.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   523   * \param psi5 Pointer to PSI5 module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   524   * \return Suspend status (TRUE / FALSE)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   525   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   526  IFX_INLINE boolean IfxPsi5_isModuleSuspended(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   527  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   528  /** \brief Configure the Module to Hard/Soft suspend mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   529   * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   530   * \param psi5 Pointer to PSI5 module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   531   * \param mode Module suspend mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   532   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   533   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   534  IFX_INLINE void IfxPsi5_setSuspendMode(Ifx_PSI5 *psi5, IfxPsi5_SuspendMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   535  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   536  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   537  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   538  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   539  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   540  /** \brief Disable PSI5 kernel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   541   * \param psi5 pointer to the base of PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   542   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   543   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   544  IFX_EXTERN void IfxPsi5_disableModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   545  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   546  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   547  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   548  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   549  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   550  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   551  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   552  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   553   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   554   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   555   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   556  IFX_INLINE uint32 IfxPsi5_getReceiveDataRegisterLow(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   557  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   558  /** \brief Clears interrupt flag for all sources
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   559   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   560   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   561   * \param intStatusReg The register to be selected depending on the interrupt source to be probed(slot specific sources are in INTSTATB)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   562   * \param value
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   563   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   564   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   565  IFX_INLINE void IfxPsi5_clearAllInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptStatusRegister intStatusReg, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   566  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   567  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   568   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   569   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   570   * \param intStatusReg The interrupt status register being probed(depending on the interrupt source being probed)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   571   * \return Returns the register value encapsulating the status of different sources
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   572   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   573  IFX_INLINE uint32 IfxPsi5_getInterruptStatus(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptStatusRegister intStatusReg);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   574  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   575  /** \brief For a particular channel it gets the oldest data content of up to 32 received data frames. I.e.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   576   * RFCx.REP is pointing at the buffer presented.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   577   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   578   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   579   * \return Gives the oldest data content of up to 32 received data frames.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   580   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   581  IFX_INLINE uint32 IfxPsi5_readReceiveFifoData(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   582  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   583  /** \brief Getting the FIFO write pointer for channel x
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   584   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   585   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   586   * \return Gives the address of the buffer written last.So before write to the buffer this value is incremented by 1.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   587   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   588  IFX_INLINE uint16 IfxPsi5_getWriteFifoPointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   589  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   590  /** \brief Getting the FIFO read pointer for channel x
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   591   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   592   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   593   * \return Gives out pointer to the read buffer to be read next
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   594   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   595  IFX_INLINE uint16 IfxPsi5_getReadFifoPointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   596  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   597  /** \brief Clears the flag for a given interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   598   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   599   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   600   * \param interruptSource Interrupt source to be cleared
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   601   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   602   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   603  IFX_INLINE void IfxPsi5_clearInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptSource interruptSource);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   604  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   605  /** \brief Gives the pointer to the SRC register for respective PSI5 interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   606   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   607   * \param intRequest Interrupt Source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   608   * \return Address of the required SRC register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   609   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   610  IFX_INLINE volatile Ifx_SRC_SRCR *IfxPsi5_getSrcPointer(Ifx_PSI5 *psi5, IfxPsi5_InterruptServiceRequest intRequest);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   611  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   612  /** \brief Enabling all channels and error flags
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   613   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   614   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   615   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   616  IFX_INLINE void IfxPsi5_enableAllChannels(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   617  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   618  /** \brief Configures FIFO and Ring Buffer operation
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   619   * \param psi5 Pointer to PSI5 SFR's base address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   620   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   621   * \param value Values representing differnt settings for FIFO and Ring Buffer like FIFO Read Pointer,FIFO/Ring Buffer Write Pointer,FIFO Warning Level,Write Pointer WRAP Indicator and FIFO Flushing
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   622   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   623   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   624  IFX_INLINE void IfxPsi5_setReceiveFifoWarningLevel(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   625  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   626  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   627   * \param psi5 Pointer to PSI5 SFR's base address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   628   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   629   * \param rcr The reciever control registers for setting up different parameters for PSI5 receiver operation.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   630   * Functionalities related to registers A, B and C can  be found in the IfxPsi5_ReceiverControlRegister enum.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   631   * \param value Value to be written into the RCRy(y = A,B,C) register.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   632   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   633   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   634   * Configures the payload length of the up to 6 frames in 6 slots.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   635   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   636   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   637  IFX_INLINE void IfxPsi5_setReceiverControl(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_ReceiverControlRegister rcr, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   638  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   639  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   640   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   641   * \param fcd Select the appropriate divider register(see IfxPsi5_FractionalDividerRegister enum) for required functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   642   * \param value Contains value including divider values for different divider registers(FDR,FDRL,FDRH,FDRT)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   643   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   644   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   645  IFX_INLINE void IfxPsi5_setFractionalDivider(Ifx_PSI5 *psi5, IfxPsi5_FractionalDividerRegister fcd, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   646  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   647  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   648  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   649  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   650  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   651  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   652   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   653   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   654  IFX_EXTERN void IfxPsi5_enableModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   655  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   656  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   657  /*---------------------Inline Function Implementations------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   658  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   659  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   660  IFX_INLINE uint32 IfxPsi5_getStatusCrci(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   661  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   662      return psi5->CRCIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   663  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   664  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   665  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   666  IFX_INLINE uint32 IfxPsi5_getStatusMei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   667  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   668      return psi5->MEIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   669  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   670  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   671  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   672  IFX_INLINE uint32 IfxPsi5_getStatusNbi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   673  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   674      return psi5->NBIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   675  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   676  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   677  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   678  IFX_INLINE uint32 IfxPsi5_getStatusNfi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   679  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   680      return psi5->NFIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   681  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   682  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   683  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   684  IFX_INLINE uint32 IfxPsi5_getStatusRdi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   685  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   686      return psi5->RDIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   687  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   688  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   689  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   690  IFX_INLINE uint32 IfxPsi5_getStatusRmi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   691  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   692      return psi5->RMIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   693  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   694  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   695  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   696  IFX_INLINE uint32 IfxPsi5_getStatusRsi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   697  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   698      return psi5->RSIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   699  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   700  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   701  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   702  IFX_INLINE uint32 IfxPsi5_getStatusTei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   703  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   704      return psi5->TEIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   705  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   706  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   707  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   708  IFX_INLINE void IfxPsi5_initRxPin(const IfxPsi5_Rx_In *rx, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   709  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   710      if (rx->pin.port != NULL_PTR)
	ld.a	a4,[a15]8
.L241:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   229          {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   230              IfxPsi5_initRxPin(rx, pins->inMode, pins->pinDriver);
	ld.b	d0,[a13]4
.L556:
	ld.bu	d15,[a13]13
.L250:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   710      if (rx->pin.port != NULL_PTR)      (inlined)
	jz.a	a4,.L19
.L252:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     2   * \file IfxPsi5.h
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     3   * \brief PSI5  basic functionality
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     4   * \ingroup IfxLld_Psi5
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     5   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     6   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     9   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    10   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    11   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    12   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    14   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    16   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    17   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    18   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    19   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    20   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    21   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    22   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    23   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    24   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    25   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    26   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    27   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    28   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    29   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    30   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    31   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    32   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    33   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    34   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    35   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    36   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    37   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    38   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    39   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    40   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    41   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    43   * \defgroup IfxLld_Psi5_Std_Enumerations Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    44   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    45   * \defgroup IfxLld_Psi5_Std_Channel Channel Status Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    46   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    47   * \defgroup IfxLld_Psi5_Std_IO IO Pin Configuration Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    48   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    49   * \defgroup IfxLld_Psi5_Std_Interrupt Interrupt configuration function
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    50   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    51   * \defgroup IfxLld_Psi5_Std_Operative Operative functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    52   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    53   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    54  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    55  #ifndef IFXPSI5_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    56  #define IFXPSI5_H 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    57  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    58  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    59  /*----------------------------------Includes----------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    60  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    61  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    62  #include "_Impl/IfxPsi5_cfg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    63  #include "_PinMap/IfxPsi5_PinMap.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    64  #include "IfxPsi5_reg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    65  #include "Scu/Std/IfxScuWdt.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    66  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    67  #include "Src/Std/IfxSrc.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    68  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    69  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    70  /*--------------------------------Enumerations--------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    71  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    72  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    73  /** \addtogroup IfxLld_Psi5_Std_Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    74   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    75  /** \brief MODULE_PSI5.IOCRx.ALTI(x = 0,1,2),Alternate input selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    76   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    77  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    78  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    79      IfxPsi5_AlternateInput_0 = 0,      /**< \brief Alternate Input  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    80      IfxPsi5_AlternateInput_1,          /**< \brief Alternate Input  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    81      IfxPsi5_AlternateInput_2,          /**< \brief Alternate Input  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    82      IfxPsi5_AlternateInput_3           /**< \brief Alternate Input  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    83  } IfxPsi5_AlternateInput;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    84  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    85  /** \brief MODULE_PSI5.RCRCx.BRS(x = 0,1,2),Baud rate selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    86   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    87  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    88  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    89      IfxPsi5_BaudRate_125 = 0,  /**< \brief Slow 125 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    90      IfxPsi5_BaudRate_189 = 1   /**< \brief Fast 189 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    91  } IfxPsi5_BaudRate;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    92  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    93  /** \brief MODULE_PSI5.RCRBx.CRCy(x = 0,1,2; y=0,1,2,3,4,5),CRC or parity selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    94   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    95  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    96  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    97      IfxPsi5_CRCorParity_parity = 0,  /**< \brief parity selection */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    98      IfxPsi5_CRCorParity_crc    = 1   /**< \brief CRC selection */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    99  } IfxPsi5_CRCorParity;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   100  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   101  /** \brief Clock type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   102   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   103  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   104  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   105      IfxPsi5_ClockType_fracDiv       = 0,  /**< \brief Fractional Divide clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   106      IfxPsi5_ClockType_slowClock_125 = 1,  /**< \brief Slow 125 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   107      IfxPsi5_ClockType_fastClock_189 = 2,  /**< \brief Fast 189 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   108      IfxPsi5_ClockType_timeStamp     = 3   /**< \brief Timestamp clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   109  } IfxPsi5_ClockType;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   110  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   111  /** \brief MODULE_PSI5.IOCRx.DEPTH(x = 0,1,2),Digital input filter depth
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   112   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   113  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   114  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   115      IfxPsi5_DigitalInputFilterDepth_0 = 0,      /**< \brief Digital input filter depth is  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   116      IfxPsi5_DigitalInputFilterDepth_1,          /**< \brief Digital input filter depth is  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   117      IfxPsi5_DigitalInputFilterDepth_2,          /**< \brief Digital input filter depth is  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   118      IfxPsi5_DigitalInputFilterDepth_3,          /**< \brief Digital input filter depth is  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   119      IfxPsi5_DigitalInputFilterDepth_4,          /**< \brief Digital input filter depth is  4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   120      IfxPsi5_DigitalInputFilterDepth_5,          /**< \brief Digital input filter depth is  5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   121      IfxPsi5_DigitalInputFilterDepth_6,          /**< \brief Digital input filter depth is  6  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   122      IfxPsi5_DigitalInputFilterDepth_7,          /**< \brief Digital input filter depth is  7  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   123      IfxPsi5_DigitalInputFilterDepth_8,          /**< \brief Digital input filter depth is  8  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   124      IfxPsi5_DigitalInputFilterDepth_9,          /**< \brief Digital input filter depth is  9  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   125      IfxPsi5_DigitalInputFilterDepth_10,         /**< \brief Digital input filter depth is  10  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   126      IfxPsi5_DigitalInputFilterDepth_11,         /**< \brief Digital input filter depth is  11  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   127      IfxPsi5_DigitalInputFilterDepth_12,         /**< \brief Digital input filter depth is  12  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   128      IfxPsi5_DigitalInputFilterDepth_13,         /**< \brief Digital input filter depth is  13  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   129      IfxPsi5_DigitalInputFilterDepth_14,         /**< \brief Digital input filter depth is  14  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   130      IfxPsi5_DigitalInputFilterDepth_15          /**< \brief Digital input filter depth is  15  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   131  } IfxPsi5_DigitalInputFilterDepth;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   132  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   133  /** \brief MODULE_PSI5.FDR.DM,Divider mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   134   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   135  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   136  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   137      IfxPsi5_DividerMode_spb        = 0,  /**< \brief divider mode is off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   138      IfxPsi5_DividerMode_normal     = 1,  /**< \brief divider mode is normal */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   139      IfxPsi5_DividerMode_fractional = 2,  /**< \brief divider mode is fractional */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   140      IfxPsi5_DividerMode_off        = 3   /**< \brief divider mode is off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   141  } IfxPsi5_DividerMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   142  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   143  /** \brief MODULE_PSI5.RCRBx.FECy(x = 0,1,2; y=0,1,2,3,4,5),Frame expectation control
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   144   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   145  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   146  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   147      IfxPsi5_FrameExpectation_notExpected = 0,  /**< \brief No frame is expected */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   148      IfxPsi5_FrameExpectation_expected    = 1   /**< \brief Frame is expected */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   149  } IfxPsi5_FrameExpectation;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   150  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   151  /** \brief specifies interrupt node pointer defined in MODULE_PSI5.INP[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   152   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   153  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   154  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   155      IfxPsi5_InterruptNodePointer_rsi  = 0,  /**< \brief Interrupt Node Pointer for Interrupt RSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   156      IfxPsi5_InterruptNodePointer_rdi  = 1,  /**< \brief Interrupt Node Pointer for Interrupt RDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   157      IfxPsi5_InterruptNodePointer_rbi  = 2,  /**< \brief Interrupt Node Pointer for Interrupt RBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   158      IfxPsi5_InterruptNodePointer_tdi  = 3,  /**< \brief Interrupt Node Pointer for Interrupt TDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   159      IfxPsi5_InterruptNodePointer_tbi  = 4,  /**< \brief Interrupt Node Pointer for Interrupt TBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   160      IfxPsi5_InterruptNodePointer_erri = 5,  /**< \brief Interrupt Node Pointer for Interrupt ERRI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   161      IfxPsi5_InterruptNodePointer_sdi  = 6,  /**< \brief Interrupt Node Pointer for Interrupt SDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   162      IfxPsi5_InterruptNodePointer_fwi  = 7   /**< \brief Interrupt Node Pointer for Interrupt FWI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   163  } IfxPsi5_InterruptNodePointer;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   164  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   165  /** \brief Enable/Disable Interrupt Request.defined in MODULE_PSI5.INTENA[x]
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   166   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   167  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   168  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   169      IfxPsi5_InterruptRequest_disabled = 0,  /**< \brief No Interrupt Request can be generated for respective source */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   170      IfxPsi5_InterruptRequest_enabled  = 1   /**< \brief An Interrupt Request can be generated for source */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   171  } IfxPsi5_InterruptRequest;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   172  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   173  /** \brief enable the interrupt source of any interrupt of PSI5 Channel.specify in MODULE_PSI5.INTENA[x].U and MODULE_PSI5.INTENB[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   174   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   175  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   176  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   177      IfxPsi5_InterruptSource_rsi   = 0,   /**< \brief Enable Interrupt Request RSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   178      IfxPsi5_InterruptSource_rdi   = 1,   /**< \brief Enable Interrupt Request RDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   179      IfxPsi5_InterruptSource_rbi   = 2,   /**< \brief Enable Interrupt Request RBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   180      IfxPsi5_InterruptSource_tei   = 3,   /**< \brief Enable Interrupt Request TEI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   181      IfxPsi5_InterruptSource_nbi   = 4,   /**< \brief Enable Interrupt Request NBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   182      IfxPsi5_InterruptSource_mei   = 5,   /**< \brief Enable Interrupt Request MEI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   183      IfxPsi5_InterruptSource_crci  = 6,   /**< \brief Enable Interrupt Request CRCI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   184      IfxPsi5_InterruptSource_fwi   = 7,   /**< \brief Enable Interrupt Request FWI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   185      IfxPsi5_InterruptSource_rui   = 8,   /**< \brief Enable Interrupt Request RUI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   186      IfxPsi5_InterruptSource_rmi   = 9,   /**< \brief Enable Interrupt Request RMI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   187      IfxPsi5_InterruptSource_tpi   = 10,  /**< \brief Enable Interrupt Request TPI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   188      IfxPsi5_InterruptSource_tpoi  = 11,  /**< \brief Enable Interrupt Request TPOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   189      IfxPsi5_InterruptSource_tsi   = 12,  /**< \brief Enable Interrupt Request TSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   190      IfxPsi5_InterruptSource_tsoi  = 13,  /**< \brief Enable Interrupt Request TSOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   191      IfxPsi5_InterruptSource_toi   = 14,  /**< \brief Enable Interrupt Request TOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   192      IfxPsi5_InterruptSource_tooi  = 15,  /**< \brief Enable Interrupt Request TOOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   193      IfxPsi5_InterruptSource_nfi   = 16,  /**< \brief Enable Interrupt Request NFI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   194      IfxPsi5_InterruptSource_wsi0  = 17,  /**< \brief Enable Interrupt Request WSi0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   195      IfxPsi5_InterruptSource_wsi1  = 18,  /**< \brief Enable Interrupt Request WSI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   196      IfxPsi5_InterruptSource_wsi2  = 19,  /**< \brief Enable Interrupt Request WSI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   197      IfxPsi5_InterruptSource_wsi3  = 20,  /**< \brief Enable Interrupt Request WSI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   198      IfxPsi5_InterruptSource_wsi4  = 21,  /**< \brief Enable Interrupt Request WSI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   199      IfxPsi5_InterruptSource_wsi5  = 22,  /**< \brief Enable Interrupt Request WSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   200      IfxPsi5_InterruptSource_sdi0  = 23,  /**< \brief Enable Interrupt Request SDI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   201      IfxPsi5_InterruptSource_sdi1  = 24,  /**< \brief Enable Interrupt Request SDI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   202      IfxPsi5_InterruptSource_sdi2  = 25,  /**< \brief Enable Interrupt Request SDI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   203      IfxPsi5_InterruptSource_sdi3  = 26,  /**< \brief Enable Interrupt Request SDI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   204      IfxPsi5_InterruptSource_sdi4  = 27,  /**< \brief Enable Interrupt Request SDI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   205      IfxPsi5_InterruptSource_sdi5  = 28,  /**< \brief Enable Interrupt Request SDI5 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   206      IfxPsi5_InterruptSource_soi0  = 29,  /**< \brief Enable Interrupt Request SOI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   207      IfxPsi5_InterruptSource_soi1  = 30,  /**< \brief Enable Interrupt Request SOI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   208      IfxPsi5_InterruptSource_soi2  = 31,  /**< \brief Enable Interrupt Request SOI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   209      IfxPsi5_InterruptSource_soi3  = 32,  /**< \brief Enable Interrupt Request SOI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   210      IfxPsi5_InterruptSource_soi4  = 33,  /**< \brief Enable Interrupt Request SOI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   211      IfxPsi5_InterruptSource_soi5  = 34,  /**< \brief Enable Interrupt Request SOI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   212      IfxPsi5_InterruptSource_scri0 = 35,  /**< \brief Enable Interrupt Request SCRI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   213      IfxPsi5_InterruptSource_scri1 = 36,  /**< \brief Enable Interrupt Request SCRI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   214      IfxPsi5_InterruptSource_scri2 = 37,  /**< \brief Enable Interrupt Request SCRI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   215      IfxPsi5_InterruptSource_scri3 = 38,  /**< \brief Enable Interrupt Request SCRI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   216      IfxPsi5_InterruptSource_scri4 = 39,  /**< \brief Enable Interrupt Request SCRI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   217      IfxPsi5_InterruptSource_scri5 = 40   /**< \brief Enable Interrupt Request SCRI5 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   218  } IfxPsi5_InterruptSource;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   219  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   220  /** \brief MODULE_PSI5.RCRBx.MSGy(x = 0,1,2; y=0,1,2,3,4,5),Messaging bits presence
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   221   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   222  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   223  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   224      IfxPsi5_MessagingBits_absent  = 0, /**< \brief No messaging bits */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   225      IfxPsi5_MessagingBits_present = 1  /**< \brief 2 messaging bits */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   226  } IfxPsi5_MessagingBits;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   227  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   228  /** \brief MODULE_PSI5.RCRCx.TSR(x = 0,1,2),Timestamp select for receive data registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   229   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   230  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   231  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   232      IfxPsi5_ReceiveDataRegisterTimestamp_pulse = 0,  /**< \brief Pulse based timestamp SPTSC to be stored in RDRHC */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   233      IfxPsi5_ReceiveDataRegisterTimestamp_frame = 1   /**< \brief Start of frame based timestamp SPTSC to be stored in RDRHC */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   234  } IfxPsi5_ReceiveDataRegisterTimestamp;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   235  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   236  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   237   * Definition in Ifx_PSI5.CLC.B.EDIS
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   238   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   239  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   240  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   241      IfxPsi5_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   242      IfxPsi5_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   243  } IfxPsi5_SleepMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   244  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   245  /** \brief MODULE_PSI5.RDRHx.SC(x = 0-2),Slot Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   246   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   247  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   248  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   249      IfxPsi5_Slot_0 = 0,      /**< \brief slot 0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   250      IfxPsi5_Slot_1,          /**< \brief slot 1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   251      IfxPsi5_Slot_2,          /**< \brief slot 2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   252      IfxPsi5_Slot_3,          /**< \brief slot 3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   253      IfxPsi5_Slot_4,          /**< \brief slot 4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   254      IfxPsi5_Slot_5           /**< \brief slot 5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   255  } IfxPsi5_Slot;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   256  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   257  /** \brief OCDS Suspend Control (OCDS.SUS)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   258   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   259  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   260  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   261      IfxPsi5_SuspendMode_none = 0,  /**< \brief No suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   262      IfxPsi5_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   263      IfxPsi5_SuspendMode_soft = 2   /**< \brief Soft Suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   264  } IfxPsi5_SuspendMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   265  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   266  /** \brief MODULE_PSI5.PGCx.TBS(x = 0,1,2),Time base
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   267   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   268  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   269  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   270      IfxPsi5_TimeBase_internal = 0,  /**< \brief Internal time stamp clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   271      IfxPsi5_TimeBase_external = 1   /**< \brief External GTM inputs */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   272  } IfxPsi5_TimeBase;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   273  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   274  /** \brief MODULE_PSI5.RCRCx.TSP(x = 0,1,2),MODULE_PSI5.RCRCx.TSF(x = 0,1,2)Timestamp register type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   275   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   276  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   277  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   278      IfxPsi5_TimestampRegister_a = 0,  /**< \brief Timestamp register A */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   279      IfxPsi5_TimestampRegister_b = 1,  /**< \brief Timestamp register B */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   280      IfxPsi5_TimestampRegister_c = 2   /**< \brief Timestamp register C */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   281  } IfxPsi5_TimestampRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   282  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   283  /** \brief MODULE_PSI5.PGCx.ETS(x = 0,1,2),Trigger Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   284   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   285  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   286  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   287      IfxPsi5_Trigger_0 = 0,      /**< \brief trigger  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   288      IfxPsi5_Trigger_1,          /**< \brief trigger  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   289      IfxPsi5_Trigger_2,          /**< \brief trigger  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   290      IfxPsi5_Trigger_3,          /**< \brief trigger  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   291      IfxPsi5_Trigger_4,          /**< \brief trigger  4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   292      IfxPsi5_Trigger_5           /**< \brief trigger  5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   293  } IfxPsi5_Trigger;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   294  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   295  /** \brief Output line selected by node Pointer defined in MODULE_PSI5.INP[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   296   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   297  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   298  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   299      IfxPsi5_TriggerOutput_0 = 0,      /**< \brief Triggered output line is TRIGO_0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   300      IfxPsi5_TriggerOutput_1,          /**< \brief Triggered output line is TRIGO_1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   301      IfxPsi5_TriggerOutput_2,          /**< \brief Triggered output line is TRIGO_2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   302      IfxPsi5_TriggerOutput_3,          /**< \brief Triggered output line is TRIGO_3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   303      IfxPsi5_TriggerOutput_4,          /**< \brief Triggered output line is TRIGO_4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   304      IfxPsi5_TriggerOutput_5,          /**< \brief Triggered output line is TRIGO_5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   305      IfxPsi5_TriggerOutput_6,          /**< \brief Triggered output line is TRIGO_6  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   306      IfxPsi5_TriggerOutput_7           /**< \brief Triggered output line is TRIGO_7  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   307  } IfxPsi5_TriggerOutput;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   308  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   309  /** \brief Trigger type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   310   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   311  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   312  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   313      IfxPsi5_TriggerType_periodic = 0,  /**< \brief Periodic trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   314      IfxPsi5_TriggerType_external = 1,  /**< \brief External trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   315      IfxPsi5_TriggerType_bypass   = 2   /**< \brief Bypassed trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   316  } IfxPsi5_TriggerType;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   317  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   318  /** \brief MODULE_PSI5.RCRBx.VBSy(x = 0,1,2; y=0,1,2,3,4,5),Verbose mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   319   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   320  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   321  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   322      IfxPsi5_Verbose_off = 0,  /**< \brief Verbose mode is turned off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   323      IfxPsi5_Verbose_on  = 1   /**< \brief Verbose mode is turned on */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   324  } IfxPsi5_Verbose;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   325  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   326  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   327  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   328  /** \brief Options for choosing different Fractional Divider Registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   329   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   330  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   331  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   332      IfxPsi5_FractionalDividerRegister_normal      = 0,  /**< \brief The Fractional Divider Register controls the input clock f_fracdiv. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   333      IfxPsi5_FractionalDividerRegister_lowbitrate  = 1,  /**< \brief The Fractional Divider Register for lower Bit Rate contains the pre-divider that defines the time resolution of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   334                                                           * f_125.It divides f_fracdiv by a factor and provides f_125 to all channels. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   335      IfxPsi5_FractionalDividerRegister_highbitrate = 2,  /**< \brief The Fractional Divider Register for Higher Bit Rate contains the pre-divider that defines the time resolution of f_189.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   336                                                           * It divides f_fracdiv by a factor and provides f_189 to all channels. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   337      IfxPsi5_FractionalDividerRegister_timestamp   = 3   /**< \brief The PSI5 Module Time Stamp Predivider Register contains the pre-divider that defines the time resolution of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   338                                                           * Time Stamp Registers TSRA/B/C and the Sync Pulse Time Base Counter SBC. It divides fPSI5 by a factor. It contains as well the bits for reset control of the time stamp counters. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   339  } IfxPsi5_FractionalDividerRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   340  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   341  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   342  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   343      IfxPsi5_InterruptServiceRequest_0 = 0,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   344      IfxPsi5_InterruptServiceRequest_1 = 1,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   345      IfxPsi5_InterruptServiceRequest_2 = 2,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   346      IfxPsi5_InterruptServiceRequest_3 = 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   347      IfxPsi5_InterruptServiceRequest_4 = 4,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   348      IfxPsi5_InterruptServiceRequest_5 = 5,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   349      IfxPsi5_InterruptServiceRequest_6 = 6,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   350      IfxPsi5_InterruptServiceRequest_7 = 7
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   351  } IfxPsi5_InterruptServiceRequest;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   352  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   353  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   354  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   355      IfxPsi5_InterruptStatusRegister_a = 0,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   356      IfxPsi5_InterruptStatusRegister_b = 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   357  } IfxPsi5_InterruptStatusRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   358  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   359  /** \brief Optiond for different Receive Control Registers(RCRA,RCRB,RCRC)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   360   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   361  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   362  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   363      IfxPsi5_ReceiverControlRegister_a = 0,  /**< \brief Receiver Control Register A configures the payload length of the up to 6 frames in the up to 6 slots. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   364      IfxPsi5_ReceiverControlRegister_b = 1,  /**< \brief Receiver Control Register B configures up to 6 frame types in the up to 6 slots */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   365      IfxPsi5_ReceiverControlRegister_c = 2   /**< \brief Receiver Control Register C configures bit rate and time stamp sources */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   366  } IfxPsi5_ReceiverControlRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   367  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   368  /** \addtogroup IfxLld_Psi5_Std_Channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   369   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   370  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   371  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   372  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   373  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   374  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   375  /** \brief access function to get the CRCI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   376   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   377   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   378   * \return Crci status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   379   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   380  IFX_INLINE uint32 IfxPsi5_getStatusCrci(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   381  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   382  /** \brief access function to get the MEI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   383   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   384   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   385   * \return Mei status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   386   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   387  IFX_INLINE uint32 IfxPsi5_getStatusMei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   388  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   389  /** \brief access function to get the NBI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   390   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   391   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   392   * \return Nbi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   393   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   394  IFX_INLINE uint32 IfxPsi5_getStatusNbi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   395  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   396  /** \brief access function to get the NFI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   397   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   398   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   399   * \return Nfi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   400   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   401  IFX_INLINE uint32 IfxPsi5_getStatusNfi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   402  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   403  /** \brief access function to get the RDI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   404   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   405   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   406   * \return Rdi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   407   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   408  IFX_INLINE uint32 IfxPsi5_getStatusRdi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   409  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   410  /** \brief access function to get the RMI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   411   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   412   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   413   * \return Rmi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   414   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   415  IFX_INLINE uint32 IfxPsi5_getStatusRmi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   416  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   417  /** \brief access function to get the RSI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   418   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   419   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   420   * \return Rsi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   421   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   422  IFX_INLINE uint32 IfxPsi5_getStatusRsi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   423  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   424  /** \brief access function to get the TEI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   425   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   426   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   427   * \return Tei status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   428   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   429  IFX_INLINE uint32 IfxPsi5_getStatusTei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   430  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   431  /** \brief Sets the sensitivity of the module to sleep signal
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   432   * \param psi5 pointer to PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   433   * \param mode mode selection (enable / disable)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   434   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   435   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   436  IFX_INLINE void IfxPsi5_setSleepMode(Ifx_PSI5 *psi5, IfxPsi5_SleepMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   437  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   438  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   439  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   440  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   441  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   442  /** \brief resets PSI5 kernel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   443   * \param psi5 pointer to PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   444   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   445   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   446  IFX_EXTERN void IfxPsi5_resetModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   447  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   448  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   449  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   450  /** \addtogroup IfxLld_Psi5_Std_IO
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   451   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   452  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   453  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   454  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   455  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   456  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   457  /** \brief Initializes a RX input
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   458   * \param rx the RX Pin which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   459   * \param inputMode pin input mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   460   * \param padDriver Pad Driver Configuration
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   461   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   462   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   463  IFX_INLINE void IfxPsi5_initRxPin(const IfxPsi5_Rx_In *rx, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   464  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   465  /** \brief Initializes a TX output
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   466   * \param tx the TX Pin which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   467   * \param outputMode the pin output mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   468   * \param padDriver the pad driver mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   469   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   470   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   471  IFX_INLINE void IfxPsi5_initTxPin(const IfxPsi5_Tx_Out *tx, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   472  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   473  /** \brief Sets the alternate RX input
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   474   * \param psi5Ch pointer to the PSI5 channel register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   475   * \param alternateInput Alternate RX input selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   476   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   477   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   478  IFX_INLINE void IfxPsi5_setRxInput(Ifx_PSI5_CH *psi5Ch, IfxPsi5_AlternateInput alternateInput);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   479  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   480  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   481  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   482  /** \addtogroup IfxLld_Psi5_Std_Interrupt
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   483   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   484  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   485  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   486  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   487  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   488  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   489  /** \brief set respective service line for Interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   490   * \param psi5 Pointer to PSI5 module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   491   * \param channel specifies channel ID
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   492   * \param nodePointer specifies node pointer for respective interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   493   * \param triggerOutputLine specifies trigger output line
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   494   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   495   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   496  IFX_INLINE void IfxPsi5_setInterruptNodePointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptNodePointer nodePointer, IfxPsi5_TriggerOutput triggerOutputLine);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   497  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   498  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   499  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   500  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   501  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   502  /** \brief enable/disable interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   503   * \param psi5 pointer to PSI5 module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   504   * \param channel specifies channel ID
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   505   * \param interruptSource specifies the interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   506   * \param enabled Enable/Disable the respective source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   507   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   508   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   509  IFX_EXTERN void IfxPsi5_enableInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptSource interruptSource, IfxPsi5_InterruptRequest enabled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   510  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   511  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   512  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   513  /** \addtogroup IfxLld_Psi5_Std_Operative
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   514   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   515  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   516  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   517  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   518  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   519  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   520  /** \brief Returns the module's suspend state.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   521   * TRUE :if module is suspended.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   522   * FALSE:if module is not yet suspended.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   523   * \param psi5 Pointer to PSI5 module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   524   * \return Suspend status (TRUE / FALSE)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   525   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   526  IFX_INLINE boolean IfxPsi5_isModuleSuspended(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   527  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   528  /** \brief Configure the Module to Hard/Soft suspend mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   529   * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   530   * \param psi5 Pointer to PSI5 module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   531   * \param mode Module suspend mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   532   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   533   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   534  IFX_INLINE void IfxPsi5_setSuspendMode(Ifx_PSI5 *psi5, IfxPsi5_SuspendMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   535  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   536  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   537  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   538  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   539  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   540  /** \brief Disable PSI5 kernel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   541   * \param psi5 pointer to the base of PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   542   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   543   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   544  IFX_EXTERN void IfxPsi5_disableModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   545  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   546  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   547  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   548  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   549  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   550  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   551  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   552  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   553   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   554   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   555   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   556  IFX_INLINE uint32 IfxPsi5_getReceiveDataRegisterLow(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   557  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   558  /** \brief Clears interrupt flag for all sources
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   559   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   560   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   561   * \param intStatusReg The register to be selected depending on the interrupt source to be probed(slot specific sources are in INTSTATB)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   562   * \param value
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   563   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   564   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   565  IFX_INLINE void IfxPsi5_clearAllInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptStatusRegister intStatusReg, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   566  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   567  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   568   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   569   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   570   * \param intStatusReg The interrupt status register being probed(depending on the interrupt source being probed)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   571   * \return Returns the register value encapsulating the status of different sources
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   572   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   573  IFX_INLINE uint32 IfxPsi5_getInterruptStatus(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptStatusRegister intStatusReg);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   574  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   575  /** \brief For a particular channel it gets the oldest data content of up to 32 received data frames. I.e.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   576   * RFCx.REP is pointing at the buffer presented.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   577   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   578   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   579   * \return Gives the oldest data content of up to 32 received data frames.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   580   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   581  IFX_INLINE uint32 IfxPsi5_readReceiveFifoData(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   582  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   583  /** \brief Getting the FIFO write pointer for channel x
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   584   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   585   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   586   * \return Gives the address of the buffer written last.So before write to the buffer this value is incremented by 1.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   587   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   588  IFX_INLINE uint16 IfxPsi5_getWriteFifoPointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   589  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   590  /** \brief Getting the FIFO read pointer for channel x
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   591   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   592   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   593   * \return Gives out pointer to the read buffer to be read next
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   594   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   595  IFX_INLINE uint16 IfxPsi5_getReadFifoPointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   596  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   597  /** \brief Clears the flag for a given interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   598   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   599   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   600   * \param interruptSource Interrupt source to be cleared
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   601   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   602   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   603  IFX_INLINE void IfxPsi5_clearInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptSource interruptSource);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   604  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   605  /** \brief Gives the pointer to the SRC register for respective PSI5 interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   606   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   607   * \param intRequest Interrupt Source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   608   * \return Address of the required SRC register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   609   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   610  IFX_INLINE volatile Ifx_SRC_SRCR *IfxPsi5_getSrcPointer(Ifx_PSI5 *psi5, IfxPsi5_InterruptServiceRequest intRequest);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   611  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   612  /** \brief Enabling all channels and error flags
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   613   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   614   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   615   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   616  IFX_INLINE void IfxPsi5_enableAllChannels(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   617  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   618  /** \brief Configures FIFO and Ring Buffer operation
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   619   * \param psi5 Pointer to PSI5 SFR's base address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   620   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   621   * \param value Values representing differnt settings for FIFO and Ring Buffer like FIFO Read Pointer,FIFO/Ring Buffer Write Pointer,FIFO Warning Level,Write Pointer WRAP Indicator and FIFO Flushing
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   622   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   623   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   624  IFX_INLINE void IfxPsi5_setReceiveFifoWarningLevel(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   625  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   626  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   627   * \param psi5 Pointer to PSI5 SFR's base address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   628   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   629   * \param rcr The reciever control registers for setting up different parameters for PSI5 receiver operation.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   630   * Functionalities related to registers A, B and C can  be found in the IfxPsi5_ReceiverControlRegister enum.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   631   * \param value Value to be written into the RCRy(y = A,B,C) register.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   632   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   633   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   634   * Configures the payload length of the up to 6 frames in 6 slots.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   635   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   636   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   637  IFX_INLINE void IfxPsi5_setReceiverControl(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_ReceiverControlRegister rcr, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   638  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   639  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   640   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   641   * \param fcd Select the appropriate divider register(see IfxPsi5_FractionalDividerRegister enum) for required functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   642   * \param value Contains value including divider values for different divider registers(FDR,FDRL,FDRH,FDRT)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   643   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   644   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   645  IFX_INLINE void IfxPsi5_setFractionalDivider(Ifx_PSI5 *psi5, IfxPsi5_FractionalDividerRegister fcd, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   646  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   647  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   648  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   649  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   650  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   651  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   652   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   653   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   654  IFX_EXTERN void IfxPsi5_enableModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   655  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   656  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   657  /*---------------------Inline Function Implementations------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   658  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   659  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   660  IFX_INLINE uint32 IfxPsi5_getStatusCrci(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   661  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   662      return psi5->CRCIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   663  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   664  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   665  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   666  IFX_INLINE uint32 IfxPsi5_getStatusMei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   667  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   668      return psi5->MEIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   669  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   670  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   671  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   672  IFX_INLINE uint32 IfxPsi5_getStatusNbi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   673  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   674      return psi5->NBIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   675  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   676  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   677  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   678  IFX_INLINE uint32 IfxPsi5_getStatusNfi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   679  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   680      return psi5->NFIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   681  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   682  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   683  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   684  IFX_INLINE uint32 IfxPsi5_getStatusRdi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   685  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   686      return psi5->RDIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   687  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   688  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   689  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   690  IFX_INLINE uint32 IfxPsi5_getStatusRmi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   691  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   692      return psi5->RMIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   693  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   694  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   695  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   696  IFX_INLINE uint32 IfxPsi5_getStatusRsi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   697  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   698      return psi5->RSIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   699  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   700  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   701  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   702  IFX_INLINE uint32 IfxPsi5_getStatusTei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   703  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   704      return psi5->TEIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   705  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   706  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   707  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   708  IFX_INLINE void IfxPsi5_initRxPin(const IfxPsi5_Rx_In *rx, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   709  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   710      if (rx->pin.port != NULL_PTR)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   711      {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   712          IfxPort_setPinModeInput(rx->pin.port, rx->pin.pinIndex, inputMode);
	ld.bu	d4,[a15]12
.L557:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     2   * \file IfxPort.h
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     3   * \brief PORT  basic functionality
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     4   * \ingroup IfxLld_Port
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     5   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     6   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     7   * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     9   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    10   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    11   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    13   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    15   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    16   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    18   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    24   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    25   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    26   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    27   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    28   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    29   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    30   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    31   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    32   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    39   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    40   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    41   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    43   * \defgroup IfxLld_Port_Std_Enum Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    44   * \ingroup IfxLld_Port_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    45   * \defgroup IfxLld_Port_Std_DataStructures Data structures
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    46   * \ingroup IfxLld_Port_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    47   * \defgroup IfxLld_Port_Std_SinglePin Single Pin Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    48   * \ingroup IfxLld_Port_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    49   * \defgroup IfxLld_Port_Std_PortGroup Group Access Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    50   * \ingroup IfxLld_Port_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    51   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    52  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    53  #ifndef IFXPORT_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    54  #define IFXPORT_H 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    55  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    56  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    57  /*----------------------------------Includes----------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    58  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    59  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    60  #include "_Impl/IfxPort_cfg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    61  #include "Scu/Std/IfxScuWdt.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    62  #include "_Utilities/Ifx_Assert.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    63  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    64  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    65  /*--------------------------------Enumerations--------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    66  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    67  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    68  /** \addtogroup IfxLld_Port_Std_Enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    69   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    70  /** \brief The LVDS RX_DIS control function can be selected from the Port (default) or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    71   * HSCT module.declared in MODULE_PORTx.LPCRx
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    72   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    73  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    74  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    75      IfxPort_ControlledBy_port = 0,  /**< \brief port controlled by PORT Module */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    76      IfxPort_ControlledBy_hsct = 1   /**< \brief Port controlled by HSCT Module */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    77  } IfxPort_ControlledBy;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    78  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    79  /** \brief Ifx_P output modification modes definition.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    80   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    81  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    82  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    83      IfxPort_InputMode_undefined    = -1,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    84      IfxPort_InputMode_noPullDevice = 0 << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    85          IfxPort_InputMode_pullDown = 1U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    86          IfxPort_InputMode_pullUp   = 2U << 3  /**< \brief  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    87  } IfxPort_InputMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    88  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    89  /** \brief specifies LVDS-M or LVDS-H mode as declare in Register MODULE_PORT.LPCRx.LVDSM
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    90   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    91  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    92  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    93      IfxPort_LvdsMode_high   = 0, /**< \brief LVDS-H Mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    94      IfxPort_LvdsMode_medium = 1  /**< \brief LVDS-M Mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    95  } IfxPort_LvdsMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    96  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    97  /** \brief Ifx_P input / output mode definition.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    98   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    99   * \see Ifx_P.IOCR, IfxPort_setPinMode()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   100   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   101  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   102  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   103      IfxPort_Mode_inputNoPullDevice      = 0,      /**< \brief Input, No pull device connected. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   104      IfxPort_Mode_inputPullDown          = 8U,     /**< \brief Input, pull-down device connected. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   105      IfxPort_Mode_inputPullUp            = 0x10U,  /**< \brief Input, pull-up device connected. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   106      IfxPort_Mode_outputPushPullGeneral  = 0x80U,  /**< \brief Push-pull, General-purpose output */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   107      IfxPort_Mode_outputPushPullAlt1     = 0x88U,  /**< \brief Push-pull, Alternate output function 1. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   108      IfxPort_Mode_outputPushPullAlt2     = 0x90U,  /**< \brief Push-pull, Alternate output function 2. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   109      IfxPort_Mode_outputPushPullAlt3     = 0x98U,  /**< \brief Push-pull, Alternate output function 3. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   110      IfxPort_Mode_outputPushPullAlt4     = 0xA0U,  /**< \brief Push-pull, Alternate output function 4. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   111      IfxPort_Mode_outputPushPullAlt5     = 0xA8U,  /**< \brief Push-pull, Alternate output function 5. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   112      IfxPort_Mode_outputPushPullAlt6     = 0xB0U,  /**< \brief Push-pull, Alternate output function 6. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   113      IfxPort_Mode_outputPushPullAlt7     = 0xB8U,  /**< \brief Push-pull, Alternate output function 7. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   114      IfxPort_Mode_outputOpenDrainGeneral = 0xC0U,  /**< \brief Open-drain, General-purpose output. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   115      IfxPort_Mode_outputOpenDrainAlt1    = 0xC8U,  /**< \brief Open-drain, Alternate output function 1. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   116      IfxPort_Mode_outputOpenDrainAlt2    = 0xD0U,  /**< \brief Open-drain, Alternate output function 2. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   117      IfxPort_Mode_outputOpenDrainAlt3    = 0xD8U,  /**< \brief Open-drain, Alternate output function 3. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   118      IfxPort_Mode_outputOpenDrainAlt4    = 0xE0U,  /**< \brief Open-drain, Alternate output function 4. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   119      IfxPort_Mode_outputOpenDrainAlt5    = 0xE8U,  /**< \brief Open-drain, Alternate output function 5. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   120      IfxPort_Mode_outputOpenDrainAlt6    = 0xF0U,  /**< \brief Open-drain, Alternate output function 6. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   121      IfxPort_Mode_outputOpenDrainAlt7    = 0xF8U   /**< \brief Open-drain, Alternate output function 7. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   122  } IfxPort_Mode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   123  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   124  /** \brief Pin output alternate index
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   125   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   126  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   127  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   128      IfxPort_OutputIdx_general  = 0x10U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   129          IfxPort_OutputIdx_alt1 = 0x11U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   130          IfxPort_OutputIdx_alt2 = 0x12U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   131          IfxPort_OutputIdx_alt3 = 0x13U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   132          IfxPort_OutputIdx_alt4 = 0x14U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   133          IfxPort_OutputIdx_alt5 = 0x15U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   134          IfxPort_OutputIdx_alt6 = 0x16U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   135          IfxPort_OutputIdx_alt7 = 0x17U << 3
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   136  } IfxPort_OutputIdx;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   137  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   138  /** \brief Pin output mode definition
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   139   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   140  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   141  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   142      IfxPort_OutputMode_pushPull      = 0x10U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   143          IfxPort_OutputMode_openDrain = 0x18U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   144          IfxPort_OutputMode_none      = 0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   145  } IfxPort_OutputMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   146  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   147  /** \brief Pad driver mode definition (strength and slew rate).
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   148   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   149   * \see Ifx_P.PDR, IfxPort_setPinPadDriver()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   150   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   151  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   152  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   153      IfxPort_PadDriver_cmosAutomotiveSpeed1 = 0,  /**< \brief Speed grade 1. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   154      IfxPort_PadDriver_cmosAutomotiveSpeed2 = 1,  /**< \brief Speed grade 2. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   155      IfxPort_PadDriver_cmosAutomotiveSpeed3 = 2,  /**< \brief Speed grade 3. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   156      IfxPort_PadDriver_cmosAutomotiveSpeed4 = 3,  /**< \brief Speed grade 4. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   157      IfxPort_PadDriver_ttlSpeed1            = 8,  /**< \brief Speed grade 1. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   158      IfxPort_PadDriver_ttlSpeed2            = 9,  /**< \brief Speed grade 2. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   159      IfxPort_PadDriver_ttlSpeed3            = 10, /**< \brief Speed grade 3. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   160      IfxPort_PadDriver_ttlSpeed4            = 11, /**< \brief Speed grade 4. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   161      IfxPort_PadDriver_ttl3v3Speed1         = 12, /**< \brief 3.3v Pad supply speed1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   162      IfxPort_PadDriver_ttl3v3Speed2         = 13, /**< \brief 3.3v Pad supply speed2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   163      IfxPort_PadDriver_ttl3v3Speed3         = 14, /**< \brief 3.3v Pad supply speed3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   164      IfxPort_PadDriver_ttl3v3Speed4         = 15  /**< \brief 3.3v Pad supply speed4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   165  } IfxPort_PadDriver;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   166  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   167  /** \brief MODULE_PORTx.LPCRx.B.PS1.Selects between 5v and 3.3v on Vext supply for the LVDSM pair
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   168   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   169  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   170  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   171      IfxPort_PadSupply_3v = 0,  /**< \brief select,3.3v */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   172      IfxPort_PadSupply_5v = 1   /**< \brief select,5V */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   173  } IfxPort_PadSupply;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   174  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   175  /** \brief enable analog/digital mode for port pin, as Defined in MODULE_PORTx.PDISC
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   176   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   177  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   178  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   179      IfxPort_PinFunctionMode_digital = 0,  /**< \brief Pad Pn.x is enabled and can be selected for digital function */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   180      IfxPort_PinFunctionMode_analog  = 1   /**< \brief Pad Pn.x is enabled and can be selected for analog function */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   181  } IfxPort_PinFunctionMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   182  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   183  /** \brief Ifx_P output modification modes definition.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   184   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   185   * \see Ifx_P.OMR, IfxPort_setPinState()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   186   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   187  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   188  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   189      IfxPort_State_notChanged = (0 << 16) | (0 << 0),  /**< \brief Ifx_P pin is left unchanged. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   190      IfxPort_State_high       = (0 << 16) | (1U << 0), /**< \brief Ifx_P pin is set to high. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   191      IfxPort_State_low        = (1U << 16) | (0 << 0), /**< \brief Ifx_P pin is set to low. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   192      IfxPort_State_toggled    = (1U << 16) | (1U << 0) /**< \brief Ifx_P pin is toggled. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   193  } IfxPort_State;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   194  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   195  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   196  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   197  /** \brief Enable/DIsable LVDS direction TX or RX
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   198   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   199  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   200  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   201      IfxPort_LvdsDirection_rx = 0,  /**< \brief LVDS direction RX */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   202      IfxPort_LvdsDirection_tx = 1   /**< \brief LVDS direction TX */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   203  } IfxPort_LvdsDirection;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   204  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   205  /** \brief Enable/DIsable LVDS Path.declared in MODULE_PORTx.LPCRx.TX_EN and MODULE_PORTx.LPCRx.RX_EN
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   206   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   207  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   208  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   209      IfxPort_LvdsPath_enable  = 0, /**< \brief LVDS enabled */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   210      IfxPort_LvdsPath_disable = 1  /**< \brief LVDS disabled */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   211  } IfxPort_LvdsPath;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   212  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   213  /** \brief Specifies whether LVDS pull down resistor must be enabled/disabled as declared in Register MODULE_PORT.LPCRx.PWDPD
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   214   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   215  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   216  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   217      IfxPort_LvdsPullDown_disable = 0,  /**< \brief Disable Pull Down resistor */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   218      IfxPort_LvdsPullDown_enable  = 1   /**< \brief Enable Pull Down resistor */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   219  } IfxPort_LvdsPullDown;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   220  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   221  /** \brief Specifies LVDS-Termination mode as declare in Register MODULE_PORT.LPCRx.TERM
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   222   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   223  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   224  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   225      IfxPort_LvdsTerminationMode_external = 0,  /**< \brief Termination Mode External */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   226      IfxPort_LvdsTerminationMode_internal = 1   /**< \brief Termination Mode Internal */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   227  } IfxPort_LvdsTerminationMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   228  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   229  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   230  /*-----------------------------Data Structures--------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   231  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   232  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   233  /** \addtogroup IfxLld_Port_Std_DataStructures
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   234   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   235  /** \brief To Configure LVDS mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   236   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   237  typedef struct
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   238  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   239      IfxPort_LvdsMode     lvdsMode;                   /**< \brief specifies LVDS-M or LVDS-H mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   240      IfxPort_ControlledBy enablePortControlled;       /**< \brief specifies whether LVDS is controlled by PORT or HSCT */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   241      IfxPort_PadSupply    padSupply;                  /**< \brief specify supply voltage */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   242  } IfxPort_LvdsConfig;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   243  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   244  /** \brief Defines a pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   245   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   246  typedef struct
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   247  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   248      Ifx_P *port;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   249      uint8  pinIndex;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   250  } IfxPort_Pin;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   251  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   252  /** \brief To configure pins
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   253   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   254  typedef struct
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   255  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   256      Ifx_P            *port;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   257      uint8             pinIndex;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   258      IfxPort_OutputIdx mode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   259      IfxPort_PadDriver padDriver;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   260  } IfxPort_Pin_Config;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   261  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   262  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   263  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   264  /** \addtogroup IfxLld_Port_Std_SinglePin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   265   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   266  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   267  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   268  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   269  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   270  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   271  /** \brief Return the port state.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   272   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   273   * \param pinIndex Specifies the pin for which the state should be returned.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   274   * \return Returns TRUE the pin is high; FALSE the pin is low
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   275   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   276   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   277   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   278   *    if( IfxPort_getPinState(&MODULE_P33, 0) ) {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   279   *      // ...
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   280   *    }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   281   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   282   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   283   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   284  IFX_INLINE boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   285  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   286  /** \brief set analog/digital mode for pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   287   * \param port Pointer to Port register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   288   * \param pinIndex specifies the pin index
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   289   * \param mode set analog/digital mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   290   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   291   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   292  IFX_INLINE void IfxPort_setPinFunctionMode(Ifx_P *port, uint8 pinIndex, IfxPort_PinFunctionMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   293  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   294  /** \brief Set the port output.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   295   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   296   * \param pinIndex Specifies the pin to be set.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   297   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   298   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   299   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   300   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   301   * IfxPort_setPinHigh(&MODULE_P33, 0);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   302   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   303   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   304   * \see IfxPort_setPinState(), IfxPort_setPinLow(), IfxPort_togglePin()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   305   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   306   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   307  IFX_INLINE void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   308  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   309  /** \brief Reset the port output.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   310   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   311   * \param pinIndex Specifies the pin to be reset.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   312   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   313   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   314   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   315   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   316   * IfxPort_setPinLow(&MODULE_P33, 0);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   317   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   318   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   319   * \see IfxPort_setPinState(), IfxPort_setPinHigh(), IfxPort_togglePin()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   320   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   321   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   322  IFX_INLINE void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   323  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   324  /** \brief Configure the port input / output mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   325   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   326   * \param pinIndex Specifies the pin to be configured.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   327   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   328   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   329   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   330   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   331   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   332   *     IfxPort_setPinModeInput(&MODULE_P33, 0, IfxPort_InputMode_pullUp);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   333   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   334   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   335   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   336  IFX_INLINE void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   337  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   338  /** \brief Configure the port input / output mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   339   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   340   * \param pinIndex Specifies the pin to be configured.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   341   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   342   * \param index Specifies the alternate (or general purpose) output channel.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   343   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   344   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   345   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   346   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   347   *     IfxPort_setPinModeOutput(&MODULE_P33, 0, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   348   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   349   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   350   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   351  IFX_INLINE void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   352  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   353  /** \brief Set / Resets / Toggle the port output.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   354   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   355   * \param pinIndex Specifies the pin to modify.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   356   * \param action Specifies the action: set, reset, toggle.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   357   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   358   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   359   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   360   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   361   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   362   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   363   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   364   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   365   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   366   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   367  IFX_INLINE void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   368  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   369  /** \brief Toggle the port output.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   370   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   371   * \param pinIndex Specifies the pin to be toggled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   372   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   373   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   374   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   375   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   376   * IfxPort_togglePin(&MODULE_P33, 0);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   377   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   378   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   379   * \see IfxPort_setPinState(), IfxPort_setPinLow(), IfxPort_setPinHigh()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   380   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   381   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   382  IFX_INLINE void IfxPort_togglePin(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   383  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   384  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   385  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   386  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   387  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   388  /** \brief Disable the emergency stop function.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   389   * This function disables the emergency stop function. A check is done on port functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   390   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   391   * \param pinIndex Specifies the pin for which the emergency stop function should be disabled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   392   * \return Returns TRUE if the emergency stop function has been disabled; FALSE if the emergency stop function could not be disabled
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   393   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   394   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   395   * /code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   396   *     if( !IfxPort_disableEmergencyStop(&MODULE_P33, 0) )
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   397   *     {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   398   *         // failed to disable emergency stop for P33.0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   399   *     }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   400   * /endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   401   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   402   * \see IfxPort_disableEmergencyStop(), IfxPort_resetESR()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   403   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   404   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   405  IFX_EXTERN boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   406  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   407  /** \brief Enable the emergency stop function.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   408   * This function enables the emergency stop function. A check is done on port functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   409   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   410   * \param pinIndex Specifies the pin for which the emergency stop function should be enabled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   411   * \return Returns TRUE if the emergency stop function has been enabled; FALSE if the emergency stop function could not be enabled
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   412   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   413   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   414   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   415   *     if( !IfxPort_enableEmergencyStop(&MODULE_P33, 0) ) {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   416   *       // failed to enable emergency stop for P33.0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   417   *     }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   418   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   419   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   420   * \see IfxPort_disableEmergencyStop(), IfxPort_setESR()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   421   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   422   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   423  IFX_EXTERN boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   424  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   425  /** \brief Configure the port input / output mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   426   * Also Configures the P40/P41 Port for digital functionality
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   427   * which bydefault support analog functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   428   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   429   * \param pinIndex Specifies the pin to be configured.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   430   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   431   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   432   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   433   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   434   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   435   *     IfxPort_setPinMode(&MODULE_P33, 0, IfxPort_Mode_outputPushPullGeneral);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   436   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   437   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   438   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   439  IFX_EXTERN void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   440  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   441  /** \brief set lvds mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   442   * \param port pointer to Port Register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   443   * \param pinIndex specifies pin index
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   444   * \param pinMode specifes the mode of pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   445   * \param lvds config LVDS
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   446   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   447   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   448  IFX_EXTERN void IfxPort_setPinModeLVDS(Ifx_P *port, uint8 pinIndex, IfxPort_Mode pinMode, IfxPort_LvdsConfig *lvds);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   449  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   450  /** \brief Configure the pad driver mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   451   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   452   * \param pinIndex Specifies the pin for which the mode will be set.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   453   * \param padDriver Specifies the driver mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   454   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   455   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   456   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   457   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   458   * // enable strong 3.3V driver
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   459   * IfxPort_setPinPadDriver(&MODULE_P33, 0, IfxPort_PadDriver_cmosAutomotiveSpeed1);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   460   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   461   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   462   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   463  IFX_EXTERN void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   464  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   465  /** \brief Enable the Pin Controller Selection.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   466   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   467   * \param pinIndex Specifies the pin for which the mode has to be set.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   468   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   469   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   470  IFX_EXTERN void IfxPort_setPinControllerSelection(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   471  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   472  /** \brief Disable the Pin Controller Selection.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   473   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   474   * \param pinIndex Specifies the pin for which the mode has to be cleared.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   475   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   476   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   477  IFX_EXTERN void IfxPort_resetPinControllerSelection(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   478  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   479  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   480  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   481  /** \addtogroup IfxLld_Port_Std_PortGroup
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   482   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   483  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   484  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   485  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   486  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   487  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   488  /** \brief Return the port group state
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   489   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   490   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   491   * \param mask selects the pins which should be read (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   492   * \return Returns the selected pin values
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   493   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   494   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   495   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   496   * // read the current value of P33[7:0]
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   497   * uint16 value = IfxPort_getGroupState(&MODULE_P33, 0, 0xff);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   498   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   499   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   500   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   501  IFX_INLINE uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   502  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   503  /** \brief Set the port group state.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   504   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   505   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   506   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   507   * \param data specifies the value which should be set
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   508   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   509   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   510   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   511   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   512   * // configure P33.[7:0] as GPIO outputs
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   513   * IfxPort_setGroupModeOutput(&MODULE_P33, 0, 0xff, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   514   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   515   * // set initial value
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   516   * IfxPort_setGroupState(&MODULE_P33, 0, 0xff, 0x42);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   517   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   518   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   519   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   520  IFX_INLINE void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   521  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   522  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   523  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   524  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   525  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   526  /** \brief Returns the module address of the selected Port module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   527   * \param port Pointer to PORT module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   528   * \return PORT module register address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   529   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   530  IFX_EXTERN Ifx_P *IfxPort_getAddress(IfxPort_Index port);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   531  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   532  /** \brief Return port index within IfxModule_IndexMap (defined in IfxPort_cfg.c)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   533   * \param port Pointer to the port for which the index number in IfxModule_IndexMap should be retrieved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   534   * \return port index of IfxModule_IndexMap. return -1 in case of unknown port index.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   535   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   536  IFX_EXTERN IfxPort_Index IfxPort_getIndex(Ifx_P *port);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   537  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   538  /** \brief Set pin modes to input at the pin location specified by '1' by the mask
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   539   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   540   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   541   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   542   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   543   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   544   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   545   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   546   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   547   * // configure P33.[7:0] as GPIO inputs with Pull-Down enabled
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   548   * IfxPort_setGroupModeInput(&MODULE_P33, 0, 0xff, IfxPort_InputMode_pullDown);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   549   *  \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   550   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   551   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   552  IFX_EXTERN void IfxPort_setGroupModeInput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_InputMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   553  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   554  /** \brief Set pin modes to output at the pin location specified by '1' by the mask starting at pinIndex
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   555   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   556   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   557   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   558   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   559   * \param index Specifies the alternate (or general purpose) output channel.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   560   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   561   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   562   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   563   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   564   * // configure P33.[7:0] as GPIO outputs
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   565   * IfxPort_setGroupModeOutput(&MODULE_P33, 0, 0xff, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   566   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   567   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   568   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   569  IFX_EXTERN void IfxPort_setGroupModeOutput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_OutputMode mode, IfxPort_OutputIdx index);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   570  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   571  /** \brief Set pad driver strength at the pin location specified by '1' by the mask
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   572   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   573   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   574   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   575   * \param padDriver Specifies the pad driver strength.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   576   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   577   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   578   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   579   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   580   * // configure P33.[7:0] to use CMOS pad driver with speed 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   581   * IfxPort_setGroupPadDriver(&MODULE_P33, 0, 0xff, IfxPort_PadDriver_cmosAutomotiveSpeed1);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   582   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   583   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   584   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   585  IFX_EXTERN void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   586  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   587  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   588  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   589  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   590  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   591  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   592  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   593  /** \brief Disable the emergency stop function.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   594   * This function disables the emergency stop function. No check is done on port functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   595   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   596   * \param pinIndex Specifies the pin for which the emergency stop function should be disabled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   597   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   598   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   599   * \see IfxPort_disableEmergencyStop()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   600   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   601   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   602  IFX_EXTERN void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   603  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   604  /** \brief Enable the emergency stop function.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   605   * This function enables the emergency stop function. No check is done on port functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   606   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   607   * \param pinIndex Specifies the pin for which the emergency stop function should be enabled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   608   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   609   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   610   * \see IfxPort_enableEmergencyStop()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   611   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   612   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   613  IFX_EXTERN void IfxPort_setESR(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   614  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   615  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   616   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   617   * \param pinIndex Specifies the pin for which the mode has to be set.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   618   * \param mode Selects the controller for the port pin(Tricore,EVADC,GETH,SCR etc)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   619   * 0-> normal function
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   620   * 1-> Alternate functionality(SCR pin,EVADC PDD,GETH RGMII/MII etc)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   621   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   622   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   623  IFX_EXTERN void IfxPort_modifyPinControllerSelection(Ifx_P *port, uint8 pinIndex, boolean mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   624  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   625  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   626  /*---------------------Inline Function Implementations------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   627  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   628  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   629  IFX_INLINE uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   630  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   631      return (uint32)((port->IN.U) >> (pinIndex)) & mask;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   632  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   633  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   634  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   635  IFX_INLINE boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   636  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   637      return (__getbit(&port->IN.U, pinIndex) != 0) ? TRUE : FALSE;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   638  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   639  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   640  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   641  IFX_INLINE void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   642  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   643      port->OUT.U = (port->OUT.U & ~((uint32)(mask)) << pinIndex) | (data << pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   644  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   645  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   646  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   647  IFX_INLINE void IfxPort_setPinFunctionMode(Ifx_P *port, uint8 pinIndex, IfxPort_PinFunctionMode mode)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   648  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   649      uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   650  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   651      IfxScuWdt_clearCpuEndinit(passwd);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   652      port->PDISC.U |= (mode << pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   653      IfxScuWdt_setCpuEndinit(passwd);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   654  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   655  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   656  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   657  IFX_INLINE void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   658  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   659      IfxPort_setPinState(port, pinIndex, IfxPort_State_high);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   660  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   661  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   662  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   663  IFX_INLINE void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   664  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   665      IfxPort_setPinState(port, pinIndex, IfxPort_State_low);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   666  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   667  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   668  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   669  IFX_INLINE void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   670  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   671      IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)mode);
	extr.u	d5,d0,#0,#8
	call	IfxPort_setPinMode
.L253:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   713          IfxPort_setPinPadDriver(rx->pin.port, rx->pin.pinIndex, padDriver);
	ld.a	a4,[a15]8
.L558:
	ld.bu	d4,[a15]12
.L559:
	mov	d5,d15
	call	IfxPort_setPinPadDriver
.L262:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   714          Ifx_PSI5    *psi5   = rx->module;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   715          Ifx_PSI5_CH *psi5Ch = &psi5->CH[rx->channelId];
	ld.b	d15,[a15]4
.L560:
	ld.a	a2,[a15]
.L561:
	mul	d15,d15,#144
	addsc.a	a12,a2,d15,#0
.L344:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   716          IfxPsi5_setRxInput(psi5Ch, (IfxPsi5_AlternateInput)rx->select);
	ld.bu	d15,[a15]16
.L264:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   717      }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   718  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   719  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   720  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   721  IFX_INLINE void IfxPsi5_initTxPin(const IfxPsi5_Tx_Out *tx, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   722  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   723      if (tx->pin.port != NULL_PTR)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   724      {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   725          IfxPort_setPinModeOutput(tx->pin.port, tx->pin.pinIndex, outputMode, tx->select);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   726          IfxPort_setPinPadDriver(tx->pin.port, tx->pin.pinIndex, padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   727      }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   728  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   729  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   730  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   731  IFX_INLINE void IfxPsi5_setInterruptNodePointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptNodePointer nodePointer, IfxPsi5_TriggerOutput triggerOutputLine)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   732  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   733      uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   734      IfxScuWdt_clearCpuEndinit(passwd);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   735      psi5->INP[channel].U = psi5->INP[channel].U | (triggerOutputLine << (nodePointer * 4));
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   736      IfxScuWdt_setCpuEndinit(passwd);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   737  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   738  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   739  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   740  IFX_INLINE void IfxPsi5_setRxInput(Ifx_PSI5_CH *psi5Ch, IfxPsi5_AlternateInput alternateInput)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   741  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   742      uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L365:
	mov	d8,d2
.L348:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   743      IfxScuWdt_clearCpuEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L366:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   744      psi5Ch->IOCR.B.ALTI = alternateInput;
	ld.bu	d0,[a12]48
.L562:
	insert	d15,d0,d15,#0,#2
	st.b	[a12]48,d15
.L563:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   745      IfxScuWdt_setCpuEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_setCpuEndinit

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   710      if (rx->pin.port != NULL_PTR)      (inlined)
.L19:
.L18:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   231          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   232  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   233          const IfxPsi5_Tx_Out *tx = pins->out;
	ld.a	a15,[a13]8
.L364:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   234  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   235          if (tx != NULL_PTR)
	jz.a	a15,.L20
.L274:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     2   * \file IfxPsi5.h
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     3   * \brief PSI5  basic functionality
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     4   * \ingroup IfxLld_Psi5
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     5   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     6   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     9   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    10   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    11   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    12   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    14   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    16   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    17   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    18   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    19   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    20   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    21   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    22   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    23   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    24   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    25   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    26   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    27   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    28   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    29   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    30   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    31   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    32   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    33   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    34   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    35   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    36   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    37   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    38   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    39   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    40   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    41   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    43   * \defgroup IfxLld_Psi5_Std_Enumerations Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    44   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    45   * \defgroup IfxLld_Psi5_Std_Channel Channel Status Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    46   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    47   * \defgroup IfxLld_Psi5_Std_IO IO Pin Configuration Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    48   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    49   * \defgroup IfxLld_Psi5_Std_Interrupt Interrupt configuration function
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    50   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    51   * \defgroup IfxLld_Psi5_Std_Operative Operative functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    52   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    53   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    54  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    55  #ifndef IFXPSI5_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    56  #define IFXPSI5_H 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    57  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    58  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    59  /*----------------------------------Includes----------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    60  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    61  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    62  #include "_Impl/IfxPsi5_cfg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    63  #include "_PinMap/IfxPsi5_PinMap.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    64  #include "IfxPsi5_reg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    65  #include "Scu/Std/IfxScuWdt.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    66  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    67  #include "Src/Std/IfxSrc.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    68  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    69  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    70  /*--------------------------------Enumerations--------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    71  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    72  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    73  /** \addtogroup IfxLld_Psi5_Std_Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    74   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    75  /** \brief MODULE_PSI5.IOCRx.ALTI(x = 0,1,2),Alternate input selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    76   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    77  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    78  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    79      IfxPsi5_AlternateInput_0 = 0,      /**< \brief Alternate Input  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    80      IfxPsi5_AlternateInput_1,          /**< \brief Alternate Input  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    81      IfxPsi5_AlternateInput_2,          /**< \brief Alternate Input  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    82      IfxPsi5_AlternateInput_3           /**< \brief Alternate Input  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    83  } IfxPsi5_AlternateInput;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    84  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    85  /** \brief MODULE_PSI5.RCRCx.BRS(x = 0,1,2),Baud rate selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    86   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    87  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    88  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    89      IfxPsi5_BaudRate_125 = 0,  /**< \brief Slow 125 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    90      IfxPsi5_BaudRate_189 = 1   /**< \brief Fast 189 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    91  } IfxPsi5_BaudRate;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    92  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    93  /** \brief MODULE_PSI5.RCRBx.CRCy(x = 0,1,2; y=0,1,2,3,4,5),CRC or parity selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    94   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    95  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    96  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    97      IfxPsi5_CRCorParity_parity = 0,  /**< \brief parity selection */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    98      IfxPsi5_CRCorParity_crc    = 1   /**< \brief CRC selection */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    99  } IfxPsi5_CRCorParity;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   100  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   101  /** \brief Clock type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   102   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   103  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   104  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   105      IfxPsi5_ClockType_fracDiv       = 0,  /**< \brief Fractional Divide clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   106      IfxPsi5_ClockType_slowClock_125 = 1,  /**< \brief Slow 125 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   107      IfxPsi5_ClockType_fastClock_189 = 2,  /**< \brief Fast 189 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   108      IfxPsi5_ClockType_timeStamp     = 3   /**< \brief Timestamp clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   109  } IfxPsi5_ClockType;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   110  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   111  /** \brief MODULE_PSI5.IOCRx.DEPTH(x = 0,1,2),Digital input filter depth
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   112   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   113  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   114  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   115      IfxPsi5_DigitalInputFilterDepth_0 = 0,      /**< \brief Digital input filter depth is  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   116      IfxPsi5_DigitalInputFilterDepth_1,          /**< \brief Digital input filter depth is  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   117      IfxPsi5_DigitalInputFilterDepth_2,          /**< \brief Digital input filter depth is  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   118      IfxPsi5_DigitalInputFilterDepth_3,          /**< \brief Digital input filter depth is  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   119      IfxPsi5_DigitalInputFilterDepth_4,          /**< \brief Digital input filter depth is  4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   120      IfxPsi5_DigitalInputFilterDepth_5,          /**< \brief Digital input filter depth is  5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   121      IfxPsi5_DigitalInputFilterDepth_6,          /**< \brief Digital input filter depth is  6  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   122      IfxPsi5_DigitalInputFilterDepth_7,          /**< \brief Digital input filter depth is  7  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   123      IfxPsi5_DigitalInputFilterDepth_8,          /**< \brief Digital input filter depth is  8  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   124      IfxPsi5_DigitalInputFilterDepth_9,          /**< \brief Digital input filter depth is  9  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   125      IfxPsi5_DigitalInputFilterDepth_10,         /**< \brief Digital input filter depth is  10  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   126      IfxPsi5_DigitalInputFilterDepth_11,         /**< \brief Digital input filter depth is  11  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   127      IfxPsi5_DigitalInputFilterDepth_12,         /**< \brief Digital input filter depth is  12  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   128      IfxPsi5_DigitalInputFilterDepth_13,         /**< \brief Digital input filter depth is  13  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   129      IfxPsi5_DigitalInputFilterDepth_14,         /**< \brief Digital input filter depth is  14  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   130      IfxPsi5_DigitalInputFilterDepth_15          /**< \brief Digital input filter depth is  15  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   131  } IfxPsi5_DigitalInputFilterDepth;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   132  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   133  /** \brief MODULE_PSI5.FDR.DM,Divider mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   134   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   135  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   136  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   137      IfxPsi5_DividerMode_spb        = 0,  /**< \brief divider mode is off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   138      IfxPsi5_DividerMode_normal     = 1,  /**< \brief divider mode is normal */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   139      IfxPsi5_DividerMode_fractional = 2,  /**< \brief divider mode is fractional */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   140      IfxPsi5_DividerMode_off        = 3   /**< \brief divider mode is off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   141  } IfxPsi5_DividerMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   142  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   143  /** \brief MODULE_PSI5.RCRBx.FECy(x = 0,1,2; y=0,1,2,3,4,5),Frame expectation control
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   144   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   145  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   146  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   147      IfxPsi5_FrameExpectation_notExpected = 0,  /**< \brief No frame is expected */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   148      IfxPsi5_FrameExpectation_expected    = 1   /**< \brief Frame is expected */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   149  } IfxPsi5_FrameExpectation;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   150  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   151  /** \brief specifies interrupt node pointer defined in MODULE_PSI5.INP[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   152   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   153  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   154  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   155      IfxPsi5_InterruptNodePointer_rsi  = 0,  /**< \brief Interrupt Node Pointer for Interrupt RSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   156      IfxPsi5_InterruptNodePointer_rdi  = 1,  /**< \brief Interrupt Node Pointer for Interrupt RDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   157      IfxPsi5_InterruptNodePointer_rbi  = 2,  /**< \brief Interrupt Node Pointer for Interrupt RBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   158      IfxPsi5_InterruptNodePointer_tdi  = 3,  /**< \brief Interrupt Node Pointer for Interrupt TDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   159      IfxPsi5_InterruptNodePointer_tbi  = 4,  /**< \brief Interrupt Node Pointer for Interrupt TBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   160      IfxPsi5_InterruptNodePointer_erri = 5,  /**< \brief Interrupt Node Pointer for Interrupt ERRI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   161      IfxPsi5_InterruptNodePointer_sdi  = 6,  /**< \brief Interrupt Node Pointer for Interrupt SDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   162      IfxPsi5_InterruptNodePointer_fwi  = 7   /**< \brief Interrupt Node Pointer for Interrupt FWI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   163  } IfxPsi5_InterruptNodePointer;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   164  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   165  /** \brief Enable/Disable Interrupt Request.defined in MODULE_PSI5.INTENA[x]
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   166   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   167  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   168  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   169      IfxPsi5_InterruptRequest_disabled = 0,  /**< \brief No Interrupt Request can be generated for respective source */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   170      IfxPsi5_InterruptRequest_enabled  = 1   /**< \brief An Interrupt Request can be generated for source */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   171  } IfxPsi5_InterruptRequest;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   172  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   173  /** \brief enable the interrupt source of any interrupt of PSI5 Channel.specify in MODULE_PSI5.INTENA[x].U and MODULE_PSI5.INTENB[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   174   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   175  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   176  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   177      IfxPsi5_InterruptSource_rsi   = 0,   /**< \brief Enable Interrupt Request RSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   178      IfxPsi5_InterruptSource_rdi   = 1,   /**< \brief Enable Interrupt Request RDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   179      IfxPsi5_InterruptSource_rbi   = 2,   /**< \brief Enable Interrupt Request RBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   180      IfxPsi5_InterruptSource_tei   = 3,   /**< \brief Enable Interrupt Request TEI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   181      IfxPsi5_InterruptSource_nbi   = 4,   /**< \brief Enable Interrupt Request NBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   182      IfxPsi5_InterruptSource_mei   = 5,   /**< \brief Enable Interrupt Request MEI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   183      IfxPsi5_InterruptSource_crci  = 6,   /**< \brief Enable Interrupt Request CRCI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   184      IfxPsi5_InterruptSource_fwi   = 7,   /**< \brief Enable Interrupt Request FWI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   185      IfxPsi5_InterruptSource_rui   = 8,   /**< \brief Enable Interrupt Request RUI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   186      IfxPsi5_InterruptSource_rmi   = 9,   /**< \brief Enable Interrupt Request RMI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   187      IfxPsi5_InterruptSource_tpi   = 10,  /**< \brief Enable Interrupt Request TPI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   188      IfxPsi5_InterruptSource_tpoi  = 11,  /**< \brief Enable Interrupt Request TPOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   189      IfxPsi5_InterruptSource_tsi   = 12,  /**< \brief Enable Interrupt Request TSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   190      IfxPsi5_InterruptSource_tsoi  = 13,  /**< \brief Enable Interrupt Request TSOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   191      IfxPsi5_InterruptSource_toi   = 14,  /**< \brief Enable Interrupt Request TOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   192      IfxPsi5_InterruptSource_tooi  = 15,  /**< \brief Enable Interrupt Request TOOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   193      IfxPsi5_InterruptSource_nfi   = 16,  /**< \brief Enable Interrupt Request NFI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   194      IfxPsi5_InterruptSource_wsi0  = 17,  /**< \brief Enable Interrupt Request WSi0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   195      IfxPsi5_InterruptSource_wsi1  = 18,  /**< \brief Enable Interrupt Request WSI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   196      IfxPsi5_InterruptSource_wsi2  = 19,  /**< \brief Enable Interrupt Request WSI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   197      IfxPsi5_InterruptSource_wsi3  = 20,  /**< \brief Enable Interrupt Request WSI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   198      IfxPsi5_InterruptSource_wsi4  = 21,  /**< \brief Enable Interrupt Request WSI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   199      IfxPsi5_InterruptSource_wsi5  = 22,  /**< \brief Enable Interrupt Request WSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   200      IfxPsi5_InterruptSource_sdi0  = 23,  /**< \brief Enable Interrupt Request SDI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   201      IfxPsi5_InterruptSource_sdi1  = 24,  /**< \brief Enable Interrupt Request SDI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   202      IfxPsi5_InterruptSource_sdi2  = 25,  /**< \brief Enable Interrupt Request SDI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   203      IfxPsi5_InterruptSource_sdi3  = 26,  /**< \brief Enable Interrupt Request SDI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   204      IfxPsi5_InterruptSource_sdi4  = 27,  /**< \brief Enable Interrupt Request SDI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   205      IfxPsi5_InterruptSource_sdi5  = 28,  /**< \brief Enable Interrupt Request SDI5 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   206      IfxPsi5_InterruptSource_soi0  = 29,  /**< \brief Enable Interrupt Request SOI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   207      IfxPsi5_InterruptSource_soi1  = 30,  /**< \brief Enable Interrupt Request SOI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   208      IfxPsi5_InterruptSource_soi2  = 31,  /**< \brief Enable Interrupt Request SOI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   209      IfxPsi5_InterruptSource_soi3  = 32,  /**< \brief Enable Interrupt Request SOI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   210      IfxPsi5_InterruptSource_soi4  = 33,  /**< \brief Enable Interrupt Request SOI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   211      IfxPsi5_InterruptSource_soi5  = 34,  /**< \brief Enable Interrupt Request SOI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   212      IfxPsi5_InterruptSource_scri0 = 35,  /**< \brief Enable Interrupt Request SCRI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   213      IfxPsi5_InterruptSource_scri1 = 36,  /**< \brief Enable Interrupt Request SCRI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   214      IfxPsi5_InterruptSource_scri2 = 37,  /**< \brief Enable Interrupt Request SCRI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   215      IfxPsi5_InterruptSource_scri3 = 38,  /**< \brief Enable Interrupt Request SCRI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   216      IfxPsi5_InterruptSource_scri4 = 39,  /**< \brief Enable Interrupt Request SCRI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   217      IfxPsi5_InterruptSource_scri5 = 40   /**< \brief Enable Interrupt Request SCRI5 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   218  } IfxPsi5_InterruptSource;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   219  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   220  /** \brief MODULE_PSI5.RCRBx.MSGy(x = 0,1,2; y=0,1,2,3,4,5),Messaging bits presence
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   221   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   222  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   223  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   224      IfxPsi5_MessagingBits_absent  = 0, /**< \brief No messaging bits */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   225      IfxPsi5_MessagingBits_present = 1  /**< \brief 2 messaging bits */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   226  } IfxPsi5_MessagingBits;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   227  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   228  /** \brief MODULE_PSI5.RCRCx.TSR(x = 0,1,2),Timestamp select for receive data registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   229   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   230  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   231  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   232      IfxPsi5_ReceiveDataRegisterTimestamp_pulse = 0,  /**< \brief Pulse based timestamp SPTSC to be stored in RDRHC */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   233      IfxPsi5_ReceiveDataRegisterTimestamp_frame = 1   /**< \brief Start of frame based timestamp SPTSC to be stored in RDRHC */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   234  } IfxPsi5_ReceiveDataRegisterTimestamp;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   235  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   236  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   237   * Definition in Ifx_PSI5.CLC.B.EDIS
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   238   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   239  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   240  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   241      IfxPsi5_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   242      IfxPsi5_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   243  } IfxPsi5_SleepMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   244  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   245  /** \brief MODULE_PSI5.RDRHx.SC(x = 0-2),Slot Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   246   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   247  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   248  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   249      IfxPsi5_Slot_0 = 0,      /**< \brief slot 0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   250      IfxPsi5_Slot_1,          /**< \brief slot 1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   251      IfxPsi5_Slot_2,          /**< \brief slot 2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   252      IfxPsi5_Slot_3,          /**< \brief slot 3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   253      IfxPsi5_Slot_4,          /**< \brief slot 4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   254      IfxPsi5_Slot_5           /**< \brief slot 5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   255  } IfxPsi5_Slot;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   256  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   257  /** \brief OCDS Suspend Control (OCDS.SUS)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   258   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   259  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   260  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   261      IfxPsi5_SuspendMode_none = 0,  /**< \brief No suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   262      IfxPsi5_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   263      IfxPsi5_SuspendMode_soft = 2   /**< \brief Soft Suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   264  } IfxPsi5_SuspendMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   265  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   266  /** \brief MODULE_PSI5.PGCx.TBS(x = 0,1,2),Time base
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   267   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   268  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   269  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   270      IfxPsi5_TimeBase_internal = 0,  /**< \brief Internal time stamp clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   271      IfxPsi5_TimeBase_external = 1   /**< \brief External GTM inputs */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   272  } IfxPsi5_TimeBase;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   273  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   274  /** \brief MODULE_PSI5.RCRCx.TSP(x = 0,1,2),MODULE_PSI5.RCRCx.TSF(x = 0,1,2)Timestamp register type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   275   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   276  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   277  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   278      IfxPsi5_TimestampRegister_a = 0,  /**< \brief Timestamp register A */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   279      IfxPsi5_TimestampRegister_b = 1,  /**< \brief Timestamp register B */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   280      IfxPsi5_TimestampRegister_c = 2   /**< \brief Timestamp register C */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   281  } IfxPsi5_TimestampRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   282  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   283  /** \brief MODULE_PSI5.PGCx.ETS(x = 0,1,2),Trigger Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   284   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   285  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   286  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   287      IfxPsi5_Trigger_0 = 0,      /**< \brief trigger  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   288      IfxPsi5_Trigger_1,          /**< \brief trigger  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   289      IfxPsi5_Trigger_2,          /**< \brief trigger  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   290      IfxPsi5_Trigger_3,          /**< \brief trigger  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   291      IfxPsi5_Trigger_4,          /**< \brief trigger  4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   292      IfxPsi5_Trigger_5           /**< \brief trigger  5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   293  } IfxPsi5_Trigger;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   294  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   295  /** \brief Output line selected by node Pointer defined in MODULE_PSI5.INP[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   296   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   297  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   298  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   299      IfxPsi5_TriggerOutput_0 = 0,      /**< \brief Triggered output line is TRIGO_0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   300      IfxPsi5_TriggerOutput_1,          /**< \brief Triggered output line is TRIGO_1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   301      IfxPsi5_TriggerOutput_2,          /**< \brief Triggered output line is TRIGO_2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   302      IfxPsi5_TriggerOutput_3,          /**< \brief Triggered output line is TRIGO_3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   303      IfxPsi5_TriggerOutput_4,          /**< \brief Triggered output line is TRIGO_4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   304      IfxPsi5_TriggerOutput_5,          /**< \brief Triggered output line is TRIGO_5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   305      IfxPsi5_TriggerOutput_6,          /**< \brief Triggered output line is TRIGO_6  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   306      IfxPsi5_TriggerOutput_7           /**< \brief Triggered output line is TRIGO_7  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   307  } IfxPsi5_TriggerOutput;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   308  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   309  /** \brief Trigger type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   310   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   311  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   312  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   313      IfxPsi5_TriggerType_periodic = 0,  /**< \brief Periodic trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   314      IfxPsi5_TriggerType_external = 1,  /**< \brief External trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   315      IfxPsi5_TriggerType_bypass   = 2   /**< \brief Bypassed trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   316  } IfxPsi5_TriggerType;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   317  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   318  /** \brief MODULE_PSI5.RCRBx.VBSy(x = 0,1,2; y=0,1,2,3,4,5),Verbose mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   319   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   320  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   321  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   322      IfxPsi5_Verbose_off = 0,  /**< \brief Verbose mode is turned off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   323      IfxPsi5_Verbose_on  = 1   /**< \brief Verbose mode is turned on */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   324  } IfxPsi5_Verbose;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   325  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   326  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   327  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   328  /** \brief Options for choosing different Fractional Divider Registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   329   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   330  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   331  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   332      IfxPsi5_FractionalDividerRegister_normal      = 0,  /**< \brief The Fractional Divider Register controls the input clock f_fracdiv. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   333      IfxPsi5_FractionalDividerRegister_lowbitrate  = 1,  /**< \brief The Fractional Divider Register for lower Bit Rate contains the pre-divider that defines the time resolution of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   334                                                           * f_125.It divides f_fracdiv by a factor and provides f_125 to all channels. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   335      IfxPsi5_FractionalDividerRegister_highbitrate = 2,  /**< \brief The Fractional Divider Register for Higher Bit Rate contains the pre-divider that defines the time resolution of f_189.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   336                                                           * It divides f_fracdiv by a factor and provides f_189 to all channels. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   337      IfxPsi5_FractionalDividerRegister_timestamp   = 3   /**< \brief The PSI5 Module Time Stamp Predivider Register contains the pre-divider that defines the time resolution of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   338                                                           * Time Stamp Registers TSRA/B/C and the Sync Pulse Time Base Counter SBC. It divides fPSI5 by a factor. It contains as well the bits for reset control of the time stamp counters. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   339  } IfxPsi5_FractionalDividerRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   340  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   341  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   342  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   343      IfxPsi5_InterruptServiceRequest_0 = 0,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   344      IfxPsi5_InterruptServiceRequest_1 = 1,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   345      IfxPsi5_InterruptServiceRequest_2 = 2,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   346      IfxPsi5_InterruptServiceRequest_3 = 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   347      IfxPsi5_InterruptServiceRequest_4 = 4,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   348      IfxPsi5_InterruptServiceRequest_5 = 5,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   349      IfxPsi5_InterruptServiceRequest_6 = 6,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   350      IfxPsi5_InterruptServiceRequest_7 = 7
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   351  } IfxPsi5_InterruptServiceRequest;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   352  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   353  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   354  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   355      IfxPsi5_InterruptStatusRegister_a = 0,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   356      IfxPsi5_InterruptStatusRegister_b = 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   357  } IfxPsi5_InterruptStatusRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   358  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   359  /** \brief Optiond for different Receive Control Registers(RCRA,RCRB,RCRC)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   360   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   361  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   362  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   363      IfxPsi5_ReceiverControlRegister_a = 0,  /**< \brief Receiver Control Register A configures the payload length of the up to 6 frames in the up to 6 slots. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   364      IfxPsi5_ReceiverControlRegister_b = 1,  /**< \brief Receiver Control Register B configures up to 6 frame types in the up to 6 slots */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   365      IfxPsi5_ReceiverControlRegister_c = 2   /**< \brief Receiver Control Register C configures bit rate and time stamp sources */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   366  } IfxPsi5_ReceiverControlRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   367  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   368  /** \addtogroup IfxLld_Psi5_Std_Channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   369   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   370  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   371  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   372  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   373  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   374  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   375  /** \brief access function to get the CRCI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   376   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   377   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   378   * \return Crci status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   379   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   380  IFX_INLINE uint32 IfxPsi5_getStatusCrci(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   381  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   382  /** \brief access function to get the MEI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   383   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   384   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   385   * \return Mei status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   386   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   387  IFX_INLINE uint32 IfxPsi5_getStatusMei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   388  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   389  /** \brief access function to get the NBI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   390   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   391   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   392   * \return Nbi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   393   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   394  IFX_INLINE uint32 IfxPsi5_getStatusNbi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   395  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   396  /** \brief access function to get the NFI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   397   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   398   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   399   * \return Nfi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   400   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   401  IFX_INLINE uint32 IfxPsi5_getStatusNfi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   402  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   403  /** \brief access function to get the RDI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   404   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   405   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   406   * \return Rdi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   407   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   408  IFX_INLINE uint32 IfxPsi5_getStatusRdi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   409  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   410  /** \brief access function to get the RMI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   411   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   412   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   413   * \return Rmi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   414   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   415  IFX_INLINE uint32 IfxPsi5_getStatusRmi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   416  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   417  /** \brief access function to get the RSI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   418   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   419   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   420   * \return Rsi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   421   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   422  IFX_INLINE uint32 IfxPsi5_getStatusRsi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   423  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   424  /** \brief access function to get the TEI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   425   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   426   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   427   * \return Tei status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   428   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   429  IFX_INLINE uint32 IfxPsi5_getStatusTei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   430  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   431  /** \brief Sets the sensitivity of the module to sleep signal
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   432   * \param psi5 pointer to PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   433   * \param mode mode selection (enable / disable)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   434   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   435   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   436  IFX_INLINE void IfxPsi5_setSleepMode(Ifx_PSI5 *psi5, IfxPsi5_SleepMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   437  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   438  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   439  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   440  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   441  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   442  /** \brief resets PSI5 kernel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   443   * \param psi5 pointer to PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   444   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   445   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   446  IFX_EXTERN void IfxPsi5_resetModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   447  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   448  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   449  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   450  /** \addtogroup IfxLld_Psi5_Std_IO
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   451   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   452  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   453  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   454  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   455  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   456  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   457  /** \brief Initializes a RX input
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   458   * \param rx the RX Pin which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   459   * \param inputMode pin input mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   460   * \param padDriver Pad Driver Configuration
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   461   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   462   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   463  IFX_INLINE void IfxPsi5_initRxPin(const IfxPsi5_Rx_In *rx, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   464  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   465  /** \brief Initializes a TX output
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   466   * \param tx the TX Pin which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   467   * \param outputMode the pin output mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   468   * \param padDriver the pad driver mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   469   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   470   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   471  IFX_INLINE void IfxPsi5_initTxPin(const IfxPsi5_Tx_Out *tx, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   472  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   473  /** \brief Sets the alternate RX input
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   474   * \param psi5Ch pointer to the PSI5 channel register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   475   * \param alternateInput Alternate RX input selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   476   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   477   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   478  IFX_INLINE void IfxPsi5_setRxInput(Ifx_PSI5_CH *psi5Ch, IfxPsi5_AlternateInput alternateInput);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   479  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   480  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   481  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   482  /** \addtogroup IfxLld_Psi5_Std_Interrupt
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   483   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   484  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   485  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   486  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   487  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   488  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   489  /** \brief set respective service line for Interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   490   * \param psi5 Pointer to PSI5 module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   491   * \param channel specifies channel ID
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   492   * \param nodePointer specifies node pointer for respective interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   493   * \param triggerOutputLine specifies trigger output line
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   494   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   495   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   496  IFX_INLINE void IfxPsi5_setInterruptNodePointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptNodePointer nodePointer, IfxPsi5_TriggerOutput triggerOutputLine);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   497  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   498  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   499  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   500  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   501  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   502  /** \brief enable/disable interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   503   * \param psi5 pointer to PSI5 module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   504   * \param channel specifies channel ID
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   505   * \param interruptSource specifies the interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   506   * \param enabled Enable/Disable the respective source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   507   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   508   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   509  IFX_EXTERN void IfxPsi5_enableInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptSource interruptSource, IfxPsi5_InterruptRequest enabled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   510  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   511  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   512  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   513  /** \addtogroup IfxLld_Psi5_Std_Operative
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   514   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   515  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   516  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   517  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   518  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   519  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   520  /** \brief Returns the module's suspend state.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   521   * TRUE :if module is suspended.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   522   * FALSE:if module is not yet suspended.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   523   * \param psi5 Pointer to PSI5 module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   524   * \return Suspend status (TRUE / FALSE)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   525   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   526  IFX_INLINE boolean IfxPsi5_isModuleSuspended(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   527  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   528  /** \brief Configure the Module to Hard/Soft suspend mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   529   * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   530   * \param psi5 Pointer to PSI5 module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   531   * \param mode Module suspend mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   532   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   533   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   534  IFX_INLINE void IfxPsi5_setSuspendMode(Ifx_PSI5 *psi5, IfxPsi5_SuspendMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   535  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   536  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   537  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   538  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   539  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   540  /** \brief Disable PSI5 kernel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   541   * \param psi5 pointer to the base of PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   542   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   543   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   544  IFX_EXTERN void IfxPsi5_disableModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   545  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   546  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   547  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   548  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   549  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   550  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   551  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   552  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   553   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   554   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   555   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   556  IFX_INLINE uint32 IfxPsi5_getReceiveDataRegisterLow(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   557  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   558  /** \brief Clears interrupt flag for all sources
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   559   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   560   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   561   * \param intStatusReg The register to be selected depending on the interrupt source to be probed(slot specific sources are in INTSTATB)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   562   * \param value
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   563   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   564   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   565  IFX_INLINE void IfxPsi5_clearAllInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptStatusRegister intStatusReg, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   566  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   567  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   568   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   569   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   570   * \param intStatusReg The interrupt status register being probed(depending on the interrupt source being probed)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   571   * \return Returns the register value encapsulating the status of different sources
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   572   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   573  IFX_INLINE uint32 IfxPsi5_getInterruptStatus(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptStatusRegister intStatusReg);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   574  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   575  /** \brief For a particular channel it gets the oldest data content of up to 32 received data frames. I.e.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   576   * RFCx.REP is pointing at the buffer presented.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   577   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   578   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   579   * \return Gives the oldest data content of up to 32 received data frames.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   580   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   581  IFX_INLINE uint32 IfxPsi5_readReceiveFifoData(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   582  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   583  /** \brief Getting the FIFO write pointer for channel x
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   584   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   585   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   586   * \return Gives the address of the buffer written last.So before write to the buffer this value is incremented by 1.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   587   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   588  IFX_INLINE uint16 IfxPsi5_getWriteFifoPointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   589  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   590  /** \brief Getting the FIFO read pointer for channel x
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   591   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   592   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   593   * \return Gives out pointer to the read buffer to be read next
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   594   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   595  IFX_INLINE uint16 IfxPsi5_getReadFifoPointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   596  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   597  /** \brief Clears the flag for a given interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   598   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   599   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   600   * \param interruptSource Interrupt source to be cleared
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   601   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   602   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   603  IFX_INLINE void IfxPsi5_clearInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptSource interruptSource);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   604  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   605  /** \brief Gives the pointer to the SRC register for respective PSI5 interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   606   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   607   * \param intRequest Interrupt Source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   608   * \return Address of the required SRC register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   609   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   610  IFX_INLINE volatile Ifx_SRC_SRCR *IfxPsi5_getSrcPointer(Ifx_PSI5 *psi5, IfxPsi5_InterruptServiceRequest intRequest);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   611  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   612  /** \brief Enabling all channels and error flags
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   613   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   614   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   615   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   616  IFX_INLINE void IfxPsi5_enableAllChannels(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   617  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   618  /** \brief Configures FIFO and Ring Buffer operation
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   619   * \param psi5 Pointer to PSI5 SFR's base address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   620   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   621   * \param value Values representing differnt settings for FIFO and Ring Buffer like FIFO Read Pointer,FIFO/Ring Buffer Write Pointer,FIFO Warning Level,Write Pointer WRAP Indicator and FIFO Flushing
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   622   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   623   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   624  IFX_INLINE void IfxPsi5_setReceiveFifoWarningLevel(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   625  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   626  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   627   * \param psi5 Pointer to PSI5 SFR's base address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   628   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   629   * \param rcr The reciever control registers for setting up different parameters for PSI5 receiver operation.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   630   * Functionalities related to registers A, B and C can  be found in the IfxPsi5_ReceiverControlRegister enum.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   631   * \param value Value to be written into the RCRy(y = A,B,C) register.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   632   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   633   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   634   * Configures the payload length of the up to 6 frames in 6 slots.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   635   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   636   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   637  IFX_INLINE void IfxPsi5_setReceiverControl(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_ReceiverControlRegister rcr, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   638  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   639  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   640   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   641   * \param fcd Select the appropriate divider register(see IfxPsi5_FractionalDividerRegister enum) for required functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   642   * \param value Contains value including divider values for different divider registers(FDR,FDRL,FDRH,FDRT)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   643   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   644   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   645  IFX_INLINE void IfxPsi5_setFractionalDivider(Ifx_PSI5 *psi5, IfxPsi5_FractionalDividerRegister fcd, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   646  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   647  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   648  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   649  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   650  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   651  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   652   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   653   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   654  IFX_EXTERN void IfxPsi5_enableModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   655  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   656  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   657  /*---------------------Inline Function Implementations------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   658  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   659  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   660  IFX_INLINE uint32 IfxPsi5_getStatusCrci(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   661  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   662      return psi5->CRCIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   663  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   664  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   665  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   666  IFX_INLINE uint32 IfxPsi5_getStatusMei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   667  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   668      return psi5->MEIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   669  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   670  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   671  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   672  IFX_INLINE uint32 IfxPsi5_getStatusNbi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   673  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   674      return psi5->NBIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   675  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   676  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   677  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   678  IFX_INLINE uint32 IfxPsi5_getStatusNfi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   679  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   680      return psi5->NFIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   681  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   682  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   683  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   684  IFX_INLINE uint32 IfxPsi5_getStatusRdi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   685  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   686      return psi5->RDIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   687  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   688  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   689  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   690  IFX_INLINE uint32 IfxPsi5_getStatusRmi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   691  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   692      return psi5->RMIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   693  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   694  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   695  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   696  IFX_INLINE uint32 IfxPsi5_getStatusRsi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   697  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   698      return psi5->RSIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   699  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   700  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   701  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   702  IFX_INLINE uint32 IfxPsi5_getStatusTei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   703  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   704      return psi5->TEIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   705  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   706  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   707  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   708  IFX_INLINE void IfxPsi5_initRxPin(const IfxPsi5_Rx_In *rx, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   709  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   710      if (rx->pin.port != NULL_PTR)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   711      {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   712          IfxPort_setPinModeInput(rx->pin.port, rx->pin.pinIndex, inputMode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   713          IfxPort_setPinPadDriver(rx->pin.port, rx->pin.pinIndex, padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   714          Ifx_PSI5    *psi5   = rx->module;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   715          Ifx_PSI5_CH *psi5Ch = &psi5->CH[rx->channelId];
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   716          IfxPsi5_setRxInput(psi5Ch, (IfxPsi5_AlternateInput)rx->select);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   717      }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   718  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   719  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   720  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   721  IFX_INLINE void IfxPsi5_initTxPin(const IfxPsi5_Tx_Out *tx, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   722  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   723      if (tx->pin.port != NULL_PTR)
	ld.a	a4,[a15]8
.L275:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   236          {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   237              IfxPsi5_initTxPin(tx, pins->outMode, pins->pinDriver);
	ld.bu	d15,[a13]12
.L564:
	ld.bu	d8,[a13]13
.L284:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   723      if (tx->pin.port != NULL_PTR)      (inlined)
	jz.a	a4,.L21
.L286:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     2   * \file IfxPsi5.h
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     3   * \brief PSI5  basic functionality
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     4   * \ingroup IfxLld_Psi5
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     5   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     6   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	     9   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    10   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    11   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    12   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    14   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    16   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    17   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    18   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    19   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    20   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    21   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    22   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    23   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    24   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    25   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    26   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    27   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    28   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    29   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    30   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    31   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    32   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    33   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    34   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    35   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    36   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    37   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    38   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    39   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    40   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    41   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    43   * \defgroup IfxLld_Psi5_Std_Enumerations Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    44   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    45   * \defgroup IfxLld_Psi5_Std_Channel Channel Status Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    46   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    47   * \defgroup IfxLld_Psi5_Std_IO IO Pin Configuration Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    48   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    49   * \defgroup IfxLld_Psi5_Std_Interrupt Interrupt configuration function
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    50   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    51   * \defgroup IfxLld_Psi5_Std_Operative Operative functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    52   * \ingroup IfxLld_Psi5_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    53   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    54  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    55  #ifndef IFXPSI5_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    56  #define IFXPSI5_H 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    57  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    58  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    59  /*----------------------------------Includes----------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    60  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    61  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    62  #include "_Impl/IfxPsi5_cfg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    63  #include "_PinMap/IfxPsi5_PinMap.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    64  #include "IfxPsi5_reg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    65  #include "Scu/Std/IfxScuWdt.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    66  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    67  #include "Src/Std/IfxSrc.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    68  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    69  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    70  /*--------------------------------Enumerations--------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    71  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    72  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    73  /** \addtogroup IfxLld_Psi5_Std_Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    74   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    75  /** \brief MODULE_PSI5.IOCRx.ALTI(x = 0,1,2),Alternate input selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    76   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    77  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    78  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    79      IfxPsi5_AlternateInput_0 = 0,      /**< \brief Alternate Input  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    80      IfxPsi5_AlternateInput_1,          /**< \brief Alternate Input  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    81      IfxPsi5_AlternateInput_2,          /**< \brief Alternate Input  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    82      IfxPsi5_AlternateInput_3           /**< \brief Alternate Input  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    83  } IfxPsi5_AlternateInput;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    84  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    85  /** \brief MODULE_PSI5.RCRCx.BRS(x = 0,1,2),Baud rate selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    86   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    87  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    88  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    89      IfxPsi5_BaudRate_125 = 0,  /**< \brief Slow 125 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    90      IfxPsi5_BaudRate_189 = 1   /**< \brief Fast 189 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    91  } IfxPsi5_BaudRate;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    92  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    93  /** \brief MODULE_PSI5.RCRBx.CRCy(x = 0,1,2; y=0,1,2,3,4,5),CRC or parity selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    94   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    95  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    96  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    97      IfxPsi5_CRCorParity_parity = 0,  /**< \brief parity selection */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    98      IfxPsi5_CRCorParity_crc    = 1   /**< \brief CRC selection */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	    99  } IfxPsi5_CRCorParity;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   100  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   101  /** \brief Clock type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   102   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   103  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   104  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   105      IfxPsi5_ClockType_fracDiv       = 0,  /**< \brief Fractional Divide clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   106      IfxPsi5_ClockType_slowClock_125 = 1,  /**< \brief Slow 125 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   107      IfxPsi5_ClockType_fastClock_189 = 2,  /**< \brief Fast 189 kHz clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   108      IfxPsi5_ClockType_timeStamp     = 3   /**< \brief Timestamp clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   109  } IfxPsi5_ClockType;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   110  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   111  /** \brief MODULE_PSI5.IOCRx.DEPTH(x = 0,1,2),Digital input filter depth
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   112   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   113  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   114  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   115      IfxPsi5_DigitalInputFilterDepth_0 = 0,      /**< \brief Digital input filter depth is  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   116      IfxPsi5_DigitalInputFilterDepth_1,          /**< \brief Digital input filter depth is  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   117      IfxPsi5_DigitalInputFilterDepth_2,          /**< \brief Digital input filter depth is  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   118      IfxPsi5_DigitalInputFilterDepth_3,          /**< \brief Digital input filter depth is  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   119      IfxPsi5_DigitalInputFilterDepth_4,          /**< \brief Digital input filter depth is  4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   120      IfxPsi5_DigitalInputFilterDepth_5,          /**< \brief Digital input filter depth is  5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   121      IfxPsi5_DigitalInputFilterDepth_6,          /**< \brief Digital input filter depth is  6  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   122      IfxPsi5_DigitalInputFilterDepth_7,          /**< \brief Digital input filter depth is  7  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   123      IfxPsi5_DigitalInputFilterDepth_8,          /**< \brief Digital input filter depth is  8  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   124      IfxPsi5_DigitalInputFilterDepth_9,          /**< \brief Digital input filter depth is  9  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   125      IfxPsi5_DigitalInputFilterDepth_10,         /**< \brief Digital input filter depth is  10  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   126      IfxPsi5_DigitalInputFilterDepth_11,         /**< \brief Digital input filter depth is  11  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   127      IfxPsi5_DigitalInputFilterDepth_12,         /**< \brief Digital input filter depth is  12  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   128      IfxPsi5_DigitalInputFilterDepth_13,         /**< \brief Digital input filter depth is  13  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   129      IfxPsi5_DigitalInputFilterDepth_14,         /**< \brief Digital input filter depth is  14  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   130      IfxPsi5_DigitalInputFilterDepth_15          /**< \brief Digital input filter depth is  15  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   131  } IfxPsi5_DigitalInputFilterDepth;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   132  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   133  /** \brief MODULE_PSI5.FDR.DM,Divider mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   134   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   135  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   136  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   137      IfxPsi5_DividerMode_spb        = 0,  /**< \brief divider mode is off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   138      IfxPsi5_DividerMode_normal     = 1,  /**< \brief divider mode is normal */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   139      IfxPsi5_DividerMode_fractional = 2,  /**< \brief divider mode is fractional */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   140      IfxPsi5_DividerMode_off        = 3   /**< \brief divider mode is off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   141  } IfxPsi5_DividerMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   142  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   143  /** \brief MODULE_PSI5.RCRBx.FECy(x = 0,1,2; y=0,1,2,3,4,5),Frame expectation control
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   144   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   145  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   146  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   147      IfxPsi5_FrameExpectation_notExpected = 0,  /**< \brief No frame is expected */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   148      IfxPsi5_FrameExpectation_expected    = 1   /**< \brief Frame is expected */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   149  } IfxPsi5_FrameExpectation;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   150  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   151  /** \brief specifies interrupt node pointer defined in MODULE_PSI5.INP[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   152   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   153  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   154  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   155      IfxPsi5_InterruptNodePointer_rsi  = 0,  /**< \brief Interrupt Node Pointer for Interrupt RSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   156      IfxPsi5_InterruptNodePointer_rdi  = 1,  /**< \brief Interrupt Node Pointer for Interrupt RDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   157      IfxPsi5_InterruptNodePointer_rbi  = 2,  /**< \brief Interrupt Node Pointer for Interrupt RBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   158      IfxPsi5_InterruptNodePointer_tdi  = 3,  /**< \brief Interrupt Node Pointer for Interrupt TDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   159      IfxPsi5_InterruptNodePointer_tbi  = 4,  /**< \brief Interrupt Node Pointer for Interrupt TBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   160      IfxPsi5_InterruptNodePointer_erri = 5,  /**< \brief Interrupt Node Pointer for Interrupt ERRI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   161      IfxPsi5_InterruptNodePointer_sdi  = 6,  /**< \brief Interrupt Node Pointer for Interrupt SDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   162      IfxPsi5_InterruptNodePointer_fwi  = 7   /**< \brief Interrupt Node Pointer for Interrupt FWI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   163  } IfxPsi5_InterruptNodePointer;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   164  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   165  /** \brief Enable/Disable Interrupt Request.defined in MODULE_PSI5.INTENA[x]
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   166   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   167  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   168  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   169      IfxPsi5_InterruptRequest_disabled = 0,  /**< \brief No Interrupt Request can be generated for respective source */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   170      IfxPsi5_InterruptRequest_enabled  = 1   /**< \brief An Interrupt Request can be generated for source */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   171  } IfxPsi5_InterruptRequest;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   172  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   173  /** \brief enable the interrupt source of any interrupt of PSI5 Channel.specify in MODULE_PSI5.INTENA[x].U and MODULE_PSI5.INTENB[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   174   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   175  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   176  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   177      IfxPsi5_InterruptSource_rsi   = 0,   /**< \brief Enable Interrupt Request RSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   178      IfxPsi5_InterruptSource_rdi   = 1,   /**< \brief Enable Interrupt Request RDI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   179      IfxPsi5_InterruptSource_rbi   = 2,   /**< \brief Enable Interrupt Request RBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   180      IfxPsi5_InterruptSource_tei   = 3,   /**< \brief Enable Interrupt Request TEI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   181      IfxPsi5_InterruptSource_nbi   = 4,   /**< \brief Enable Interrupt Request NBI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   182      IfxPsi5_InterruptSource_mei   = 5,   /**< \brief Enable Interrupt Request MEI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   183      IfxPsi5_InterruptSource_crci  = 6,   /**< \brief Enable Interrupt Request CRCI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   184      IfxPsi5_InterruptSource_fwi   = 7,   /**< \brief Enable Interrupt Request FWI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   185      IfxPsi5_InterruptSource_rui   = 8,   /**< \brief Enable Interrupt Request RUI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   186      IfxPsi5_InterruptSource_rmi   = 9,   /**< \brief Enable Interrupt Request RMI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   187      IfxPsi5_InterruptSource_tpi   = 10,  /**< \brief Enable Interrupt Request TPI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   188      IfxPsi5_InterruptSource_tpoi  = 11,  /**< \brief Enable Interrupt Request TPOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   189      IfxPsi5_InterruptSource_tsi   = 12,  /**< \brief Enable Interrupt Request TSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   190      IfxPsi5_InterruptSource_tsoi  = 13,  /**< \brief Enable Interrupt Request TSOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   191      IfxPsi5_InterruptSource_toi   = 14,  /**< \brief Enable Interrupt Request TOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   192      IfxPsi5_InterruptSource_tooi  = 15,  /**< \brief Enable Interrupt Request TOOI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   193      IfxPsi5_InterruptSource_nfi   = 16,  /**< \brief Enable Interrupt Request NFI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   194      IfxPsi5_InterruptSource_wsi0  = 17,  /**< \brief Enable Interrupt Request WSi0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   195      IfxPsi5_InterruptSource_wsi1  = 18,  /**< \brief Enable Interrupt Request WSI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   196      IfxPsi5_InterruptSource_wsi2  = 19,  /**< \brief Enable Interrupt Request WSI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   197      IfxPsi5_InterruptSource_wsi3  = 20,  /**< \brief Enable Interrupt Request WSI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   198      IfxPsi5_InterruptSource_wsi4  = 21,  /**< \brief Enable Interrupt Request WSI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   199      IfxPsi5_InterruptSource_wsi5  = 22,  /**< \brief Enable Interrupt Request WSI */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   200      IfxPsi5_InterruptSource_sdi0  = 23,  /**< \brief Enable Interrupt Request SDI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   201      IfxPsi5_InterruptSource_sdi1  = 24,  /**< \brief Enable Interrupt Request SDI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   202      IfxPsi5_InterruptSource_sdi2  = 25,  /**< \brief Enable Interrupt Request SDI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   203      IfxPsi5_InterruptSource_sdi3  = 26,  /**< \brief Enable Interrupt Request SDI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   204      IfxPsi5_InterruptSource_sdi4  = 27,  /**< \brief Enable Interrupt Request SDI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   205      IfxPsi5_InterruptSource_sdi5  = 28,  /**< \brief Enable Interrupt Request SDI5 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   206      IfxPsi5_InterruptSource_soi0  = 29,  /**< \brief Enable Interrupt Request SOI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   207      IfxPsi5_InterruptSource_soi1  = 30,  /**< \brief Enable Interrupt Request SOI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   208      IfxPsi5_InterruptSource_soi2  = 31,  /**< \brief Enable Interrupt Request SOI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   209      IfxPsi5_InterruptSource_soi3  = 32,  /**< \brief Enable Interrupt Request SOI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   210      IfxPsi5_InterruptSource_soi4  = 33,  /**< \brief Enable Interrupt Request SOI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   211      IfxPsi5_InterruptSource_soi5  = 34,  /**< \brief Enable Interrupt Request SOI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   212      IfxPsi5_InterruptSource_scri0 = 35,  /**< \brief Enable Interrupt Request SCRI0 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   213      IfxPsi5_InterruptSource_scri1 = 36,  /**< \brief Enable Interrupt Request SCRI1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   214      IfxPsi5_InterruptSource_scri2 = 37,  /**< \brief Enable Interrupt Request SCRI2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   215      IfxPsi5_InterruptSource_scri3 = 38,  /**< \brief Enable Interrupt Request SCRI3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   216      IfxPsi5_InterruptSource_scri4 = 39,  /**< \brief Enable Interrupt Request SCRI4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   217      IfxPsi5_InterruptSource_scri5 = 40   /**< \brief Enable Interrupt Request SCRI5 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   218  } IfxPsi5_InterruptSource;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   219  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   220  /** \brief MODULE_PSI5.RCRBx.MSGy(x = 0,1,2; y=0,1,2,3,4,5),Messaging bits presence
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   221   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   222  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   223  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   224      IfxPsi5_MessagingBits_absent  = 0, /**< \brief No messaging bits */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   225      IfxPsi5_MessagingBits_present = 1  /**< \brief 2 messaging bits */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   226  } IfxPsi5_MessagingBits;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   227  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   228  /** \brief MODULE_PSI5.RCRCx.TSR(x = 0,1,2),Timestamp select for receive data registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   229   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   230  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   231  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   232      IfxPsi5_ReceiveDataRegisterTimestamp_pulse = 0,  /**< \brief Pulse based timestamp SPTSC to be stored in RDRHC */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   233      IfxPsi5_ReceiveDataRegisterTimestamp_frame = 1   /**< \brief Start of frame based timestamp SPTSC to be stored in RDRHC */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   234  } IfxPsi5_ReceiveDataRegisterTimestamp;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   235  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   236  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   237   * Definition in Ifx_PSI5.CLC.B.EDIS
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   238   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   239  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   240  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   241      IfxPsi5_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   242      IfxPsi5_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   243  } IfxPsi5_SleepMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   244  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   245  /** \brief MODULE_PSI5.RDRHx.SC(x = 0-2),Slot Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   246   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   247  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   248  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   249      IfxPsi5_Slot_0 = 0,      /**< \brief slot 0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   250      IfxPsi5_Slot_1,          /**< \brief slot 1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   251      IfxPsi5_Slot_2,          /**< \brief slot 2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   252      IfxPsi5_Slot_3,          /**< \brief slot 3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   253      IfxPsi5_Slot_4,          /**< \brief slot 4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   254      IfxPsi5_Slot_5           /**< \brief slot 5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   255  } IfxPsi5_Slot;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   256  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   257  /** \brief OCDS Suspend Control (OCDS.SUS)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   258   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   259  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   260  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   261      IfxPsi5_SuspendMode_none = 0,  /**< \brief No suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   262      IfxPsi5_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   263      IfxPsi5_SuspendMode_soft = 2   /**< \brief Soft Suspend */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   264  } IfxPsi5_SuspendMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   265  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   266  /** \brief MODULE_PSI5.PGCx.TBS(x = 0,1,2),Time base
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   267   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   268  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   269  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   270      IfxPsi5_TimeBase_internal = 0,  /**< \brief Internal time stamp clock */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   271      IfxPsi5_TimeBase_external = 1   /**< \brief External GTM inputs */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   272  } IfxPsi5_TimeBase;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   273  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   274  /** \brief MODULE_PSI5.RCRCx.TSP(x = 0,1,2),MODULE_PSI5.RCRCx.TSF(x = 0,1,2)Timestamp register type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   275   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   276  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   277  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   278      IfxPsi5_TimestampRegister_a = 0,  /**< \brief Timestamp register A */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   279      IfxPsi5_TimestampRegister_b = 1,  /**< \brief Timestamp register B */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   280      IfxPsi5_TimestampRegister_c = 2   /**< \brief Timestamp register C */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   281  } IfxPsi5_TimestampRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   282  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   283  /** \brief MODULE_PSI5.PGCx.ETS(x = 0,1,2),Trigger Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   284   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   285  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   286  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   287      IfxPsi5_Trigger_0 = 0,      /**< \brief trigger  0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   288      IfxPsi5_Trigger_1,          /**< \brief trigger  1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   289      IfxPsi5_Trigger_2,          /**< \brief trigger  2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   290      IfxPsi5_Trigger_3,          /**< \brief trigger  3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   291      IfxPsi5_Trigger_4,          /**< \brief trigger  4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   292      IfxPsi5_Trigger_5           /**< \brief trigger  5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   293  } IfxPsi5_Trigger;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   294  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   295  /** \brief Output line selected by node Pointer defined in MODULE_PSI5.INP[x].U
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   296   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   297  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   298  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   299      IfxPsi5_TriggerOutput_0 = 0,      /**< \brief Triggered output line is TRIGO_0  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   300      IfxPsi5_TriggerOutput_1,          /**< \brief Triggered output line is TRIGO_1  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   301      IfxPsi5_TriggerOutput_2,          /**< \brief Triggered output line is TRIGO_2  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   302      IfxPsi5_TriggerOutput_3,          /**< \brief Triggered output line is TRIGO_3  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   303      IfxPsi5_TriggerOutput_4,          /**< \brief Triggered output line is TRIGO_4  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   304      IfxPsi5_TriggerOutput_5,          /**< \brief Triggered output line is TRIGO_5  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   305      IfxPsi5_TriggerOutput_6,          /**< \brief Triggered output line is TRIGO_6  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   306      IfxPsi5_TriggerOutput_7           /**< \brief Triggered output line is TRIGO_7  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   307  } IfxPsi5_TriggerOutput;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   308  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   309  /** \brief Trigger type
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   310   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   311  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   312  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   313      IfxPsi5_TriggerType_periodic = 0,  /**< \brief Periodic trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   314      IfxPsi5_TriggerType_external = 1,  /**< \brief External trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   315      IfxPsi5_TriggerType_bypass   = 2   /**< \brief Bypassed trigger */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   316  } IfxPsi5_TriggerType;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   317  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   318  /** \brief MODULE_PSI5.RCRBx.VBSy(x = 0,1,2; y=0,1,2,3,4,5),Verbose mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   319   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   320  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   321  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   322      IfxPsi5_Verbose_off = 0,  /**< \brief Verbose mode is turned off */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   323      IfxPsi5_Verbose_on  = 1   /**< \brief Verbose mode is turned on */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   324  } IfxPsi5_Verbose;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   325  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   326  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   327  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   328  /** \brief Options for choosing different Fractional Divider Registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   329   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   330  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   331  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   332      IfxPsi5_FractionalDividerRegister_normal      = 0,  /**< \brief The Fractional Divider Register controls the input clock f_fracdiv. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   333      IfxPsi5_FractionalDividerRegister_lowbitrate  = 1,  /**< \brief The Fractional Divider Register for lower Bit Rate contains the pre-divider that defines the time resolution of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   334                                                           * f_125.It divides f_fracdiv by a factor and provides f_125 to all channels. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   335      IfxPsi5_FractionalDividerRegister_highbitrate = 2,  /**< \brief The Fractional Divider Register for Higher Bit Rate contains the pre-divider that defines the time resolution of f_189.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   336                                                           * It divides f_fracdiv by a factor and provides f_189 to all channels. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   337      IfxPsi5_FractionalDividerRegister_timestamp   = 3   /**< \brief The PSI5 Module Time Stamp Predivider Register contains the pre-divider that defines the time resolution of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   338                                                           * Time Stamp Registers TSRA/B/C and the Sync Pulse Time Base Counter SBC. It divides fPSI5 by a factor. It contains as well the bits for reset control of the time stamp counters. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   339  } IfxPsi5_FractionalDividerRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   340  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   341  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   342  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   343      IfxPsi5_InterruptServiceRequest_0 = 0,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   344      IfxPsi5_InterruptServiceRequest_1 = 1,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   345      IfxPsi5_InterruptServiceRequest_2 = 2,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   346      IfxPsi5_InterruptServiceRequest_3 = 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   347      IfxPsi5_InterruptServiceRequest_4 = 4,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   348      IfxPsi5_InterruptServiceRequest_5 = 5,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   349      IfxPsi5_InterruptServiceRequest_6 = 6,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   350      IfxPsi5_InterruptServiceRequest_7 = 7
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   351  } IfxPsi5_InterruptServiceRequest;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   352  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   353  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   354  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   355      IfxPsi5_InterruptStatusRegister_a = 0,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   356      IfxPsi5_InterruptStatusRegister_b = 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   357  } IfxPsi5_InterruptStatusRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   358  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   359  /** \brief Optiond for different Receive Control Registers(RCRA,RCRB,RCRC)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   360   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   361  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   362  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   363      IfxPsi5_ReceiverControlRegister_a = 0,  /**< \brief Receiver Control Register A configures the payload length of the up to 6 frames in the up to 6 slots. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   364      IfxPsi5_ReceiverControlRegister_b = 1,  /**< \brief Receiver Control Register B configures up to 6 frame types in the up to 6 slots */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   365      IfxPsi5_ReceiverControlRegister_c = 2   /**< \brief Receiver Control Register C configures bit rate and time stamp sources */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   366  } IfxPsi5_ReceiverControlRegister;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   367  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   368  /** \addtogroup IfxLld_Psi5_Std_Channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   369   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   370  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   371  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   372  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   373  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   374  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   375  /** \brief access function to get the CRCI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   376   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   377   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   378   * \return Crci status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   379   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   380  IFX_INLINE uint32 IfxPsi5_getStatusCrci(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   381  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   382  /** \brief access function to get the MEI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   383   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   384   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   385   * \return Mei status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   386   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   387  IFX_INLINE uint32 IfxPsi5_getStatusMei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   388  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   389  /** \brief access function to get the NBI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   390   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   391   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   392   * \return Nbi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   393   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   394  IFX_INLINE uint32 IfxPsi5_getStatusNbi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   395  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   396  /** \brief access function to get the NFI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   397   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   398   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   399   * \return Nfi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   400   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   401  IFX_INLINE uint32 IfxPsi5_getStatusNfi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   402  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   403  /** \brief access function to get the RDI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   404   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   405   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   406   * \return Rdi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   407   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   408  IFX_INLINE uint32 IfxPsi5_getStatusRdi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   409  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   410  /** \brief access function to get the RMI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   411   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   412   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   413   * \return Rmi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   414   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   415  IFX_INLINE uint32 IfxPsi5_getStatusRmi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   416  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   417  /** \brief access function to get the RSI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   418   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   419   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   420   * \return Rsi status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   421   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   422  IFX_INLINE uint32 IfxPsi5_getStatusRsi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   423  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   424  /** \brief access function to get the TEI status register contents for a channel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   425   * \param psi5 pointer to the PSI5 register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   426   * \param channel channel Id
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   427   * \return Tei status register contents
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   428   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   429  IFX_INLINE uint32 IfxPsi5_getStatusTei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   430  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   431  /** \brief Sets the sensitivity of the module to sleep signal
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   432   * \param psi5 pointer to PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   433   * \param mode mode selection (enable / disable)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   434   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   435   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   436  IFX_INLINE void IfxPsi5_setSleepMode(Ifx_PSI5 *psi5, IfxPsi5_SleepMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   437  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   438  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   439  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   440  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   441  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   442  /** \brief resets PSI5 kernel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   443   * \param psi5 pointer to PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   444   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   445   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   446  IFX_EXTERN void IfxPsi5_resetModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   447  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   448  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   449  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   450  /** \addtogroup IfxLld_Psi5_Std_IO
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   451   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   452  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   453  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   454  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   455  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   456  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   457  /** \brief Initializes a RX input
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   458   * \param rx the RX Pin which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   459   * \param inputMode pin input mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   460   * \param padDriver Pad Driver Configuration
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   461   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   462   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   463  IFX_INLINE void IfxPsi5_initRxPin(const IfxPsi5_Rx_In *rx, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   464  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   465  /** \brief Initializes a TX output
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   466   * \param tx the TX Pin which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   467   * \param outputMode the pin output mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   468   * \param padDriver the pad driver mode which should be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   469   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   470   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   471  IFX_INLINE void IfxPsi5_initTxPin(const IfxPsi5_Tx_Out *tx, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   472  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   473  /** \brief Sets the alternate RX input
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   474   * \param psi5Ch pointer to the PSI5 channel register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   475   * \param alternateInput Alternate RX input selection
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   476   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   477   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   478  IFX_INLINE void IfxPsi5_setRxInput(Ifx_PSI5_CH *psi5Ch, IfxPsi5_AlternateInput alternateInput);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   479  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   480  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   481  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   482  /** \addtogroup IfxLld_Psi5_Std_Interrupt
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   483   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   484  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   485  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   486  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   487  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   488  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   489  /** \brief set respective service line for Interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   490   * \param psi5 Pointer to PSI5 module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   491   * \param channel specifies channel ID
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   492   * \param nodePointer specifies node pointer for respective interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   493   * \param triggerOutputLine specifies trigger output line
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   494   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   495   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   496  IFX_INLINE void IfxPsi5_setInterruptNodePointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptNodePointer nodePointer, IfxPsi5_TriggerOutput triggerOutputLine);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   497  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   498  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   499  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   500  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   501  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   502  /** \brief enable/disable interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   503   * \param psi5 pointer to PSI5 module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   504   * \param channel specifies channel ID
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   505   * \param interruptSource specifies the interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   506   * \param enabled Enable/Disable the respective source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   507   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   508   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   509  IFX_EXTERN void IfxPsi5_enableInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptSource interruptSource, IfxPsi5_InterruptRequest enabled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   510  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   511  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   512  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   513  /** \addtogroup IfxLld_Psi5_Std_Operative
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   514   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   515  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   516  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   517  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   518  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   519  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   520  /** \brief Returns the module's suspend state.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   521   * TRUE :if module is suspended.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   522   * FALSE:if module is not yet suspended.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   523   * \param psi5 Pointer to PSI5 module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   524   * \return Suspend status (TRUE / FALSE)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   525   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   526  IFX_INLINE boolean IfxPsi5_isModuleSuspended(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   527  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   528  /** \brief Configure the Module to Hard/Soft suspend mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   529   * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   530   * \param psi5 Pointer to PSI5 module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   531   * \param mode Module suspend mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   532   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   533   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   534  IFX_INLINE void IfxPsi5_setSuspendMode(Ifx_PSI5 *psi5, IfxPsi5_SuspendMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   535  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   536  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   537  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   538  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   539  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   540  /** \brief Disable PSI5 kernel
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   541   * \param psi5 pointer to the base of PSI5 registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   542   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   543   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   544  IFX_EXTERN void IfxPsi5_disableModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   545  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   546  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   547  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   548  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   549  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   550  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   551  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   552  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   553   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   554   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   555   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   556  IFX_INLINE uint32 IfxPsi5_getReceiveDataRegisterLow(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   557  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   558  /** \brief Clears interrupt flag for all sources
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   559   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   560   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   561   * \param intStatusReg The register to be selected depending on the interrupt source to be probed(slot specific sources are in INTSTATB)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   562   * \param value
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   563   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   564   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   565  IFX_INLINE void IfxPsi5_clearAllInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptStatusRegister intStatusReg, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   566  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   567  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   568   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   569   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   570   * \param intStatusReg The interrupt status register being probed(depending on the interrupt source being probed)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   571   * \return Returns the register value encapsulating the status of different sources
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   572   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   573  IFX_INLINE uint32 IfxPsi5_getInterruptStatus(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptStatusRegister intStatusReg);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   574  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   575  /** \brief For a particular channel it gets the oldest data content of up to 32 received data frames. I.e.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   576   * RFCx.REP is pointing at the buffer presented.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   577   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   578   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   579   * \return Gives the oldest data content of up to 32 received data frames.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   580   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   581  IFX_INLINE uint32 IfxPsi5_readReceiveFifoData(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   582  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   583  /** \brief Getting the FIFO write pointer for channel x
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   584   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   585   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   586   * \return Gives the address of the buffer written last.So before write to the buffer this value is incremented by 1.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   587   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   588  IFX_INLINE uint16 IfxPsi5_getWriteFifoPointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   589  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   590  /** \brief Getting the FIFO read pointer for channel x
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   591   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   592   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   593   * \return Gives out pointer to the read buffer to be read next
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   594   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   595  IFX_INLINE uint16 IfxPsi5_getReadFifoPointer(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   596  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   597  /** \brief Clears the flag for a given interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   598   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   599   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   600   * \param interruptSource Interrupt source to be cleared
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   601   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   602   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   603  IFX_INLINE void IfxPsi5_clearInterrupt(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_InterruptSource interruptSource);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   604  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   605  /** \brief Gives the pointer to the SRC register for respective PSI5 interrupt source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   606   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   607   * \param intRequest Interrupt Source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   608   * \return Address of the required SRC register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   609   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   610  IFX_INLINE volatile Ifx_SRC_SRCR *IfxPsi5_getSrcPointer(Ifx_PSI5 *psi5, IfxPsi5_InterruptServiceRequest intRequest);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   611  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   612  /** \brief Enabling all channels and error flags
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   613   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   614   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   615   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   616  IFX_INLINE void IfxPsi5_enableAllChannels(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   617  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   618  /** \brief Configures FIFO and Ring Buffer operation
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   619   * \param psi5 Pointer to PSI5 SFR's base address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   620   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   621   * \param value Values representing differnt settings for FIFO and Ring Buffer like FIFO Read Pointer,FIFO/Ring Buffer Write Pointer,FIFO Warning Level,Write Pointer WRAP Indicator and FIFO Flushing
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   622   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   623   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   624  IFX_INLINE void IfxPsi5_setReceiveFifoWarningLevel(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   625  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   626  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   627   * \param psi5 Pointer to PSI5 SFR's base address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   628   * \param channel Channel Id of PSI5 channel whose receiver operation has to be configured
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   629   * \param rcr The reciever control registers for setting up different parameters for PSI5 receiver operation.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   630   * Functionalities related to registers A, B and C can  be found in the IfxPsi5_ReceiverControlRegister enum.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   631   * \param value Value to be written into the RCRy(y = A,B,C) register.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   632   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   633   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   634   * Configures the payload length of the up to 6 frames in 6 slots.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   635   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   636   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   637  IFX_INLINE void IfxPsi5_setReceiverControl(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel, IfxPsi5_ReceiverControlRegister rcr, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   638  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   639  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   640   * \param psi5 Pointer to PSI5 SFR base register
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   641   * \param fcd Select the appropriate divider register(see IfxPsi5_FractionalDividerRegister enum) for required functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   642   * \param value Contains value including divider values for different divider registers(FDR,FDRL,FDRH,FDRT)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   643   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   644   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   645  IFX_INLINE void IfxPsi5_setFractionalDivider(Ifx_PSI5 *psi5, IfxPsi5_FractionalDividerRegister fcd, uint32 value);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   646  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   647  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   648  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   649  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   650  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   651  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   652   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   653   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   654  IFX_EXTERN void IfxPsi5_enableModule(Ifx_PSI5 *psi5);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   655  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   656  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   657  /*---------------------Inline Function Implementations------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   658  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   659  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   660  IFX_INLINE uint32 IfxPsi5_getStatusCrci(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   661  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   662      return psi5->CRCIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   663  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   664  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   665  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   666  IFX_INLINE uint32 IfxPsi5_getStatusMei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   667  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   668      return psi5->MEIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   669  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   670  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   671  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   672  IFX_INLINE uint32 IfxPsi5_getStatusNbi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   673  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   674      return psi5->NBIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   675  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   676  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   677  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   678  IFX_INLINE uint32 IfxPsi5_getStatusNfi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   679  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   680      return psi5->NFIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   681  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   682  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   683  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   684  IFX_INLINE uint32 IfxPsi5_getStatusRdi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   685  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   686      return psi5->RDIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   687  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   688  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   689  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   690  IFX_INLINE uint32 IfxPsi5_getStatusRmi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   691  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   692      return psi5->RMIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   693  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   694  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   695  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   696  IFX_INLINE uint32 IfxPsi5_getStatusRsi(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   697  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   698      return psi5->RSIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   699  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   700  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   701  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   702  IFX_INLINE uint32 IfxPsi5_getStatusTei(Ifx_PSI5 *psi5, IfxPsi5_ChannelId channel)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   703  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   704      return psi5->TEIOV[channel].U;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   705  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   706  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   707  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   708  IFX_INLINE void IfxPsi5_initRxPin(const IfxPsi5_Rx_In *rx, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   709  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   710      if (rx->pin.port != NULL_PTR)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   711      {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   712          IfxPort_setPinModeInput(rx->pin.port, rx->pin.pinIndex, inputMode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   713          IfxPort_setPinPadDriver(rx->pin.port, rx->pin.pinIndex, padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   714          Ifx_PSI5    *psi5   = rx->module;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   715          Ifx_PSI5_CH *psi5Ch = &psi5->CH[rx->channelId];
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   716          IfxPsi5_setRxInput(psi5Ch, (IfxPsi5_AlternateInput)rx->select);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   717      }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   718  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   719  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   720  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   721  IFX_INLINE void IfxPsi5_initTxPin(const IfxPsi5_Tx_Out *tx, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   722  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   723      if (tx->pin.port != NULL_PTR)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   724      {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   725          IfxPort_setPinModeOutput(tx->pin.port, tx->pin.pinIndex, outputMode, tx->select);
	ld.bu	d5,[a15]16
.L565:
	ld.bu	d4,[a15]12
.L566:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     2   * \file IfxPort.h
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     3   * \brief PORT  basic functionality
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     4   * \ingroup IfxLld_Port
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     5   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     6   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     7   * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	     9   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    10   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    11   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    13   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    15   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    16   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    18   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    24   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    25   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    26   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    27   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    28   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    29   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    30   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    31   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    32   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    39   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    40   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    41   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    43   * \defgroup IfxLld_Port_Std_Enum Enumerations
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    44   * \ingroup IfxLld_Port_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    45   * \defgroup IfxLld_Port_Std_DataStructures Data structures
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    46   * \ingroup IfxLld_Port_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    47   * \defgroup IfxLld_Port_Std_SinglePin Single Pin Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    48   * \ingroup IfxLld_Port_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    49   * \defgroup IfxLld_Port_Std_PortGroup Group Access Functions
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    50   * \ingroup IfxLld_Port_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    51   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    52  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    53  #ifndef IFXPORT_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    54  #define IFXPORT_H 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    55  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    56  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    57  /*----------------------------------Includes----------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    58  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    59  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    60  #include "_Impl/IfxPort_cfg.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    61  #include "Scu/Std/IfxScuWdt.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    62  #include "_Utilities/Ifx_Assert.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    63  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    64  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    65  /*--------------------------------Enumerations--------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    66  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    67  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    68  /** \addtogroup IfxLld_Port_Std_Enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    69   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    70  /** \brief The LVDS RX_DIS control function can be selected from the Port (default) or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    71   * HSCT module.declared in MODULE_PORTx.LPCRx
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    72   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    73  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    74  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    75      IfxPort_ControlledBy_port = 0,  /**< \brief port controlled by PORT Module */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    76      IfxPort_ControlledBy_hsct = 1   /**< \brief Port controlled by HSCT Module */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    77  } IfxPort_ControlledBy;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    78  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    79  /** \brief Ifx_P output modification modes definition.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    80   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    81  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    82  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    83      IfxPort_InputMode_undefined    = -1,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    84      IfxPort_InputMode_noPullDevice = 0 << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    85          IfxPort_InputMode_pullDown = 1U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    86          IfxPort_InputMode_pullUp   = 2U << 3  /**< \brief  */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    87  } IfxPort_InputMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    88  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    89  /** \brief specifies LVDS-M or LVDS-H mode as declare in Register MODULE_PORT.LPCRx.LVDSM
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    90   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    91  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    92  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    93      IfxPort_LvdsMode_high   = 0, /**< \brief LVDS-H Mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    94      IfxPort_LvdsMode_medium = 1  /**< \brief LVDS-M Mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    95  } IfxPort_LvdsMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    96  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    97  /** \brief Ifx_P input / output mode definition.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    98   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	    99   * \see Ifx_P.IOCR, IfxPort_setPinMode()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   100   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   101  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   102  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   103      IfxPort_Mode_inputNoPullDevice      = 0,      /**< \brief Input, No pull device connected. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   104      IfxPort_Mode_inputPullDown          = 8U,     /**< \brief Input, pull-down device connected. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   105      IfxPort_Mode_inputPullUp            = 0x10U,  /**< \brief Input, pull-up device connected. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   106      IfxPort_Mode_outputPushPullGeneral  = 0x80U,  /**< \brief Push-pull, General-purpose output */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   107      IfxPort_Mode_outputPushPullAlt1     = 0x88U,  /**< \brief Push-pull, Alternate output function 1. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   108      IfxPort_Mode_outputPushPullAlt2     = 0x90U,  /**< \brief Push-pull, Alternate output function 2. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   109      IfxPort_Mode_outputPushPullAlt3     = 0x98U,  /**< \brief Push-pull, Alternate output function 3. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   110      IfxPort_Mode_outputPushPullAlt4     = 0xA0U,  /**< \brief Push-pull, Alternate output function 4. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   111      IfxPort_Mode_outputPushPullAlt5     = 0xA8U,  /**< \brief Push-pull, Alternate output function 5. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   112      IfxPort_Mode_outputPushPullAlt6     = 0xB0U,  /**< \brief Push-pull, Alternate output function 6. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   113      IfxPort_Mode_outputPushPullAlt7     = 0xB8U,  /**< \brief Push-pull, Alternate output function 7. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   114      IfxPort_Mode_outputOpenDrainGeneral = 0xC0U,  /**< \brief Open-drain, General-purpose output. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   115      IfxPort_Mode_outputOpenDrainAlt1    = 0xC8U,  /**< \brief Open-drain, Alternate output function 1. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   116      IfxPort_Mode_outputOpenDrainAlt2    = 0xD0U,  /**< \brief Open-drain, Alternate output function 2. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   117      IfxPort_Mode_outputOpenDrainAlt3    = 0xD8U,  /**< \brief Open-drain, Alternate output function 3. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   118      IfxPort_Mode_outputOpenDrainAlt4    = 0xE0U,  /**< \brief Open-drain, Alternate output function 4. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   119      IfxPort_Mode_outputOpenDrainAlt5    = 0xE8U,  /**< \brief Open-drain, Alternate output function 5. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   120      IfxPort_Mode_outputOpenDrainAlt6    = 0xF0U,  /**< \brief Open-drain, Alternate output function 6. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   121      IfxPort_Mode_outputOpenDrainAlt7    = 0xF8U   /**< \brief Open-drain, Alternate output function 7. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   122  } IfxPort_Mode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   123  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   124  /** \brief Pin output alternate index
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   125   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   126  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   127  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   128      IfxPort_OutputIdx_general  = 0x10U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   129          IfxPort_OutputIdx_alt1 = 0x11U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   130          IfxPort_OutputIdx_alt2 = 0x12U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   131          IfxPort_OutputIdx_alt3 = 0x13U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   132          IfxPort_OutputIdx_alt4 = 0x14U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   133          IfxPort_OutputIdx_alt5 = 0x15U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   134          IfxPort_OutputIdx_alt6 = 0x16U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   135          IfxPort_OutputIdx_alt7 = 0x17U << 3
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   136  } IfxPort_OutputIdx;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   137  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   138  /** \brief Pin output mode definition
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   139   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   140  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   141  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   142      IfxPort_OutputMode_pushPull      = 0x10U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   143          IfxPort_OutputMode_openDrain = 0x18U << 3,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   144          IfxPort_OutputMode_none      = 0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   145  } IfxPort_OutputMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   146  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   147  /** \brief Pad driver mode definition (strength and slew rate).
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   148   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   149   * \see Ifx_P.PDR, IfxPort_setPinPadDriver()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   150   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   151  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   152  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   153      IfxPort_PadDriver_cmosAutomotiveSpeed1 = 0,  /**< \brief Speed grade 1. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   154      IfxPort_PadDriver_cmosAutomotiveSpeed2 = 1,  /**< \brief Speed grade 2. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   155      IfxPort_PadDriver_cmosAutomotiveSpeed3 = 2,  /**< \brief Speed grade 3. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   156      IfxPort_PadDriver_cmosAutomotiveSpeed4 = 3,  /**< \brief Speed grade 4. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   157      IfxPort_PadDriver_ttlSpeed1            = 8,  /**< \brief Speed grade 1. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   158      IfxPort_PadDriver_ttlSpeed2            = 9,  /**< \brief Speed grade 2. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   159      IfxPort_PadDriver_ttlSpeed3            = 10, /**< \brief Speed grade 3. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   160      IfxPort_PadDriver_ttlSpeed4            = 11, /**< \brief Speed grade 4. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   161      IfxPort_PadDriver_ttl3v3Speed1         = 12, /**< \brief 3.3v Pad supply speed1 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   162      IfxPort_PadDriver_ttl3v3Speed2         = 13, /**< \brief 3.3v Pad supply speed2 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   163      IfxPort_PadDriver_ttl3v3Speed3         = 14, /**< \brief 3.3v Pad supply speed3 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   164      IfxPort_PadDriver_ttl3v3Speed4         = 15  /**< \brief 3.3v Pad supply speed4 */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   165  } IfxPort_PadDriver;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   166  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   167  /** \brief MODULE_PORTx.LPCRx.B.PS1.Selects between 5v and 3.3v on Vext supply for the LVDSM pair
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   168   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   169  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   170  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   171      IfxPort_PadSupply_3v = 0,  /**< \brief select,3.3v */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   172      IfxPort_PadSupply_5v = 1   /**< \brief select,5V */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   173  } IfxPort_PadSupply;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   174  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   175  /** \brief enable analog/digital mode for port pin, as Defined in MODULE_PORTx.PDISC
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   176   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   177  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   178  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   179      IfxPort_PinFunctionMode_digital = 0,  /**< \brief Pad Pn.x is enabled and can be selected for digital function */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   180      IfxPort_PinFunctionMode_analog  = 1   /**< \brief Pad Pn.x is enabled and can be selected for analog function */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   181  } IfxPort_PinFunctionMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   182  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   183  /** \brief Ifx_P output modification modes definition.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   184   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   185   * \see Ifx_P.OMR, IfxPort_setPinState()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   186   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   187  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   188  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   189      IfxPort_State_notChanged = (0 << 16) | (0 << 0),  /**< \brief Ifx_P pin is left unchanged. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   190      IfxPort_State_high       = (0 << 16) | (1U << 0), /**< \brief Ifx_P pin is set to high. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   191      IfxPort_State_low        = (1U << 16) | (0 << 0), /**< \brief Ifx_P pin is set to low. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   192      IfxPort_State_toggled    = (1U << 16) | (1U << 0) /**< \brief Ifx_P pin is toggled. */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   193  } IfxPort_State;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   194  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   195  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   196  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   197  /** \brief Enable/DIsable LVDS direction TX or RX
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   198   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   199  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   200  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   201      IfxPort_LvdsDirection_rx = 0,  /**< \brief LVDS direction RX */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   202      IfxPort_LvdsDirection_tx = 1   /**< \brief LVDS direction TX */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   203  } IfxPort_LvdsDirection;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   204  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   205  /** \brief Enable/DIsable LVDS Path.declared in MODULE_PORTx.LPCRx.TX_EN and MODULE_PORTx.LPCRx.RX_EN
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   206   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   207  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   208  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   209      IfxPort_LvdsPath_enable  = 0, /**< \brief LVDS enabled */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   210      IfxPort_LvdsPath_disable = 1  /**< \brief LVDS disabled */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   211  } IfxPort_LvdsPath;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   212  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   213  /** \brief Specifies whether LVDS pull down resistor must be enabled/disabled as declared in Register MODULE_PORT.LPCRx.PWDPD
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   214   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   215  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   216  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   217      IfxPort_LvdsPullDown_disable = 0,  /**< \brief Disable Pull Down resistor */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   218      IfxPort_LvdsPullDown_enable  = 1   /**< \brief Enable Pull Down resistor */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   219  } IfxPort_LvdsPullDown;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   220  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   221  /** \brief Specifies LVDS-Termination mode as declare in Register MODULE_PORT.LPCRx.TERM
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   222   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   223  typedef enum
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   224  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   225      IfxPort_LvdsTerminationMode_external = 0,  /**< \brief Termination Mode External */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   226      IfxPort_LvdsTerminationMode_internal = 1   /**< \brief Termination Mode Internal */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   227  } IfxPort_LvdsTerminationMode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   228  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   229  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   230  /*-----------------------------Data Structures--------------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   231  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   232  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   233  /** \addtogroup IfxLld_Port_Std_DataStructures
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   234   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   235  /** \brief To Configure LVDS mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   236   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   237  typedef struct
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   238  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   239      IfxPort_LvdsMode     lvdsMode;                   /**< \brief specifies LVDS-M or LVDS-H mode */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   240      IfxPort_ControlledBy enablePortControlled;       /**< \brief specifies whether LVDS is controlled by PORT or HSCT */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   241      IfxPort_PadSupply    padSupply;                  /**< \brief specify supply voltage */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   242  } IfxPort_LvdsConfig;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   243  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   244  /** \brief Defines a pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   245   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   246  typedef struct
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   247  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   248      Ifx_P *port;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   249      uint8  pinIndex;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   250  } IfxPort_Pin;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   251  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   252  /** \brief To configure pins
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   253   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   254  typedef struct
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   255  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   256      Ifx_P            *port;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   257      uint8             pinIndex;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   258      IfxPort_OutputIdx mode;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   259      IfxPort_PadDriver padDriver;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   260  } IfxPort_Pin_Config;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   261  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   262  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   263  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   264  /** \addtogroup IfxLld_Port_Std_SinglePin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   265   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   266  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   267  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   268  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   269  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   270  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   271  /** \brief Return the port state.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   272   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   273   * \param pinIndex Specifies the pin for which the state should be returned.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   274   * \return Returns TRUE the pin is high; FALSE the pin is low
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   275   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   276   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   277   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   278   *    if( IfxPort_getPinState(&MODULE_P33, 0) ) {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   279   *      // ...
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   280   *    }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   281   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   282   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   283   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   284  IFX_INLINE boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   285  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   286  /** \brief set analog/digital mode for pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   287   * \param port Pointer to Port register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   288   * \param pinIndex specifies the pin index
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   289   * \param mode set analog/digital mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   290   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   291   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   292  IFX_INLINE void IfxPort_setPinFunctionMode(Ifx_P *port, uint8 pinIndex, IfxPort_PinFunctionMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   293  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   294  /** \brief Set the port output.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   295   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   296   * \param pinIndex Specifies the pin to be set.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   297   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   298   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   299   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   300   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   301   * IfxPort_setPinHigh(&MODULE_P33, 0);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   302   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   303   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   304   * \see IfxPort_setPinState(), IfxPort_setPinLow(), IfxPort_togglePin()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   305   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   306   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   307  IFX_INLINE void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   308  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   309  /** \brief Reset the port output.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   310   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   311   * \param pinIndex Specifies the pin to be reset.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   312   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   313   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   314   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   315   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   316   * IfxPort_setPinLow(&MODULE_P33, 0);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   317   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   318   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   319   * \see IfxPort_setPinState(), IfxPort_setPinHigh(), IfxPort_togglePin()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   320   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   321   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   322  IFX_INLINE void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   323  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   324  /** \brief Configure the port input / output mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   325   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   326   * \param pinIndex Specifies the pin to be configured.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   327   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   328   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   329   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   330   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   331   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   332   *     IfxPort_setPinModeInput(&MODULE_P33, 0, IfxPort_InputMode_pullUp);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   333   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   334   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   335   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   336  IFX_INLINE void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   337  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   338  /** \brief Configure the port input / output mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   339   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   340   * \param pinIndex Specifies the pin to be configured.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   341   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   342   * \param index Specifies the alternate (or general purpose) output channel.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   343   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   344   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   345   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   346   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   347   *     IfxPort_setPinModeOutput(&MODULE_P33, 0, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   348   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   349   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   350   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   351  IFX_INLINE void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   352  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   353  /** \brief Set / Resets / Toggle the port output.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   354   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   355   * \param pinIndex Specifies the pin to modify.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   356   * \param action Specifies the action: set, reset, toggle.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   357   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   358   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   359   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   360   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   361   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   362   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   363   * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   364   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   365   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   366   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   367  IFX_INLINE void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   368  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   369  /** \brief Toggle the port output.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   370   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   371   * \param pinIndex Specifies the pin to be toggled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   372   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   373   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   374   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   375   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   376   * IfxPort_togglePin(&MODULE_P33, 0);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   377   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   378   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   379   * \see IfxPort_setPinState(), IfxPort_setPinLow(), IfxPort_setPinHigh()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   380   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   381   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   382  IFX_INLINE void IfxPort_togglePin(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   383  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   384  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   385  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   386  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   387  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   388  /** \brief Disable the emergency stop function.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   389   * This function disables the emergency stop function. A check is done on port functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   390   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   391   * \param pinIndex Specifies the pin for which the emergency stop function should be disabled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   392   * \return Returns TRUE if the emergency stop function has been disabled; FALSE if the emergency stop function could not be disabled
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   393   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   394   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   395   * /code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   396   *     if( !IfxPort_disableEmergencyStop(&MODULE_P33, 0) )
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   397   *     {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   398   *         // failed to disable emergency stop for P33.0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   399   *     }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   400   * /endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   401   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   402   * \see IfxPort_disableEmergencyStop(), IfxPort_resetESR()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   403   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   404   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   405  IFX_EXTERN boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   406  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   407  /** \brief Enable the emergency stop function.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   408   * This function enables the emergency stop function. A check is done on port functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   409   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   410   * \param pinIndex Specifies the pin for which the emergency stop function should be enabled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   411   * \return Returns TRUE if the emergency stop function has been enabled; FALSE if the emergency stop function could not be enabled
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   412   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   413   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   414   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   415   *     if( !IfxPort_enableEmergencyStop(&MODULE_P33, 0) ) {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   416   *       // failed to enable emergency stop for P33.0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   417   *     }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   418   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   419   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   420   * \see IfxPort_disableEmergencyStop(), IfxPort_setESR()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   421   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   422   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   423  IFX_EXTERN boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   424  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   425  /** \brief Configure the port input / output mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   426   * Also Configures the P40/P41 Port for digital functionality
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   427   * which bydefault support analog functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   428   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   429   * \param pinIndex Specifies the pin to be configured.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   430   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   431   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   432   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   433   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   434   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   435   *     IfxPort_setPinMode(&MODULE_P33, 0, IfxPort_Mode_outputPushPullGeneral);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   436   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   437   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   438   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   439  IFX_EXTERN void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   440  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   441  /** \brief set lvds mode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   442   * \param port pointer to Port Register space
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   443   * \param pinIndex specifies pin index
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   444   * \param pinMode specifes the mode of pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   445   * \param lvds config LVDS
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   446   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   447   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   448  IFX_EXTERN void IfxPort_setPinModeLVDS(Ifx_P *port, uint8 pinIndex, IfxPort_Mode pinMode, IfxPort_LvdsConfig *lvds);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   449  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   450  /** \brief Configure the pad driver mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   451   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   452   * \param pinIndex Specifies the pin for which the mode will be set.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   453   * \param padDriver Specifies the driver mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   454   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   455   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   456   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   457   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   458   * // enable strong 3.3V driver
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   459   * IfxPort_setPinPadDriver(&MODULE_P33, 0, IfxPort_PadDriver_cmosAutomotiveSpeed1);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   460   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   461   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   462   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   463  IFX_EXTERN void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   464  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   465  /** \brief Enable the Pin Controller Selection.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   466   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   467   * \param pinIndex Specifies the pin for which the mode has to be set.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   468   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   469   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   470  IFX_EXTERN void IfxPort_setPinControllerSelection(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   471  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   472  /** \brief Disable the Pin Controller Selection.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   473   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   474   * \param pinIndex Specifies the pin for which the mode has to be cleared.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   475   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   476   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   477  IFX_EXTERN void IfxPort_resetPinControllerSelection(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   478  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   479  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   480  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   481  /** \addtogroup IfxLld_Port_Std_PortGroup
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   482   * \{ */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   483  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   484  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   485  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   486  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   487  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   488  /** \brief Return the port group state
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   489   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   490   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   491   * \param mask selects the pins which should be read (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   492   * \return Returns the selected pin values
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   493   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   494   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   495   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   496   * // read the current value of P33[7:0]
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   497   * uint16 value = IfxPort_getGroupState(&MODULE_P33, 0, 0xff);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   498   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   499   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   500   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   501  IFX_INLINE uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   502  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   503  /** \brief Set the port group state.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   504   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   505   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   506   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   507   * \param data specifies the value which should be set
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   508   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   509   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   510   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   511   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   512   * // configure P33.[7:0] as GPIO outputs
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   513   * IfxPort_setGroupModeOutput(&MODULE_P33, 0, 0xff, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   514   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   515   * // set initial value
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   516   * IfxPort_setGroupState(&MODULE_P33, 0, 0xff, 0x42);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   517   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   518   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   519   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   520  IFX_INLINE void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   521  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   522  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   523  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   524  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   525  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   526  /** \brief Returns the module address of the selected Port module
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   527   * \param port Pointer to PORT module registers
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   528   * \return PORT module register address
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   529   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   530  IFX_EXTERN Ifx_P *IfxPort_getAddress(IfxPort_Index port);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   531  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   532  /** \brief Return port index within IfxModule_IndexMap (defined in IfxPort_cfg.c)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   533   * \param port Pointer to the port for which the index number in IfxModule_IndexMap should be retrieved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   534   * \return port index of IfxModule_IndexMap. return -1 in case of unknown port index.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   535   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   536  IFX_EXTERN IfxPort_Index IfxPort_getIndex(Ifx_P *port);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   537  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   538  /** \brief Set pin modes to input at the pin location specified by '1' by the mask
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   539   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   540   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   541   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   542   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   543   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   544   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   545   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   546   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   547   * // configure P33.[7:0] as GPIO inputs with Pull-Down enabled
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   548   * IfxPort_setGroupModeInput(&MODULE_P33, 0, 0xff, IfxPort_InputMode_pullDown);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   549   *  \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   550   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   551   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   552  IFX_EXTERN void IfxPort_setGroupModeInput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_InputMode mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   553  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   554  /** \brief Set pin modes to output at the pin location specified by '1' by the mask starting at pinIndex
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   555   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   556   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   557   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   558   * \param mode Specifies the port pin mode.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   559   * \param index Specifies the alternate (or general purpose) output channel.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   560   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   561   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   562   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   563   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   564   * // configure P33.[7:0] as GPIO outputs
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   565   * IfxPort_setGroupModeOutput(&MODULE_P33, 0, 0xff, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   566   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   567   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   568   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   569  IFX_EXTERN void IfxPort_setGroupModeOutput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_OutputMode mode, IfxPort_OutputIdx index);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   570  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   571  /** \brief Set pad driver strength at the pin location specified by '1' by the mask
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   572   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   573   * \param pinIndex start at the given pin
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   574   * \param mask selects the pins which should be modified (starting from pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   575   * \param padDriver Specifies the pad driver strength.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   576   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   577   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   578   * Coding example:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   579   * \code
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   580   * // configure P33.[7:0] to use CMOS pad driver with speed 1
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   581   * IfxPort_setGroupPadDriver(&MODULE_P33, 0, 0xff, IfxPort_PadDriver_cmosAutomotiveSpeed1);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   582   * \endcode
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   583   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   584   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   585  IFX_EXTERN void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   586  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   587  /** \} */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   588  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   589  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   590  /*-------------------------Global Function Prototypes-------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   591  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   592  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   593  /** \brief Disable the emergency stop function.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   594   * This function disables the emergency stop function. No check is done on port functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   595   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   596   * \param pinIndex Specifies the pin for which the emergency stop function should be disabled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   597   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   598   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   599   * \see IfxPort_disableEmergencyStop()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   600   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   601   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   602  IFX_EXTERN void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   603  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   604  /** \brief Enable the emergency stop function.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   605   * This function enables the emergency stop function. No check is done on port functionality.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   606   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   607   * \param pinIndex Specifies the pin for which the emergency stop function should be enabled.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   608   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   609   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   610   * \see IfxPort_enableEmergencyStop()
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   611   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   612   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   613  IFX_EXTERN void IfxPort_setESR(Ifx_P *port, uint8 pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   614  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   615  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   616   * \param port Pointer to the port which should be accessed.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   617   * \param pinIndex Specifies the pin for which the mode has to be set.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   618   * \param mode Selects the controller for the port pin(Tricore,EVADC,GETH,SCR etc)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   619   * 0-> normal function
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   620   * 1-> Alternate functionality(SCR pin,EVADC PDD,GETH RGMII/MII etc)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   621   * \return None
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   622   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   623  IFX_EXTERN void IfxPort_modifyPinControllerSelection(Ifx_P *port, uint8 pinIndex, boolean mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   624  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   625  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   626  /*---------------------Inline Function Implementations------------------------*/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   627  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   628  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   629  IFX_INLINE uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   630  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   631      return (uint32)((port->IN.U) >> (pinIndex)) & mask;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   632  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   633  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   634  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   635  IFX_INLINE boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   636  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   637      return (__getbit(&port->IN.U, pinIndex) != 0) ? TRUE : FALSE;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   638  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   639  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   640  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   641  IFX_INLINE void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   642  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   643      port->OUT.U = (port->OUT.U & ~((uint32)(mask)) << pinIndex) | (data << pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   644  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   645  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   646  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   647  IFX_INLINE void IfxPort_setPinFunctionMode(Ifx_P *port, uint8 pinIndex, IfxPort_PinFunctionMode mode)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   648  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   649      uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   650  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   651      IfxScuWdt_clearCpuEndinit(passwd);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   652      port->PDISC.U |= (mode << pinIndex);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   653      IfxScuWdt_setCpuEndinit(passwd);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   654  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   655  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   656  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   657  IFX_INLINE void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   658  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   659      IfxPort_setPinState(port, pinIndex, IfxPort_State_high);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   660  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   661  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   662  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   663  IFX_INLINE void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   664  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   665      IfxPort_setPinState(port, pinIndex, IfxPort_State_low);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   666  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   667  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   668  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   669  IFX_INLINE void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   670  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   671      IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)mode);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   672  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   673  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   674  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   675  IFX_INLINE void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   676  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Port\Std\IfxPort.h	   677      IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)(index | mode));
	or	d5,d15
	call	IfxPort_setPinMode
.L287:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   726          IfxPort_setPinPadDriver(tx->pin.port, tx->pin.pinIndex, padDriver);
	ld.a	a4,[a15]8
.L567:
	ld.bu	d4,[a15]12
.L568:
	mov	d5,d8
	call	IfxPort_setPinPadDriver

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Psi5\Std\IfxPsi5.h	   723      if (tx->pin.port != NULL_PTR)      (inlined)
.L21:
.L20:
.L17:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   238          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   239      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   240  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   241      return status;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   242  }
	mov	d2,#1
	ret
.L189:
	
__IfxPsi5_Psi5_initChannel_function_end:
	.size	IfxPsi5_Psi5_initChannel,__IfxPsi5_Psi5_initChannel_function_end-IfxPsi5_Psi5_initChannel
.L118:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initChannelConfig',code,cluster('IfxPsi5_Psi5_initChannelConfig')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initChannelConfig'
	.align	2
	
	.global	IfxPsi5_Psi5_initChannelConfig

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   243  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   244  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   245  void IfxPsi5_Psi5_initChannelConfig(IfxPsi5_Psi5_ChannelConfig *config, IfxPsi5_Psi5 *psi5)
; Function IfxPsi5_Psi5_initChannelConfig
.L64:
IfxPsi5_Psi5_initChannelConfig:	.type	func

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   246  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   247      IfxPsi5_Psi5_ChannelConfig IfxPsi5_Psi5_defaultChannelConfig = {
	movh.a	a15,#@his(.2.ini)
	lea	a15,[a15]@los(.2.ini)
.L573:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   248          .channelId       = IfxPsi5_ChannelId_0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   249          .module          = NULL_PTR,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   250          .pulseGeneration = {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   251              .pulseLength                = 5,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   252              .delayLength                = 1,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   253              .timeBaseSelect             = IfxPsi5_TimeBase_internal,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   254              .externalTimeBaseSelect     = IfxPsi5_Trigger_0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   255              .periodicOrExternalOrBypass = IfxPsi5_TriggerType_periodic,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   256              .externalTriggerSelect      = IfxPsi5_Trigger_0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   257              .blankoutTime               = 5
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   258          },
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   259          .channelTrigger                         = {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   260              .channelTriggerValue   = 0x150,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   261              .channelTriggerCounter = 0x130
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   262          },
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   263          .watchdogTimerLimit[0] = 0x0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   264          .watchdogTimerLimit[1] = 0x0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   265          .watchdogTimerLimit[2] = 0x0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   266          .watchdogTimerLimit[3] = 0x0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   267          .watchdogTimerLimit[4] = 0x0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   268          .watchdogTimerLimit[5] = 0x0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   269          .watchdogTimerLimit[6] = 0x0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   270          .receiveControl        = {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   271              .payloadLength[0]             = 8,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   272              .payloadLength[1]             = 8,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   273              .payloadLength[2]             = 8,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   274              .payloadLength[3]             = 8,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   275              .payloadLength[4]             = 8,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   276              .payloadLength[5]             = 8,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   277              .asynchronousModeSelected     = FALSE,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   278              .verboseForAsynchronousMode   = IfxPsi5_Verbose_off,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   279              .messagingBitsPresence[0]     = IfxPsi5_MessagingBits_absent,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   280              .messagingBitsPresence[1]     = IfxPsi5_MessagingBits_absent,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   281              .messagingBitsPresence[2]     = IfxPsi5_MessagingBits_absent,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   282              .messagingBitsPresence[3]     = IfxPsi5_MessagingBits_absent,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   283              .messagingBitsPresence[4]     = IfxPsi5_MessagingBits_absent,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   284              .messagingBitsPresence[5]     = IfxPsi5_MessagingBits_absent,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   285              .crcOrParity[0]               = IfxPsi5_CRCorParity_parity,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   286              .crcOrParity[1]               = IfxPsi5_CRCorParity_parity,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   287              .crcOrParity[2]               = IfxPsi5_CRCorParity_parity,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   288              .crcOrParity[3]               = IfxPsi5_CRCorParity_parity,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   289              .crcOrParity[4]               = IfxPsi5_CRCorParity_parity,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   290              .crcOrParity[5]               = IfxPsi5_CRCorParity_parity,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   291              .frameExpectation[0]          = IfxPsi5_FrameExpectation_notExpected,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   292              .frameExpectation[1]          = IfxPsi5_FrameExpectation_notExpected,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   293              .frameExpectation[2]          = IfxPsi5_FrameExpectation_notExpected,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   294              .frameExpectation[3]          = IfxPsi5_FrameExpectation_notExpected,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   295              .frameExpectation[4]          = IfxPsi5_FrameExpectation_notExpected,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   296              .frameExpectation[5]          = IfxPsi5_FrameExpectation_notExpected,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   297              .verbose[0]                   = IfxPsi5_Verbose_off,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   298              .verbose[1]                   = IfxPsi5_Verbose_off,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   299              .verbose[2]                   = IfxPsi5_Verbose_off,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   300              .verbose[3]                   = IfxPsi5_Verbose_off,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   301              .verbose[4]                   = IfxPsi5_Verbose_off,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   302              .verbose[5]                   = IfxPsi5_Verbose_off,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   303              .baudrateSelect               = IfxPsi5_BaudRate_125,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   304              .pulseTimestampSelect         = IfxPsi5_TimestampRegister_a,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   305              .frameTimestampSelect         = IfxPsi5_TimestampRegister_a,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   306              .receiveDataRegisterTimestamp = IfxPsi5_ReceiveDataRegisterTimestamp_pulse,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   307              .fifoWarningLevel             = 16
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   308          },
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   309          .sendControl                            = {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   310              .payloadLength                      = 32,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   311              .enhancedProtocolSelected           = FALSE,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   312              .bitStuffingEnabled                 = FALSE,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   313              .ssrPayloadLength                   = 32,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   314              .sorPayloadLength                   = 32,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   315              .crcGenerationEnabled               = FALSE,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   316              .startSequenceGenerationEnabled     = FALSE,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   317              .inhibitingAutomaticTransferEnabled = FALSE
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   318          },
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   319          .inputOutputControl                     = {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   320              .digitalInputFilterDepth = IfxPsi5_DigitalInputFilterDepth_0,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   321              .outputInverterEnabled   = FALSE,
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   322              .inputInverterEnabled    = FALSE
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   323          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   324      };
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   325      *config        = IfxPsi5_Psi5_defaultChannelConfig;
	mov.aa	a2,a4
.L367:
	lea	a6,36
.L23:
	ld.w	d15,[a15+]
	st.w	[a2+],d15
	loop	a6,.L23
.L368:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   326      config->module = psi5;
	st.a	[a4],a5
.L369:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   327  }
	ret
.L297:
	
__IfxPsi5_Psi5_initChannelConfig_function_end:
	.size	IfxPsi5_Psi5_initChannelConfig,__IfxPsi5_Psi5_initChannelConfig_function_end-IfxPsi5_Psi5_initChannelConfig
.L123:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initModule',code,cluster('IfxPsi5_Psi5_initModule')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initModule'
	.align	2
	
	.global	IfxPsi5_Psi5_initModule

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   328  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   329  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   330  boolean IfxPsi5_Psi5_initModule(IfxPsi5_Psi5 *psi5, const IfxPsi5_Psi5_Config *config)
; Function IfxPsi5_Psi5_initModule
.L66:
IfxPsi5_Psi5_initModule:	.type	func
	mov.aa	a15,a5
.L371:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   331  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   332      boolean   status  = TRUE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   333      Ifx_PSI5 *psi5SFR = config->psi5;
	mov	d15,#1
	ld.a	a12,[a15]
.L372:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   334  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   335      psi5->psi5 = psi5SFR;
	st.a	[a4],a12
.L177:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   336  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   337      uint16    passwd = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L370:
	mov	d8,d2
.L374:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   338      IfxScuWdt_clearCpuEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L373:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   339      IfxPsi5_Psi5_enableModule(psi5SFR);
	mov.aa	a4,a12
.L375:
	call	IfxPsi5_Psi5_enableModule
.L376:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   340  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   341      if (IfxPsi5_Psi5_initializeClock(psi5SFR, &config->fracDiv) == 0)
	lea	a5,[a15]4
	mov.aa	a4,a12
.L377:
	call	IfxPsi5_Psi5_initializeClock
.L378:
	jeq	d2,#0,.L24
.L438:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   342      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   343          status = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   344  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   345          return status;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   346      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   347      else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   348      {}
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   349  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   350      if (IfxPsi5_Psi5_initializeClock(psi5SFR, &config->slowClock) == 0)
	lea	a5,[a15]10
	mov.aa	a4,a12
.L379:
	call	IfxPsi5_Psi5_initializeClock
.L380:
	jeq	d2,#0,.L25
.L439:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   351      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   352          status = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   353  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   354          return status;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   355      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   356      else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   357      {}
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   358  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   359      if (IfxPsi5_Psi5_initializeClock(psi5SFR, &config->fastClock) == 0)
	lea	a5,[a15]16
	mov.aa	a4,a12
.L381:
	call	IfxPsi5_Psi5_initializeClock
.L382:
	jeq	d2,#0,.L26
.L440:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   360      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   361          status = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   362  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   363          return status;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   364      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   365      else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   366      {}
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   367  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   368      if (IfxPsi5_Psi5_initializeClock(psi5SFR, &config->timestampClock) == 0)
	lea	a5,[a15]22
	mov.aa	a4,a12
.L383:
	call	IfxPsi5_Psi5_initializeClock
.L384:
	jne	d2,#0,.L27

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   369      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   370          status = FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   371  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   372          return status;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   373      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   374      else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   375      {}
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   376  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   377      IfxScuWdt_setCpuEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   378  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   379      return status;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   380  }
.L26:
.L25:
.L24:
	mov	d15,#0
	j	.L28
.L27:
	mov	d4,d8
	call	IfxScuWdt_setCpuEndinit
.L28:
	mov	d2,d15
	ret
.L171:
	
__IfxPsi5_Psi5_initModule_function_end:
	.size	IfxPsi5_Psi5_initModule,__IfxPsi5_Psi5_initModule_function_end-IfxPsi5_Psi5_initModule
.L103:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initModuleConfig',code,cluster('IfxPsi5_Psi5_initModuleConfig')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initModuleConfig'
	.align	2
	
	.global	IfxPsi5_Psi5_initModuleConfig

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   381  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   382  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   383  void IfxPsi5_Psi5_initModuleConfig(IfxPsi5_Psi5_Config *config, Ifx_PSI5 *psi5)
; Function IfxPsi5_Psi5_initModuleConfig
.L68:
IfxPsi5_Psi5_initModuleConfig:	.type	func
	mov.aa	a15,a4
.L386:
	mov.aa	a12,a5
.L387:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   384  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   385      uint32 spbFrequency = IfxScuCcu_getSpbFrequency();
	call	IfxScuCcu_getSpbFrequency
.L385:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   386  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   387      config->psi5                                     = psi5;
	ftouz	d15,d2
	st.a	[a15],a12
.L388:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   388      config->fracDiv.frequency                        = spbFrequency;
	st.w	[a15]4,d15
.L445:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   389      config->fracDiv.mode                             = IfxPsi5_DividerMode_normal;
	mov	d15,#1
	st.b	[a15]8,d15
.L389:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   390      config->fracDiv.type                             = IfxPsi5_ClockType_fracDiv;
	mov	d0,#0
	st.b	[a15]9,d0
.L446:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   391      config->slowClock.frequency                      = IFXPSI5_DEFAULT_SLOWCLOCK_FREQ;
	ld.w	d1,.3.cnt
.L447:
	st.w	[a15]10,d1
.L448:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   392      config->slowClock.mode                           = IfxPsi5_DividerMode_fractional;
	mov	d1,#2
	st.b	[a15]14,d1
.L449:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   393      config->slowClock.type                           = IfxPsi5_ClockType_slowClock_125;
	st.b	[a15]15,d15
.L450:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   394      config->fastClock.frequency                      = IFXPSI5_DEFAULT_FASTCLOCK_FREQ;
	ld.w	d2,.4.cnt
.L451:
	st.w	[a15]16,d2
.L452:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   395      config->fastClock.mode                           = IfxPsi5_DividerMode_fractional;
	st.b	[a15]20,d1
.L453:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   396      config->fastClock.type                           = IfxPsi5_ClockType_fastClock_189;
	st.b	[a15]21,d1
.L454:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   397      config->timestampClock.frequency                 = IFXPSI5_DEFAULT_TIMESTAMP_FREQ;
	ld.w	d1,.5.cnt
.L455:
	st.w	[a15]22,d1
.L456:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   398      config->timestampClock.mode                      = IfxPsi5_DividerMode_normal;
	st.b	[a15]26,d15
.L457:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   399      config->timestampClock.type                      = IfxPsi5_ClockType_timeStamp;
	mov	d15,#3
	st.b	[a15]27,d15
.L458:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   400      config->timestampCounterA.externalTimeBaseSelect = IfxPsi5_Trigger_0;
	st.b	[a15]28,d0
.L459:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   401      config->timestampCounterA.timeBaseSelect         = IfxPsi5_TimeBase_internal;
	st.b	[a15]29,d0
.L460:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   402      config->timestampCounterB.externalTimeBaseSelect = IfxPsi5_Trigger_0;
	st.b	[a15]30,d0
.L461:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   403      config->timestampCounterB.timeBaseSelect         = IfxPsi5_TimeBase_internal;
	st.b	[a15]31,d0
.L462:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   404      config->timestampCounterC.externalTimeBaseSelect = IfxPsi5_Trigger_0;
	st.b	[a15]32,d0
.L463:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   405      config->timestampCounterC.timeBaseSelect         = IfxPsi5_TimeBase_internal;
	st.b	[a15]33,d0
.L464:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   406  }
	ret
.L180:
	
__IfxPsi5_Psi5_initModuleConfig_function_end:
	.size	IfxPsi5_Psi5_initModuleConfig,__IfxPsi5_Psi5_initModuleConfig_function_end-IfxPsi5_Psi5_initModuleConfig
.L108:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initializeClock',code,cluster('IfxPsi5_Psi5_initializeClock')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_initializeClock'
	.align	2
	
	.global	IfxPsi5_Psi5_initializeClock

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   407  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   408  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   409  uint32 IfxPsi5_Psi5_initializeClock(Ifx_PSI5 *psi5, const IfxPsi5_Psi5_Clock *clock)
; Function IfxPsi5_Psi5_initializeClock
.L70:
IfxPsi5_Psi5_initializeClock:	.type	func
	mov.aa	a15,a4
.L391:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   410  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   411      uint64              step           = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   412      uint32              result         = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   413      IfxPsi5_DividerMode divMode        = clock->mode;
	ld.bu	d9,[a5]4
.L393:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   414      IfxPsi5_ClockType   clockType      = clock->type;
	ld.bu	d10,[a5]5
.L394:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   415      uint32              clockFrequency = clock->frequency;
	ld.w	d8,[a5]
.L395:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   416      uint32              fInput;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   417      Ifx_PSI5_FDR        tempFDR, tempFDRL, tempFDRH, tempFDRT;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   418  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   419      if (clockType == IfxPsi5_ClockType_fracDiv)
	jne	d10,#0,.L30
.L629:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   420      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   421          fInput = IfxScuCcu_getSpbFrequency();
	call	IfxScuCcu_getSpbFrequency
.L390:
	ftouz	d11,d2
	j	.L31
.L30:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   422      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   423      else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   424      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   425          fInput = IfxPsi5_Psi5_getFracDivClock(psi5);
	call	IfxPsi5_Psi5_getFracDivClock
.L396:
	mov	d11,d2
.L397:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   426  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   427          if (fInput == 0)
	jne	d11,#0,.L32
.L630:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   428          {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   429              result = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   430  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   431              return result;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   432          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   433          else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   434          {}
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   435      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   436  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   437      switch (divMode)
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   438      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   439      case IfxPsi5_DividerMode_normal:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   440          step = IFXPSI5_STEP_RANGE - (fInput / clockFrequency);
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   441  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   442          if (step > (IFXPSI5_STEP_RANGE - 1))
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   443          {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   444              step = IFXPSI5_STEP_RANGE - 1;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   445          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   446          else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   447          {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   448              /* do nothing */
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   449          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   450  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   451          result = (uint32)(fInput / (IFXPSI5_STEP_RANGE - step));
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   452          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   453  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   454      case IfxPsi5_DividerMode_fractional:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   455          step = (uint64)((uint64)clockFrequency * IFXPSI5_STEP_RANGE) / fInput;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   456  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   457          if (step > (IFXPSI5_STEP_RANGE - 1))
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   458          {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   459              step = IFXPSI5_STEP_RANGE - 1;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   460          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   461          else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   462          {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   463              /* do nothing */
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   464          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   465  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   466          result = (uint32)((uint64)((uint64)fInput * step)) / IFXPSI5_STEP_RANGE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   467          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   468  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   469      case IfxPsi5_DividerMode_off:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   470      default:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   471          step   = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   472          result = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   473          break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   474      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   475  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   476      if (result != 0)
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   477      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   478          switch (clockType)
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   479          {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   480          case IfxPsi5_ClockType_fracDiv:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   481              tempFDR.U      = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   482              tempFDR.B.DM   = divMode;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   483              tempFDR.B.STEP = (uint32)step;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   484              psi5->FDR.U    = tempFDR.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   485              break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   486  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   487          case IfxPsi5_ClockType_slowClock_125:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   488              tempFDRL.U      = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   489              tempFDRL.B.DM   = divMode;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   490              tempFDRL.B.STEP = (uint32)step;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   491              psi5->FDRL.U    = tempFDRL.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   492              break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   493  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   494          case IfxPsi5_ClockType_fastClock_189:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   495              tempFDRH.U      = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   496              tempFDRH.B.DM   = divMode;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   497              tempFDRH.B.STEP = (uint32)step;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   498              psi5->FDRH.U    = tempFDRH.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   499              break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   500  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   501          case IfxPsi5_ClockType_timeStamp:
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   502              tempFDRT.U      = 0;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   503              tempFDRT.B.DM   = divMode;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   504              tempFDRT.B.STEP = (uint32)step;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   505              psi5->FDRT.U    = tempFDRT.U;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   506              break;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   507          }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   508      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   509  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   510      return result;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   511  }
	mov	d2,#0
	ret
.L32:
.L31:
	jeq	d9,#1,.L34
.L631:
	jeq	d9,#2,.L35
.L632:
	j	.L36
.L34:
	div.u	e2,d11,d8
.L633:
	mov	d0,#1024
.L634:
	mov	d3,#0
.L635:
	sub	d2,d0,d2
	fcall	.cocofun_7
.L392:
	sel	d13,d15,d3,d1
.L399:
	mov	e0,#1024
.L636:
	mov	d4,d11
.L402:
	mov	d5,#0
.L637:
	subx	d6,d0,d12
.L638:
	subc	d7,d1,d13
	call	__ll_udiv64
.L403:
	j	.L37
.L35:
	mov	d1,#0
	mov	d0,d8
.L404:
	dextr	d5,d1,d0,#10
	sh	d4,d0,#10
.L639:
	mov	d7,#0
.L640:
	mov	d6,d11
	call	__ll_udiv64
.L400:
	fcall	.cocofun_7
.L405:
	mul	d11,d12
.L407:
	sh	d2,d11,#-10
	j	.L38
.L36:
	mov	e12,#0
.L408:
	mov	d2,#0
.L38:
.L37:
	jeq	d2,#0,.L39
.L409:
	jeq	d10,#0,.L40
.L641:
	jeq	d10,#1,.L41
.L642:
	jeq	d10,#2,.L42
.L643:
	jeq	d10,#3,.L43
.L39:
	ret
.L40:
	fcall	.cocofun_6
.L406:
	st.w	[a15]12,d15
.L411:
	ret
.L41:
	fcall	.cocofun_6
.L412:
	st.w	[a15]16,d15
.L644:
	ret
.L42:
	fcall	.cocofun_6
.L413:
	st.w	[a15]20,d15
.L645:
	ret
.L43:
	fcall	.cocofun_6
.L414:
	st.w	[a15]24,d15
.L646:
	ret
.L320:
	
__IfxPsi5_Psi5_initializeClock_function_end:
	.size	IfxPsi5_Psi5_initializeClock,__IfxPsi5_Psi5_initializeClock_function_end-IfxPsi5_Psi5_initializeClock
.L148:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5..cocofun_7',code,cluster('.cocofun_7')
	.sect	'.text.IfxPsi5_Psi5..cocofun_7'
	.align	2
; Function .cocofun_7
.L72:
.cocofun_7:	.type	func
; Function body .cocofun_7, coco_iter:0
	mov	e0,#1023
.L398:
	lt.u	d15,d2,d0
	and.eq	d15,d3,d1
	or.lt.u	d15,d3,d1
.L401:
	sel	d12,d15,d2,d0
	fret
.L158:
	; End of function
	.sdecl	'.text.IfxPsi5_Psi5..cocofun_6',code,cluster('.cocofun_6')
	.sect	'.text.IfxPsi5_Psi5..cocofun_6'
	.align	2
; Function .cocofun_6
.L74:
.cocofun_6:	.type	func
; Function body .cocofun_6, coco_iter:0
	mov	d15,#0
.L410:
	insert	d15,d15,d9,#14,#2
.L651:
	insert	d15,d15,d12,#0,#10
	fret
.L153:
	; End of function
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_readChannelFrame',code,cluster('IfxPsi5_Psi5_readChannelFrame')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_readChannelFrame'
	.align	2
	
	.global	IfxPsi5_Psi5_readChannelFrame

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   512  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   513  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   514  boolean IfxPsi5_Psi5_readChannelFrame(IfxPsi5_Psi5_Channel *channel, IfxPsi5_Psi5_Frame *frame)
; Function IfxPsi5_Psi5_readChannelFrame
.L76:
IfxPsi5_Psi5_readChannelFrame:	.type	func

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   515  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   516      if (channel->module->psi5->INTSTATA[channel->channelId].B.RDI == TRUE)
	fcall	.cocofun_8
.L415:
	ld.bu	d15,[a15]784
.L578:
	jz.t	d15:1,.L49
.L579:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   517      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   518          frame->rdm.lowWord                                    = channel->channel->RDRL.U;
	ld.a	a15,[a4]4
.L580:
	ld.w	d15,[a15]80
.L581:
	st.w	[a5],d15
.L582:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   519          frame->rdm.highWord                                   = channel->channel->RDRH.U;
	ld.a	a15,[a4]4
.L583:
	ld.w	d15,[a15]84
.L584:
	st.w	[a5]4,d15
.L585:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   520  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   521          channel->module->psi5->INTCLRA[channel->channelId].U |= (IFX_PSI5_INTCLRA_RDI_MSK << IFX_PSI5_INTCLRA_RDI_OFF) | (IFX_PSI5_INTCLRA_RSI_MSK << IFX_PSI5_INTCLRA_RSI_OFF);
	fcall	.cocofun_8
.L586:
	ld.w	d15,[a15]864
.L587:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   522  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   523          return TRUE;
	mov	d2,#1
.L588:
	or	d15,#3
	st.w	[a15]864,d15
.L589:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   524      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   525      else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   526      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   527          return FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   528      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   529  }
	ret
.L49:
	mov	d2,#0
	ret
.L301:
	
__IfxPsi5_Psi5_readChannelFrame_function_end:
	.size	IfxPsi5_Psi5_readChannelFrame,__IfxPsi5_Psi5_readChannelFrame_function_end-IfxPsi5_Psi5_readChannelFrame
.L128:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5..cocofun_8',code,cluster('.cocofun_8')
	.sect	'.text.IfxPsi5_Psi5..cocofun_8'
	.align	2
; Function .cocofun_8
.L78:
.cocofun_8:	.type	func
; Function body .cocofun_8, coco_iter:0
	ld.a	a15,[a4]
.L660:
	ld.a	a15,[a15]
.L661:
	ld.b	d15,[a4]8
.L662:
	addsc.a	a15,a15,d15,#2
.L663:
	fret
.L163:
	; End of function
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_readChannelSerialMessage',code,cluster('IfxPsi5_Psi5_readChannelSerialMessage')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_readChannelSerialMessage'
	.align	2
	
	.global	IfxPsi5_Psi5_readChannelSerialMessage

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   530  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   531  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   532  boolean IfxPsi5_Psi5_readChannelSerialMessage(IfxPsi5_Psi5_Channel *channel, IfxPsi5_Slot slot, IfxPsi5_Psi5_SerialMessage *message)
; Function IfxPsi5_Psi5_readChannelSerialMessage
.L80:
IfxPsi5_Psi5_readChannelSerialMessage:	.type	func

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   533  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   534      message->rds.value = channel->channel->SDS[slot].U;
	ld.a	a15,[a4]4
.L594:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   535  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   536      return TRUE;
	mov	d2,#1
.L595:
	addsc.a	a15,a15,d4,#2
.L596:
	ld.w	d15,[a15]48
.L597:
	st.w	[a5],d15
.L598:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   537  }
	ret
.L306:
	
__IfxPsi5_Psi5_readChannelSerialMessage_function_end:
	.size	IfxPsi5_Psi5_readChannelSerialMessage,__IfxPsi5_Psi5_readChannelSerialMessage_function_end-IfxPsi5_Psi5_readChannelSerialMessage
.L133:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_resetModule',code,cluster('IfxPsi5_Psi5_resetModule')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_resetModule'
	.align	2
	
	.global	IfxPsi5_Psi5_resetModule

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   538  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   539  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   540  void IfxPsi5_Psi5_resetModule(Ifx_PSI5 *psi5)
; Function IfxPsi5_Psi5_resetModule
.L82:
IfxPsi5_Psi5_resetModule:	.type	func
	mov.aa	a15,a4
.L417:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   541  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   542      uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L416:
	mov	d8,d2
.L419:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   543  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   544      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L418:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   545      psi5->KRST1.B.RST = 1;      /* Only if both Kernel reset bits are set a reset is executed */
	ld.bu	d15,[a15]988
.L469:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   546      psi5->KRST0.B.RST = 1;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   547  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   548      while (psi5->KRST0.B.RSTSTAT == 0)
	lea	a2,[a15]984
.L470:
	or	d15,#1
	st.b	[a15]988,d15
.L471:
	ld.bu	d15,[a15]984
.L472:
	or	d15,#1
	st.b	[a15]984,d15
.L53:
	ld.bu	d15,[a2]
.L473:
	jz.t	d15:1,.L53
.L474:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   549      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   550          /* Wait until reset is executed */
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   551      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   552  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   553      psi5->KRSTCLR.B.CLR = 1;    /* Clear Kernel reset status bit */
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   554      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d8
	ld.bu	d15,[a15]992
.L420:
	or	d15,#1
	st.b	[a15]992,d15
.L475:
	j	IfxScuWdt_setSafetyEndinit
.L186:
	
__IfxPsi5_Psi5_resetModule_function_end:
	.size	IfxPsi5_Psi5_resetModule,__IfxPsi5_Psi5_resetModule_function_end-IfxPsi5_Psi5_resetModule
.L113:
	; End of function
	
	.sdecl	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_sendChannelData',code,cluster('IfxPsi5_Psi5_sendChannelData')
	.sect	'.text.IfxPsi5_Psi5.IfxPsi5_Psi5_sendChannelData'
	.align	2
	
	.global	IfxPsi5_Psi5_sendChannelData

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   555  }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   556  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   557  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   558  boolean IfxPsi5_Psi5_sendChannelData(IfxPsi5_Psi5_Channel *channel, uint64 data)
; Function IfxPsi5_Psi5_sendChannelData
.L84:
IfxPsi5_Psi5_sendChannelData:	.type	func

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   559  {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   560      uint32 dataLowWord  = (uint32)(data & 0xFFFFFFFF);
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   561      uint32 dataHighWord = (uint32)((data >> 32) & 0xFFFFFFFF);
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   562      channel->channel->SDRL.U = dataLowWord;
	ld.a	a15,[a4]4
.L603:
	st.w	[a15]100,d4
.L604:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   563      channel->channel->SDRH.U = dataHighWord;
	ld.a	a15,[a4]4
.L605:
	st.w	[a15]104,d5
.L606:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   564  
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   565      if (channel->module->psi5->INTSTATA[channel->channelId].B.TPOI)
	fcall	.cocofun_8
.L607:
	ld.bu	d15,[a15]785
	extr.u	d15,d15,#3,#1
.L608:

; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   566      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   567          return FALSE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   568      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   569      else
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   570      {
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   571          return TRUE;
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   572      }
; ..\0_Src\4_McHal\Tricore\Psi5\Psi5\IfxPsi5_Psi5.c	   573  }
	eq	d2,d15,#0
	ret
.L312:
	
__IfxPsi5_Psi5_sendChannelData_function_end:
	.size	IfxPsi5_Psi5_sendChannelData,__IfxPsi5_Psi5_sendChannelData_function_end-IfxPsi5_Psi5_sendChannelData
.L138:
	; End of function
	
	.sdecl	'.rodata.IfxPsi5_Psi5..2.ini',data,rom
	.sect	'.rodata.IfxPsi5_Psi5..2.ini'
	.align	4
.2.ini:	.type	object
	.size	.2.ini,148
	.space	36
	.word	5,1
	.space	4
	.word	5,336,304
	.space	2
	.word	16,8,8,8
	.word	8,8,8
	.space	36
	.word	32,32,32
	.space	10
	.calls	'IfxPsi5_Psi5_initializeClock','__ll_udiv64'
	.calls	'IfxPsi5_Psi5_deInitModule','IfxPsi5_Psi5_resetModule'
	.calls	'IfxPsi5_Psi5_getFracDivClock','IfxScuCcu_getSpbFrequency'
	.calls	'IfxPsi5_Psi5_initChannel','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxPsi5_Psi5_initChannel','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxPsi5_Psi5_initChannel','IfxScuWdt_setCpuEndinit'
	.calls	'IfxPsi5_Psi5_initChannel','IfxPort_setPinMode'
	.calls	'IfxPsi5_Psi5_initChannel','IfxPort_setPinPadDriver'
	.calls	'IfxPsi5_Psi5_initModule','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxPsi5_Psi5_initModule','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxPsi5_Psi5_initModule','IfxPsi5_Psi5_enableModule'
	.calls	'IfxPsi5_Psi5_initModule','IfxPsi5_Psi5_initializeClock'
	.calls	'IfxPsi5_Psi5_initModule','IfxScuWdt_setCpuEndinit'
	.calls	'IfxPsi5_Psi5_initModuleConfig','IfxScuCcu_getSpbFrequency'
	.calls	'IfxPsi5_Psi5_initializeClock','IfxScuCcu_getSpbFrequency'
	.calls	'IfxPsi5_Psi5_initializeClock','IfxPsi5_Psi5_getFracDivClock'
	.calls	'IfxPsi5_Psi5_resetModule','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxPsi5_Psi5_resetModule','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxPsi5_Psi5_resetModule','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxPsi5_Psi5_initializeClock','.cocofun_7'
	.calls	'IfxPsi5_Psi5_initializeClock','.cocofun_6'
	.calls	'IfxPsi5_Psi5_readChannelFrame','.cocofun_8'
	.calls	'IfxPsi5_Psi5_sendChannelData','.cocofun_8'
	.calls	'IfxPsi5_Psi5_deInitModule','',0
	.calls	'IfxPsi5_Psi5_enableModule','',0
	.calls	'IfxPsi5_Psi5_getFracDivClock','',0
	.calls	'IfxPsi5_Psi5_initChannel','',0
	.calls	'IfxPsi5_Psi5_initChannelConfig','',0
	.calls	'IfxPsi5_Psi5_initModule','',0
	.calls	'IfxPsi5_Psi5_initModuleConfig','',0
	.calls	'IfxPsi5_Psi5_initializeClock','',0
	.calls	'.cocofun_7','',0
	.calls	'.cocofun_6','',0
	.calls	'IfxPsi5_Psi5_readChannelFrame','',0
	.calls	'.cocofun_8','',0
	.calls	'IfxPsi5_Psi5_readChannelSerialMessage','',0
	.calls	'IfxPsi5_Psi5_resetModule','',0
	.extern	IfxScuWdt_clearCpuEndinit
	.extern	IfxScuWdt_clearSafetyEndinit
	.extern	IfxScuWdt_setCpuEndinit
	.extern	IfxScuWdt_setSafetyEndinit
	.extern	IfxScuWdt_getCpuWatchdogPassword
	.extern	IfxPort_setPinMode
	.extern	IfxPort_setPinPadDriver
	.extern	IfxScuCcu_getSpbFrequency
	.extern	__ll_udiv64
	.calls	'IfxPsi5_Psi5_sendChannelData','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L86:
	.word	141934
	.half	3
	.word	.L87
	.byte	4
.L85:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L88
	.byte	2,1,1,3
	.word	172
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	175
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	220
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	232
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,169,2,17,1,1,6,0
.L314:
	.byte	7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	344
	.byte	8
	.byte	'__ld64',0,3,2,132,1,19
	.word	318
	.byte	1,1,5
	.byte	'addr',0,2,132,1,32
	.word	350
	.byte	6,0,4
	.byte	'__st64',0,3,2,140,1,17,1,1,5
	.byte	'addr',0,2,140,1,30
	.word	350
	.byte	5
	.byte	'value',0,2,140,1,43
	.word	318
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,7
	.byte	'int',0,4,5,7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,4,238,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	459
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	459
	.byte	16,0,2,35,0,0,12,4,189,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	475
	.byte	4,2,35,0,0
.L170:
	.byte	7
	.byte	'unsigned char',0,1,8
.L178:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,4,247,9,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	611
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,4,197,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	650
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,4,135,10,16,4,11
	.byte	'AE',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	611
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,4,205,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	916
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU',0,4,136,17,25,12,13
	.byte	'CON0',0
	.word	571
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	876
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	1107
	.byte	4,2,35,8,0,14
	.word	1147
	.byte	3
	.word	1210
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,3,164,4,17,1,1,5
	.byte	'watchdog',0,3,164,4,65
	.word	1215
	.byte	5
	.byte	'password',0,3,164,4,82
	.word	628
	.byte	6,0,4
	.byte	'IfxScuWdt_clearSafetyEndinitInline',0,3,3,197,4,17,1,1,5
	.byte	'password',0,3,197,4,59
	.word	628
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,3,144,5,17,1,1,5
	.byte	'watchdog',0,3,144,5,63
	.word	1215
	.byte	5
	.byte	'password',0,3,144,5,80
	.word	628
	.byte	6,0,4
	.byte	'IfxScuWdt_setSafetyEndinitInline',0,3,3,177,5,17,1,1,5
	.byte	'password',0,3,177,5,57
	.word	628
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,3,220,4,19
	.word	628
	.byte	1,1,5
	.byte	'watchdog',0,3,220,4,74
	.word	1215
	.byte	6,0,8
	.byte	'IfxScuWdt_getSafetyWatchdogPasswordInline',0,3,3,129,5,19
	.word	628
	.byte	1,1,6,0,10
	.byte	'_Ifx_P_OUT_Bits',0,6,145,3,16,4,11
	.byte	'P0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,6,171,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1625
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMR_Bits',0,6,171,2,16,4,11
	.byte	'PS0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'PCL0',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,6,251,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1941
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ID_Bits',0,6,133,1,16,4,11
	.byte	'MODREV',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	611
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,6,155,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2512
	.byte	4,2,35,0,0,15,4
	.word	611
	.byte	16,3,0,10
	.byte	'_Ifx_P_IOCR0_Bits',0,6,163,1,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	3,5,2,35,0,11
	.byte	'PC0',0,1
	.word	611
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'PC1',0,1
	.word	611
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	611
	.byte	3,5,2,35,2,11
	.byte	'PC2',0,1
	.word	611
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'PC3',0,1
	.word	611
	.byte	5,0,2,35,3,0,12,6,171,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2641
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR4_Bits',0,6,189,1,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	3,5,2,35,0,11
	.byte	'PC4',0,1
	.word	611
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'PC5',0,1
	.word	611
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	611
	.byte	3,5,2,35,2,11
	.byte	'PC6',0,1
	.word	611
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'PC7',0,1
	.word	611
	.byte	5,0,2,35,3,0,12,6,187,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2856
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR8_Bits',0,6,202,1,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	3,5,2,35,0,11
	.byte	'PC8',0,1
	.word	611
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'PC9',0,1
	.word	611
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	611
	.byte	3,5,2,35,2,11
	.byte	'PC10',0,1
	.word	611
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'PC11',0,1
	.word	611
	.byte	5,0,2,35,3,0,12,6,195,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3071
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR12_Bits',0,6,176,1,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	3,5,2,35,0,11
	.byte	'PC12',0,1
	.word	611
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'PC13',0,1
	.word	611
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	611
	.byte	3,5,2,35,2,11
	.byte	'PC14',0,1
	.word	611
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'PC15',0,1
	.word	611
	.byte	5,0,2,35,3,0,12,6,179,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3288
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IN_Bits',0,6,141,1,16,4,11
	.byte	'P0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,6,163,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3508
	.byte	4,2,35,0,0,15,24
	.word	611
	.byte	16,23,0,10
	.byte	'_Ifx_P_PDR0_Bits',0,6,212,3,16,4,11
	.byte	'PD0',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'PL0',0,1
	.word	611
	.byte	2,4,2,35,0,11
	.byte	'PD1',0,1
	.word	611
	.byte	2,2,2,35,0,11
	.byte	'PL1',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'PD2',0,1
	.word	611
	.byte	2,6,2,35,1,11
	.byte	'PL2',0,1
	.word	611
	.byte	2,4,2,35,1,11
	.byte	'PD3',0,1
	.word	611
	.byte	2,2,2,35,1,11
	.byte	'PL3',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'PD4',0,1
	.word	611
	.byte	2,6,2,35,2,11
	.byte	'PL4',0,1
	.word	611
	.byte	2,4,2,35,2,11
	.byte	'PD5',0,1
	.word	611
	.byte	2,2,2,35,2,11
	.byte	'PL5',0,1
	.word	611
	.byte	2,0,2,35,2,11
	.byte	'PD6',0,1
	.word	611
	.byte	2,6,2,35,3,11
	.byte	'PL6',0,1
	.word	611
	.byte	2,4,2,35,3,11
	.byte	'PD7',0,1
	.word	611
	.byte	2,2,2,35,3,11
	.byte	'PL7',0,1
	.word	611
	.byte	2,0,2,35,3,0,12,6,195,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3832
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PDR1_Bits',0,6,233,3,16,4,11
	.byte	'PD8',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'PL8',0,1
	.word	611
	.byte	2,4,2,35,0,11
	.byte	'PD9',0,1
	.word	611
	.byte	2,2,2,35,0,11
	.byte	'PL9',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'PD10',0,1
	.word	611
	.byte	2,6,2,35,1,11
	.byte	'PL10',0,1
	.word	611
	.byte	2,4,2,35,1,11
	.byte	'PD11',0,1
	.word	611
	.byte	2,2,2,35,1,11
	.byte	'PL11',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'PD12',0,1
	.word	611
	.byte	2,6,2,35,2,11
	.byte	'PL12',0,1
	.word	611
	.byte	2,4,2,35,2,11
	.byte	'PD13',0,1
	.word	611
	.byte	2,2,2,35,2,11
	.byte	'PL13',0,1
	.word	611
	.byte	2,0,2,35,2,11
	.byte	'PD14',0,1
	.word	611
	.byte	2,6,2,35,3,11
	.byte	'PL14',0,1
	.word	611
	.byte	2,4,2,35,3,11
	.byte	'PD15',0,1
	.word	611
	.byte	2,2,2,35,3,11
	.byte	'PL15',0,1
	.word	611
	.byte	2,0,2,35,3,0,12,6,203,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4136
	.byte	4,2,35,0,0,15,8
	.word	611
	.byte	16,7,0,10
	.byte	'_Ifx_P_ESR_Bits',0,6,111,16,4,11
	.byte	'EN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,6,147,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4461
	.byte	4,2,35,0,0,15,12
	.word	611
	.byte	16,11,0,10
	.byte	'_Ifx_P_PDISC_Bits',0,6,190,3,16,4,11
	.byte	'PDIS0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'PDIS2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'PDIS3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'PDIS4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'PDIS5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'PDIS6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PDIS7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'PDIS8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'PDIS9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'PDIS10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'PDIS11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'PDIS12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'PDIS13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'PDIS14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'PDIS15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,6,187,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4801
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PCSR_Bits',0,6,167,3,16,4,11
	.byte	'SEL0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'SEL1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'SEL2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SEL3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'SEL4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'SEL5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SEL6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SEL7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SEL8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SEL9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SEL10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SEL11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SEL12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SEL13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SEL14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SEL15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,6,179,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5167
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR0_Bits',0,6,230,2,16,4,11
	.byte	'PS0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	28,0,2,35,0,0,12,6,139,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5531
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR4_Bits',0,6,251,2,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'PS4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	436
	.byte	24,0,2,35,0,0,12,6,155,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5678
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR8_Bits',0,6,134,3,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'PS8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	436
	.byte	20,0,2,35,0,0,12,6,163,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5847
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR12_Bits',0,6,240,2,16,4,11
	.byte	'reserved_0',0,2
	.word	628
	.byte	12,4,2,35,0,11
	.byte	'PS12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,6,147,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6019
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR0_Bits',0,6,128,2,16,4,11
	.byte	'reserved_0',0,2
	.word	628
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	628
	.byte	12,0,2,35,2,0,12,6,219,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6194
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR4_Bits',0,6,149,2,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	20,12,2,35,0,11
	.byte	'PCL4',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0,12,6,235,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6368
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR8_Bits',0,6,160,2,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'PCL8',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	4,0,2,35,3,0,12,6,243,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6542
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR12_Bits',0,6,139,2,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	28,4,2,35,0,11
	.byte	'PCL12',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,6,227,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6718
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR_Bits',0,6,208,2,16,4,11
	.byte	'PS0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,6,131,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6874
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR_Bits',0,6,234,1,16,4,11
	.byte	'reserved_0',0,2
	.word	628
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,6,211,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7207
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR_Bits',0,6,215,1,16,4,11
	.byte	'REN_CTRL',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RX_EN',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'TERM',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'LRXTERM',0,1
	.word	611
	.byte	3,2,2,35,0,11
	.byte	'LVDSM',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PS',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'TEN_CTRL',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'TX_EN',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'VDIFFADJ',0,1
	.word	611
	.byte	2,4,2,35,1,11
	.byte	'VOSDYN',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'VOSEXT',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'TX_PD',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TX_PWDPD',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,6,203,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7555
	.byte	4,2,35,0,0,15,32
	.word	7835
	.byte	16,7,0,15,56
	.word	611
	.byte	16,55,0,10
	.byte	'_Ifx_P_ACCEN1_Bits',0,6,105,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,12,6,139,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7893
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ACCEN0_Bits',0,6,68,16,4,11
	.byte	'EN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,6,131,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7980
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P',0,6,220,5,25,128,2,13
	.byte	'OUT',0
	.word	1901
	.byte	4,2,35,0,13
	.byte	'OMR',0
	.word	2472
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	2592
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2632
	.byte	4,2,35,12,13
	.byte	'IOCR0',0
	.word	2816
	.byte	4,2,35,16,13
	.byte	'IOCR4',0
	.word	3031
	.byte	4,2,35,20,13
	.byte	'IOCR8',0
	.word	3248
	.byte	4,2,35,24,13
	.byte	'IOCR12',0
	.word	3468
	.byte	4,2,35,28,13
	.byte	'reserved_20',0
	.word	2632
	.byte	4,2,35,32,13
	.byte	'IN',0
	.word	3783
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	3823
	.byte	24,2,35,40,13
	.byte	'PDR0',0
	.word	4096
	.byte	4,2,35,64,13
	.byte	'PDR1',0
	.word	4412
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	4452
	.byte	8,2,35,72,13
	.byte	'ESR',0
	.word	4752
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	4792
	.byte	12,2,35,84,13
	.byte	'PDISC',0
	.word	5127
	.byte	4,2,35,96,13
	.byte	'PCSR',0
	.word	5491
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	4452
	.byte	8,2,35,104,13
	.byte	'OMSR0',0
	.word	5638
	.byte	4,2,35,112,13
	.byte	'OMSR4',0
	.word	5807
	.byte	4,2,35,116,13
	.byte	'OMSR8',0
	.word	5979
	.byte	4,2,35,120,13
	.byte	'OMSR12',0
	.word	6154
	.byte	4,2,35,124,13
	.byte	'OMCR0',0
	.word	6328
	.byte	4,3,35,128,1,13
	.byte	'OMCR4',0
	.word	6502
	.byte	4,3,35,132,1,13
	.byte	'OMCR8',0
	.word	6678
	.byte	4,3,35,136,1,13
	.byte	'OMCR12',0
	.word	6834
	.byte	4,3,35,140,1,13
	.byte	'OMSR',0
	.word	7167
	.byte	4,3,35,144,1,13
	.byte	'OMCR',0
	.word	7515
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	4452
	.byte	8,3,35,152,1,13
	.byte	'LPCR',0
	.word	7875
	.byte	32,3,35,160,1,13
	.byte	'reserved_C0',0
	.word	7884
	.byte	56,3,35,192,1,13
	.byte	'ACCEN1',0
	.word	7940
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	8507
	.byte	4,3,35,252,1,0,14
	.word	8547
	.byte	3
	.word	9117
	.byte	17,5,81,9,1,18
	.byte	'IfxPort_InputMode_undefined',0,127,18
	.byte	'IfxPort_InputMode_noPullDevice',0,0,18
	.byte	'IfxPort_InputMode_pullDown',0,8,18
	.byte	'IfxPort_InputMode_pullUp',0,16,0
.L251:
	.byte	4
	.byte	'IfxPort_setPinModeInput',0,3,5,157,5,17,1,1
.L254:
	.byte	5
	.byte	'port',0,5,157,5,48
	.word	9122
.L256:
	.byte	5
	.byte	'pinIndex',0,5,157,5,60
	.word	611
.L258:
	.byte	5
	.byte	'mode',0,5,157,5,88
	.word	9127
.L260:
	.byte	6,0,17,5,140,1,9,1,18
	.byte	'IfxPort_OutputMode_none',0,0,18
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,18
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,17,5,126,9,1,18
	.byte	'IfxPort_OutputIdx_general',0,128,1,18
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,18
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,18
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,18
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,18
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,18
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,18
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0
.L285:
	.byte	4
	.byte	'IfxPort_setPinModeOutput',0,3,5,163,5,17,1,1
.L288:
	.byte	5
	.byte	'port',0,5,163,5,49
	.word	9122
.L290:
	.byte	5
	.byte	'pinIndex',0,5,163,5,61
	.word	611
.L292:
	.byte	5
	.byte	'mode',0,5,163,5,90
	.word	9332
.L294:
	.byte	5
	.byte	'index',0,5,163,5,114
	.word	9428
.L296:
	.byte	6,0,17,5,187,1,9,4,18
	.byte	'IfxPort_State_notChanged',0,0,18
	.byte	'IfxPort_State_high',0,1,18
	.byte	'IfxPort_State_low',0,128,128,4,18
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,5,169,5,17,1,1,5
	.byte	'port',0,5,169,5,44
	.word	9122
	.byte	5
	.byte	'pinIndex',0,5,169,5,56
	.word	611
	.byte	5
	.byte	'action',0,5,169,5,80
	.word	9741
	.byte	6,0,10
	.byte	'_Ifx_SRC_SRCR_Bits',0,8,68,16,4,11
	.byte	'SRPN',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	611
	.byte	3,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'ECC',0,1
	.word	611
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	611
	.byte	3,0,2,35,2,11
	.byte	'SRR',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,8,93,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9922
	.byte	4,2,35,0,0,14
	.word	10212
	.byte	3
	.word	10251
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,7,247,1,17,1,1,5
	.byte	'src',0,7,247,1,60
	.word	10256
	.byte	6,0,10
	.byte	'_Ifx_PSI5_CLC_Bits',0,11,252,3,16,4,11
	.byte	'DISR',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	28,0,2,35,0,0,12,11,213,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10304
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_ID_Bits',0,11,183,5,16,4,11
	.byte	'MODREV',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	611
	.byte	8,0,2,35,1,11
	.byte	'MODNUM',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,11,157,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10462
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_FDR_Bits',0,11,245,4,16,4,11
	.byte	'STEP',0,2
	.word	628
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	611
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	628
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	6,0,2,35,3,0
.L333:
	.byte	12,11,245,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10582
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_FDRL_Bits',0,11,137,5,16,4,11
	.byte	'STEP',0,2
	.word	628
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	611
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	628
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	6,0,2,35,3,0,12,11,133,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10742
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_FDRH_Bits',0,11,255,4,16,4,11
	.byte	'STEP',0,2
	.word	628
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	611
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	628
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	6,0,2,35,3,0,12,11,253,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10903
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_FDRT_Bits',0,11,147,5,16,4,11
	.byte	'STEP',0,2
	.word	628
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	611
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	628
	.byte	10,6,2,35,2,11
	.byte	'ECS',0,1
	.word	611
	.byte	3,3,2,35,3,11
	.byte	'ECEA',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'ECEB',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'ECEC',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,141,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11064
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_TSRA_Bits',0,11,255,13,16,4,11
	.byte	'CTS',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'ETB',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'TBS',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	2,2,2,35,3,11
	.byte	'ACLR',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,221,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11265
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_TSRB_Bits',0,11,138,14,16,4,11
	.byte	'CTS',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'ETB',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'TBS',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	2,2,2,35,3,11
	.byte	'ACLR',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,229,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11431
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_TSRC_Bits',0,11,149,14,16,4,11
	.byte	'CTS',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'ETB',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'TBS',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	2,2,2,35,3,11
	.byte	'ACLR',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,237,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11597
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_GCR_Bits',0,11,160,5,16,4,11
	.byte	'CRCI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'NBI',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'MEI',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'NFI',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TEI',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	611
	.byte	3,0,2,35,0,11
	.byte	'ETC0',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'ETC1',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'ETC2',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'ETC3',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'ETC4',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	611
	.byte	3,0,2,35,1,11
	.byte	'CEN0',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'CEN1',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'CEN2',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'CEN3',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'CEN4',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	628
	.byte	11,0,2,35,2,0,12,11,149,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11763
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_IOCR_Bits',0,11,118,16,4,11
	.byte	'ALTI',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	2,4,2,35,0,11
	.byte	'DEPTH',0,1
	.word	611
	.byte	4,0,2,35,0,11
	.byte	'OIE',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'IIE',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	611
	.byte	2,4,2,35,1,11
	.byte	'REG',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'FEG',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'CREG',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'CFEG',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	14,2,2,35,2,11
	.byte	'RXM',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'TXM',0,1
	.word	611
	.byte	1,0,2,35,3,0
.L231:
	.byte	12,11,189,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12133
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_RCRA_Bits',0,11,152,1,16,4,11
	.byte	'PDL0',0,1
	.word	611
	.byte	5,3,2,35,0,11
	.byte	'PDL1',0,2
	.word	628
	.byte	5,6,2,35,0,11
	.byte	'PDL2',0,1
	.word	611
	.byte	5,1,2,35,1,11
	.byte	'PDL3',0,4
	.word	436
	.byte	5,12,2,35,0,11
	.byte	'PDL4',0,2
	.word	628
	.byte	5,7,2,35,2,11
	.byte	'PDL5',0,1
	.word	611
	.byte	5,2,2,35,3,11
	.byte	'ASYN',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'AVBS',0,1
	.word	611
	.byte	1,0,2,35,3,0
.L207:
	.byte	12,11,205,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12425
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_RCRB_Bits',0,11,165,1,16,4,11
	.byte	'MSG0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CRC0',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'FEC0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'VBS0',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'MSG1',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'CRC1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'FEC1',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'VBS1',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'MSG2',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'CRC2',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'FEC2',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'VBS2',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'MSG3',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'CRC3',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'FEC3',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'VBS3',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'MSG4',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'CRC4',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'FEC4',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'VBS4',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'MSG5',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'CRC5',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'FEC5',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'VBS5',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0
.L215:
	.byte	12,11,213,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12623
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_RCRC_Bits',0,11,195,1,16,4,11
	.byte	'BRS',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'TSP',0,1
	.word	611
	.byte	2,5,2,35,0,11
	.byte	'TSF',0,1
	.word	611
	.byte	2,3,2,35,0,11
	.byte	'TSR',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0
.L219:
	.byte	12,11,221,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13100
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_WDT_Bits',0,11,245,3,16,4,11
	.byte	'WDL',0,2
	.word	628
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,12,11,205,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13252
	.byte	4,2,35,0,0,15,28
	.word	13319
	.byte	16,6,0,10
	.byte	'_Ifx_PSI5_CH_RSR_Bits',0,11,225,1,16,4,11
	.byte	'CRC',0,1
	.word	611
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	611
	.byte	5,0,2,35,0,11
	.byte	'MSG',0,1
	.word	611
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	436
	.byte	22,0,2,35,0,0,12,11,245,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13368
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SDS_Bits',0,11,201,2,16,4,11
	.byte	'SD',0,2
	.word	628
	.byte	16,0,2,35,0,11
	.byte	'MID',0,1
	.word	611
	.byte	8,0,2,35,2,11
	.byte	'SCRC',0,1
	.word	611
	.byte	6,2,2,35,3,11
	.byte	'SCRI',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'CON',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,149,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13512
	.byte	4,2,35,0,0,15,24
	.word	13617
	.byte	16,5,0,10
	.byte	'_Ifx_PSI5_CH_SPTSC_Bits',0,11,164,3,16,4,11
	.byte	'TS',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0,12,11,181,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13666
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SFTSC_Bits',0,11,211,2,16,4,11
	.byte	'TS',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0,12,11,157,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13774
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_RDRL_Bits',0,11,217,1,16,4,11
	.byte	'CRCI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CRC',0,1
	.word	611
	.byte	3,4,2,35,0,11
	.byte	'RD',0,4
	.word	436
	.byte	28,0,2,35,0,0,12,11,237,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13882
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_RDRH_Bits',0,11,205,1,16,4,11
	.byte	'TS',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'SC',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'TEI',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'NBI',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'MEI',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'NFI',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RBI',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,229,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13997
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_PGC_Bits',0,11,136,1,16,4,11
	.byte	'PLEN',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'DEL',0,1
	.word	611
	.byte	6,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TBS',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'ETB',0,1
	.word	611
	.byte	3,5,2,35,2,11
	.byte	'PTE',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'ETS',0,1
	.word	611
	.byte	3,1,2,35,2,11
	.byte	'ETE',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'BYP',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'BOT',0,1
	.word	611
	.byte	7,0,2,35,3,0
.L201:
	.byte	12,11,197,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14170
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_CTV_Bits',0,11,111,16,4,11
	.byte	'CTV',0,2
	.word	628
	.byte	16,0,2,35,0,11
	.byte	'CTC',0,2
	.word	628
	.byte	16,0,2,35,2,0
.L204:
	.byte	12,11,181,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14420
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SCR_Bits',0,11,234,1,16,4,11
	.byte	'PLL',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'EPS',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'BSC',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SSL',0,1
	.word	611
	.byte	6,2,2,35,1,11
	.byte	'FLUS',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'FLUO',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SOL',0,1
	.word	611
	.byte	6,2,2,35,2,11
	.byte	'CRC',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'STA',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'INH',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'GO',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'TPF',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'TSF',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'TOF',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	611
	.byte	2,1,2,35,3,11
	.byte	'TRQ',0,1
	.word	611
	.byte	1,0,2,35,3,0
.L227:
	.byte	12,11,253,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14518
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SDRL_Bits',0,11,164,2,16,4,11
	.byte	'SD0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'SD1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'SD2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SD3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'SD4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'SD5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SD6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SD7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SD8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SD9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SD10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SD11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SD12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SD13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SD14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SD15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SD16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SD17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SD18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SD19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SD20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SD21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SD22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SD23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'SD24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'SD25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'SD26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'SD27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'SD28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SD29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'SD30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'SD31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,141,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14836
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SDRH_Bits',0,11,255,1,16,4,11
	.byte	'SD32',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'SD33',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'SD34',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SD35',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'SD36',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'SD37',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SD38',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SD39',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SD40',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SD41',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SD42',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SD43',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SD44',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SD45',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SD46',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SD47',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SD48',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SD49',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SD50',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SD51',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SD52',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SD53',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SD54',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SD55',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'SD56',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'SD57',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'SD58',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'SD59',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'SD60',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SD61',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'SD62',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'SD63',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,133,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15408
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SSRL_Bits',0,11,208,3,16,4,11
	.byte	'SD0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'SD1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'SD2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SD3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'SD4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'SD5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SD6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SD7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SD8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SD9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SD10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SD11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SD12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SD13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SD14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SD15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SD16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SD17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SD18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SD19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SD20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SD21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SD22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SD23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'SD24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'SD25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'SD26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'SD27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'SD28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SD29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'SD30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'SD31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,197,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15990
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SSRH_Bits',0,11,171,3,16,4,11
	.byte	'SD32',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'SD33',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'SD34',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SD35',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'SD36',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'SD37',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SD38',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SD39',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SD40',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SD41',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SD42',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SD43',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SD44',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SD45',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SD46',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SD47',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SD48',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SD49',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SD50',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SD51',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SD52',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SD53',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SD54',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SD55',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'SD56',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'SD57',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'SD58',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'SD59',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'SD60',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SD61',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'SD62',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'SD63',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,189,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16562
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SORL_Bits',0,11,255,2,16,4,11
	.byte	'SD0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'SD1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'SD2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SD3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'SD4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'SD5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SD6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SD7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SD8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SD9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SD10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SD11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SD12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SD13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SD14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SD15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SD16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SD17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SD18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SD19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SD20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SD21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SD22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SD23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'SD24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'SD25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'SD26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'SD27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'SD28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SD29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'SD30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'SD31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,173,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17144
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_CH_SORH_Bits',0,11,218,2,16,4,11
	.byte	'SD32',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'SD33',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'SD34',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SD35',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'SD36',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'SD37',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SD38',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SD39',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SD40',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SD41',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SD42',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SD43',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SD44',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SD45',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SD46',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SD47',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SD48',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SD49',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SD50',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SD51',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SD52',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SD53',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SD54',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SD55',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'SD56',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'SD57',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'SD58',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'SD59',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'SD60',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SD61',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'SD62',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'SD63',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,165,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17716
	.byte	4,2,35,0,0,15,20
	.word	611
	.byte	16,19,0,10
	.byte	'_Ifx_PSI5_CH',0,11,254,18,25,144,1,13
	.byte	'IOCR',0
	.word	12385
	.byte	4,2,35,0,13
	.byte	'RCRA',0
	.word	12583
	.byte	4,2,35,4,13
	.byte	'RCRB',0
	.word	13060
	.byte	4,2,35,8,13
	.byte	'RCRC',0
	.word	13212
	.byte	4,2,35,12,13
	.byte	'WDT',0
	.word	13359
	.byte	28,2,35,16,13
	.byte	'RSR',0
	.word	13472
	.byte	4,2,35,44,13
	.byte	'SDS',0
	.word	13657
	.byte	24,2,35,48,13
	.byte	'SPTSC',0
	.word	13734
	.byte	4,2,35,72,13
	.byte	'SFTSC',0
	.word	13842
	.byte	4,2,35,76,13
	.byte	'RDRL',0
	.word	13957
	.byte	4,2,35,80,13
	.byte	'RDRH',0
	.word	14130
	.byte	4,2,35,84,13
	.byte	'PGC',0
	.word	14380
	.byte	4,2,35,88,13
	.byte	'CTV',0
	.word	14478
	.byte	4,2,35,92,13
	.byte	'SCR',0
	.word	14796
	.byte	4,2,35,96,13
	.byte	'SDRL',0
	.word	15368
	.byte	4,2,35,100,13
	.byte	'SDRH',0
	.word	15950
	.byte	4,2,35,104,13
	.byte	'SSRL',0
	.word	16522
	.byte	4,2,35,108,13
	.byte	'SSRH',0
	.word	17104
	.byte	4,2,35,112,13
	.byte	'SORL',0
	.word	17676
	.byte	4,2,35,116,13
	.byte	'SORH',0
	.word	18258
	.byte	4,2,35,120,13
	.byte	'reserved_7C',0
	.word	18298
	.byte	20,2,35,124,0,15,192,4
	.word	18307
	.byte	16,3,0,14
	.word	18625
	.byte	15,136,1
	.word	611
	.byte	16,135,1,0,10
	.byte	'_Ifx_PSI5_INTOV_Bits',0,11,182,6,16,4,11
	.byte	'RSI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RDI',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RBI',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TDI',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TBI',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'ERRI',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SDI',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'FWI',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	436
	.byte	24,0,2,35,0,0,12,11,205,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18651
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_INP_Bits',0,11,191,5,16,4,11
	.byte	'RSI',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'RDI',0,1
	.word	611
	.byte	4,0,2,35,0,11
	.byte	'RBI',0,1
	.word	611
	.byte	4,4,2,35,1,11
	.byte	'TDI',0,1
	.word	611
	.byte	4,0,2,35,1,11
	.byte	'TBI',0,1
	.word	611
	.byte	4,4,2,35,2,11
	.byte	'ERRI',0,1
	.word	611
	.byte	4,0,2,35,2,11
	.byte	'SDI',0,1
	.word	611
	.byte	4,4,2,35,3,11
	.byte	'FWI',0,1
	.word	611
	.byte	4,0,2,35,3,0,12,11,165,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18862
	.byte	4,2,35,0,0,15,16
	.word	19009
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_INTSTATA_Bits',0,11,249,6,16,4,11
	.byte	'RSI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RDI',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RBI',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TEI',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NBI',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'MEI',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'CRCI',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'FWI',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RUI',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RMI',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'TPI',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'TPOI',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'TSI',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'TSOI',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'TOI',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TOOI',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NFI',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	628
	.byte	15,0,2,35,2,0,12,11,229,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19058
	.byte	4,2,35,0,0,15,16
	.word	19371
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_INTSTATB_Bits',0,11,144,7,16,4,11
	.byte	'WSI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'WSI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'WSI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'WSI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'WSI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'WSI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SDI0',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SDI1',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SDI2',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SDI3',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SDI4',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SDI5',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SOI0',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SOI1',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SOI2',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SOI3',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SOI4',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SOI5',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SCRI0',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SCRI1',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SCRI2',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SCRI3',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SCRI4',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SCRI5',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0,12,11,237,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19420
	.byte	4,2,35,0,0,15,16
	.word	19864
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_INTSETA_Bits',0,11,196,6,16,4,11
	.byte	'RSI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RDI',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RBI',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TEI',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NBI',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'MEI',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'CRCI',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'FWI',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RUI',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RMI',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'TPI',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'TPOI',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'TSI',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'TSOI',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'TOI',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TOOI',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NFI',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	628
	.byte	15,0,2,35,2,0,12,11,213,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19913
	.byte	4,2,35,0,0,15,16
	.word	20225
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_INTSETB_Bits',0,11,219,6,16,4,11
	.byte	'WSI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'WSI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'WSI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'WSI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'WSI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'WSI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SDI0',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SDI1',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SDI2',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SDI3',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SDI4',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SDI5',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SOI0',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SOI1',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SOI2',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SOI3',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SOI4',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SOI5',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SCRI0',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SCRI1',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SCRI2',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SCRI3',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SCRI4',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SCRI5',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0,12,11,221,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20274
	.byte	4,2,35,0,0,15,16
	.word	20717
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_INTCLRA_Bits',0,11,204,5,16,4,11
	.byte	'RSI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RDI',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RBI',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TEI',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NBI',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'MEI',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'CRCI',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'FWI',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RUI',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RMI',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'TPI',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'TPOI',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'TSI',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'TSOI',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'TOI',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TOOI',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NFI',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	628
	.byte	15,0,2,35,2,0,12,11,173,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20766
	.byte	4,2,35,0,0,15,16
	.word	21078
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_INTCLRB_Bits',0,11,227,5,16,4,11
	.byte	'WSI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'WSI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'WSI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'WSI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'WSI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'WSI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SDI0',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SDI1',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SDI2',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SDI3',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SDI4',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SDI5',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SOI0',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SOI1',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SOI2',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SOI3',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SOI4',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SOI5',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SCRI0',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SCRI1',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SCRI2',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SCRI3',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SCRI4',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SCRI5',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0,12,11,181,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21127
	.byte	4,2,35,0,0,15,16
	.word	21570
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_INTENA_Bits',0,11,129,6,16,4,11
	.byte	'RSI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RDI',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RBI',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TEI',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NBI',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'MEI',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'CRCI',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'FWI',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RUI',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RMI',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'TPI',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'TPOI',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'TSI',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'TSOI',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'TOI',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TOOI',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NFI',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	628
	.byte	15,0,2,35,2,0,12,11,189,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21619
	.byte	4,2,35,0,0,15,16
	.word	21930
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_INTENB_Bits',0,11,152,6,16,4,11
	.byte	'WSI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'WSI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'WSI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'WSI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'WSI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'WSI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'SDI0',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'SDI1',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'SDI2',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'SDI3',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'SDI4',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SDI5',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'SOI0',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'SOI1',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'SOI2',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'SOI3',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SOI4',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SOI5',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SCRI0',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'SCRI1',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SCRI2',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'SCRI3',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'SCRI4',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'SCRI5',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0,12,11,197,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21979
	.byte	4,2,35,0,0,15,16
	.word	22421
	.byte	16,3,0,15,32
	.word	611
	.byte	16,31,0,10
	.byte	'_Ifx_PSI5_OCS_Bits',0,11,145,10,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	611
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	611
	.byte	2,0,2,35,3,0,12,11,213,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22479
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_ACCEN0_Bits',0,11,68,16,4,11
	.byte	'EN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,165,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22640
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_ACCEN1_Bits',0,11,105,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,12,11,173,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23210
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_KRST0_Bits',0,11,174,7,16,4,11
	.byte	'RST',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	436
	.byte	30,0,2,35,0,0,12,11,245,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23300
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_KRST1_Bits',0,11,182,7,16,4,11
	.byte	'RST',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	436
	.byte	31,0,2,35,0,0,12,11,253,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23424
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_KRSTCLR_Bits',0,11,189,7,16,4,11
	.byte	'CLR',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	436
	.byte	31,0,2,35,0,0,12,11,133,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23529
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_RFC_Bits',0,11,164,11,16,4,11
	.byte	'REP',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'WRP',0,1
	.word	611
	.byte	6,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'FWL',0,1
	.word	611
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	628
	.byte	8,3,2,35,2,11
	.byte	'WRAP',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'FRQ',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'FLU',0,1
	.word	611
	.byte	1,0,2,35,3,0
.L223:
	.byte	12,11,141,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23636
	.byte	4,2,35,0,0,15,16
	.word	23821
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RDF_Bits',0,11,155,10,16,4,11
	.byte	'RD',0,4
	.word	436
	.byte	32,0,2,35,0,0,12,11,221,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23870
	.byte	4,2,35,0,0,15,16
	.word	23910
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RSIOV_Bits',0,11,198,12,16,4,11
	.byte	'RSI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RSI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RSI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RSI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RSI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RSI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RSI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RSI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RSI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RSI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RSI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RSI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RSI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RSI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RSI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RSI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RSI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RSI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RSI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RSI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RSI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RSI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RSI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RSI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RSI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RSI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RSI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RSI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RSI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RSI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RSI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RSI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,181,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23959
	.byte	4,2,35,0,0,15,16
	.word	24521
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RMIOV_Bits',0,11,215,11,16,4,11
	.byte	'RMI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RMI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RMI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RMI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RMI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RMI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RMI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RMI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RMI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RMI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RMI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RMI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RMI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RMI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RMI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RMI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RMI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RMI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RMI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RMI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RMI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RMI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RMI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RMI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RMI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RMI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RMI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RMI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RMI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RMI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RMI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RMI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,157,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24570
	.byte	4,2,35,0,0,15,16
	.word	25132
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_NBIOV_Bits',0,11,216,8,16,4,11
	.byte	'NBI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'NBI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'NBI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'NBI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NBI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'NBI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'NBI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'NBI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'NBI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'NBI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'NBI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'NBI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'NBI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'NBI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'NBI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'NBI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NBI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'NBI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'NBI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'NBI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'NBI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'NBI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'NBI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'NBI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'NBI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'NBI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'NBI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'NBI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'NBI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'NBI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'NBI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'NBI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,173,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25181
	.byte	4,2,35,0,0,15,16
	.word	25743
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_TEIOV_Bits',0,11,181,13,16,4,11
	.byte	'TEI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'TEI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'TEI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TEI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TEI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'TEI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'TEI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'TEI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'TEI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'TEI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'TEI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'TEI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'TEI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'TEI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'TEI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TEI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'TEI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'TEI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'TEI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'TEI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'TEI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'TEI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'TEI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'TEI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'TEI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'TEI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'TEI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'TEI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'TEI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'TEI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'TEI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'TEI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,205,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25792
	.byte	4,2,35,0,0,15,16
	.word	26354
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_CRCIOV_Bits',0,11,171,4,16,4,11
	.byte	'CRCI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CRCI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CRCI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'CRCI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'CRCI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'CRCI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'CRCI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'CRCI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'CRCI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'CRCI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'CRCI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'CRCI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'CRCI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'CRCI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'CRCI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'CRCI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'CRCI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'CRCI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'CRCI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'CRCI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'CRCI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'CRCI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'CRCI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'CRCI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'CRCI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'CRCI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'CRCI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'CRCI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'CRCI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'CRCI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'CRCI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'CRCI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,229,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26403
	.byte	4,2,35,0,0,15,16
	.word	26998
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RDIOV_Bits',0,11,198,10,16,4,11
	.byte	'RDI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RDI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RDI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RDI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RDI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RDI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RDI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RDI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RDI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RDI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RDI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RDI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RDI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RDI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RDI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RDI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RDI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RDI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RDI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RDI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RDI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RDI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RDI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RDI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RDI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RDI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RDI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RDI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RDI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RDI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RDI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RDI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,237,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27047
	.byte	4,2,35,0,0,15,16
	.word	27609
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_NFIOV_Bits',0,11,199,9,16,4,11
	.byte	'NFI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'NFI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'NFI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'NFI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NFI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'NFI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'NFI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'NFI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'NFI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'NFI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'NFI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'NFI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'NFI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'NFI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'NFI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'NFI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NFI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'NFI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'NFI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'NFI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'NFI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'NFI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'NFI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'NFI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'NFI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'NFI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'NFI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'NFI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'NFI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'NFI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'NFI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'NFI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,197,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27658
	.byte	4,2,35,0,0,15,16
	.word	28220
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_MEIOV_Bits',0,11,233,7,16,4,11
	.byte	'MEI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'MEI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'MEI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'MEI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'MEI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'MEI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'MEI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'MEI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'MEI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'MEI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'MEI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'MEI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'MEI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'MEI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'MEI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'MEI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'MEI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'MEI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'MEI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'MEI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'MEI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'MEI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'MEI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'MEI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'MEI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'MEI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'MEI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'MEI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'MEI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'MEI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'MEI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'MEI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,149,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28269
	.byte	4,2,35,0,0,15,16
	.word	28831
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RSISET_Bits',0,11,235,12,16,4,11
	.byte	'RSI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RSI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RSI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RSI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RSI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RSI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RSI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RSI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RSI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RSI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RSI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RSI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RSI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RSI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RSI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RSI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RSI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RSI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RSI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RSI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RSI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RSI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RSI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RSI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RSI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RSI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RSI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RSI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RSI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RSI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RSI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RSI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,189,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28880
	.byte	4,2,35,0,0,15,16
	.word	29443
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RMISET_Bits',0,11,252,11,16,4,11
	.byte	'RMI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RMI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RMI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RMI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RMI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RMI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RMI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RMI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RMI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RMI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RMI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RMI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RMI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RMI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RMI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RMI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RMI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RMI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RMI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RMI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RMI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RMI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RMI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RMI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RMI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RMI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RMI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RMI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RMI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RMI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RMI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RMI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,165,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29492
	.byte	4,2,35,0,0,15,16
	.word	30055
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_NBISET_Bits',0,11,253,8,16,4,11
	.byte	'NBI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'NBI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'NBI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'NBI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NBI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'NBI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'NBI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'NBI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'NBI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'NBI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'NBI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'NBI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'NBI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'NBI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'NBI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'NBI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NBI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'NBI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'NBI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'NBI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'NBI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'NBI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'NBI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'NBI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'NBI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'NBI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'NBI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'NBI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'NBI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'NBI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'NBI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'NBI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,181,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30104
	.byte	4,2,35,0,0,15,16
	.word	30667
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_TEISET_Bits',0,11,218,13,16,4,11
	.byte	'TEI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'TEI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'TEI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TEI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TEI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'TEI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'TEI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'TEI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'TEI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'TEI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'TEI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'TEI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'TEI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'TEI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'TEI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TEI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'TEI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'TEI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'TEI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'TEI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'TEI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'TEI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'TEI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'TEI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'TEI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'TEI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'TEI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'TEI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'TEI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'TEI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'TEI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'TEI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,213,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30716
	.byte	4,2,35,0,0,15,16
	.word	31279
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_CRCISET_Bits',0,11,208,4,16,4,11
	.byte	'CRCI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CRCI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CRCI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'CRCI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'CRCI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'CRCI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'CRCI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'CRCI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'CRCI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'CRCI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'CRCI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'CRCI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'CRCI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'CRCI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'CRCI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'CRCI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'CRCI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'CRCI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'CRCI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'CRCI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'CRCI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'CRCI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'CRCI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'CRCI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'CRCI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'CRCI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'CRCI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'CRCI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'CRCI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'CRCI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'CRCI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'CRCI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,237,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31328
	.byte	4,2,35,0,0,15,16
	.word	31924
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RDISET_Bits',0,11,235,10,16,4,11
	.byte	'RDI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RDI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RDI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RDI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RDI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RDI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RDI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RDI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RDI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RDI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RDI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RDI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RDI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RDI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RDI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RDI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RDI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RDI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RDI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RDI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RDI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RDI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RDI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RDI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RDI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RDI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RDI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RDI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RDI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RDI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RDI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RDI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,245,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31973
	.byte	4,2,35,0,0,15,16
	.word	32536
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_NFISET_Bits',0,11,236,9,16,4,11
	.byte	'NFI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'NFI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'NFI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'NFI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NFI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'NFI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'NFI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'NFI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'NFI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'NFI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'NFI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'NFI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'NFI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'NFI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'NFI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'NFI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NFI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'NFI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'NFI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'NFI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'NFI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'NFI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'NFI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'NFI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'NFI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'NFI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'NFI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'NFI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'NFI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'NFI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'NFI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'NFI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,205,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32585
	.byte	4,2,35,0,0,15,16
	.word	33148
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_MEISET_Bits',0,11,142,8,16,4,11
	.byte	'MEI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'MEI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'MEI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'MEI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'MEI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'MEI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'MEI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'MEI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'MEI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'MEI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'MEI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'MEI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'MEI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'MEI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'MEI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'MEI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'MEI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'MEI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'MEI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'MEI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'MEI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'MEI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'MEI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'MEI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'MEI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'MEI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'MEI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'MEI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'MEI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'MEI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'MEI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'MEI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,157,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33197
	.byte	4,2,35,0,0,15,16
	.word	33760
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RSICLR_Bits',0,11,161,12,16,4,11
	.byte	'RSI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RSI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RSI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RSI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RSI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RSI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RSI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RSI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RSI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RSI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RSI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RSI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RSI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RSI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RSI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RSI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RSI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RSI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RSI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RSI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RSI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RSI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RSI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RSI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RSI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RSI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RSI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RSI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RSI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RSI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RSI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RSI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,173,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33809
	.byte	4,2,35,0,0,15,16
	.word	34372
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RMICLR_Bits',0,11,178,11,16,4,11
	.byte	'RMI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RMI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RMI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RMI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RMI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RMI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RMI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RMI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RMI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RMI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RMI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RMI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RMI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RMI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RMI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RMI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RMI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RMI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RMI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RMI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RMI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RMI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RMI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RMI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RMI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RMI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RMI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RMI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RMI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RMI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RMI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RMI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,149,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34421
	.byte	4,2,35,0,0,15,16
	.word	34984
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_NBICLR_Bits',0,11,179,8,16,4,11
	.byte	'NBI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'NBI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'NBI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'NBI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NBI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'NBI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'NBI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'NBI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'NBI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'NBI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'NBI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'NBI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'NBI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'NBI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'NBI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'NBI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NBI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'NBI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'NBI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'NBI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'NBI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'NBI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'NBI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'NBI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'NBI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'NBI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'NBI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'NBI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'NBI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'NBI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'NBI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'NBI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,165,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35033
	.byte	4,2,35,0,0,15,16
	.word	35596
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_TEICLR_Bits',0,11,144,13,16,4,11
	.byte	'TEI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'TEI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'TEI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TEI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TEI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'TEI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'TEI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'TEI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'TEI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'TEI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'TEI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'TEI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'TEI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'TEI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'TEI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'TEI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'TEI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'TEI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'TEI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'TEI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'TEI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'TEI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'TEI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'TEI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'TEI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'TEI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'TEI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'TEI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'TEI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'TEI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'TEI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'TEI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,197,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35645
	.byte	4,2,35,0,0,15,16
	.word	36208
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_CRCICLR_Bits',0,11,134,4,16,4,11
	.byte	'CRCI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CRCI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CRCI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'CRCI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'CRCI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'CRCI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'CRCI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'CRCI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'CRCI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'CRCI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'CRCI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'CRCI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'CRCI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'CRCI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'CRCI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'CRCI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'CRCI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'CRCI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'CRCI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'CRCI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'CRCI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'CRCI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'CRCI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'CRCI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'CRCI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'CRCI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'CRCI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'CRCI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'CRCI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'CRCI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'CRCI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'CRCI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,221,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36257
	.byte	4,2,35,0,0,15,16
	.word	36853
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RDICLR_Bits',0,11,161,10,16,4,11
	.byte	'RDI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RDI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RDI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RDI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RDI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RDI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RDI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RDI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RDI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'RDI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'RDI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'RDI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'RDI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'RDI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'RDI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'RDI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'RDI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'RDI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RDI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RDI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RDI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RDI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RDI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RDI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RDI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'RDI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'RDI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'RDI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'RDI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'RDI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'RDI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RDI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,229,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36902
	.byte	4,2,35,0,0,15,16
	.word	37465
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_NFICLR_Bits',0,11,162,9,16,4,11
	.byte	'NFI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'NFI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'NFI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'NFI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'NFI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'NFI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'NFI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'NFI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'NFI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'NFI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'NFI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'NFI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'NFI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'NFI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'NFI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'NFI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'NFI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'NFI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'NFI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'NFI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'NFI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'NFI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'NFI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'NFI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'NFI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'NFI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'NFI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'NFI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'NFI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'NFI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'NFI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'NFI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,189,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37514
	.byte	4,2,35,0,0,15,16
	.word	38077
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_MEICLR_Bits',0,11,196,7,16,4,11
	.byte	'MEI0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'MEI1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'MEI2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'MEI3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'MEI4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'MEI5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'MEI6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'MEI7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'MEI8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'MEI9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'MEI10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'MEI11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'MEI12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'MEI13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'MEI14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'MEI15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'MEI16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'MEI17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'MEI18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'MEI19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'MEI20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'MEI21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'MEI22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'MEI23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'MEI24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'MEI25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'MEI26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'MEI27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'MEI28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'MEI29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'MEI30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'MEI31',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,141,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38126
	.byte	4,2,35,0,0,15,16
	.word	38689
	.byte	16,3,0,10
	.byte	'_Ifx_PSI5_RDM_L_Bits',0,11,156,11,16,4,11
	.byte	'CRCI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CRC',0,1
	.word	611
	.byte	3,4,2,35,0,11
	.byte	'RD',0,4
	.word	436
	.byte	28,0,2,35,0,0,12,11,133,18,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38738
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_RDM_H_Bits',0,11,144,11,16,4,11
	.byte	'TS',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'SC',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'TEI',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'NBI',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'MEI',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'NFI',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'RMI',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,11,253,17,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38851
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_PSI5_RDM',0,11,164,19,25,8,13
	.byte	'L',0
	.word	38811
	.byte	4,2,35,0,13
	.byte	'H',0
	.word	38982
	.byte	4,2,35,4,0,15,128,2
	.word	39022
	.byte	16,31,0,15,128,8
	.word	39065
	.byte	16,3,0,14
	.word	39075
	.byte	15,128,2
	.word	611
	.byte	16,255,1,0,10
	.byte	'_Ifx_PSI5',0,11,182,19,25,128,22,13
	.byte	'CLC',0
	.word	10422
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	2632
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	10542
	.byte	4,2,35,8,13
	.byte	'FDR',0
	.word	10702
	.byte	4,2,35,12,13
	.byte	'FDRL',0
	.word	10863
	.byte	4,2,35,16,13
	.byte	'FDRH',0
	.word	11024
	.byte	4,2,35,20,13
	.byte	'FDRT',0
	.word	11225
	.byte	4,2,35,24,13
	.byte	'TSRA',0
	.word	11391
	.byte	4,2,35,28,13
	.byte	'TSRB',0
	.word	11557
	.byte	4,2,35,32,13
	.byte	'TSRC',0
	.word	11723
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	2632
	.byte	4,2,35,40,13
	.byte	'GCR',0
	.word	12093
	.byte	4,2,35,44,13
	.byte	'CH',0
	.word	18635
	.byte	192,4,2,35,48,13
	.byte	'reserved_270',0
	.word	18640
	.byte	136,1,3,35,240,4,13
	.byte	'INTOV',0
	.word	18822
	.byte	4,3,35,248,5,13
	.byte	'INP',0
	.word	19049
	.byte	16,3,35,252,5,13
	.byte	'reserved_30C',0
	.word	2632
	.byte	4,3,35,140,6,13
	.byte	'INTSTATA',0
	.word	19411
	.byte	16,3,35,144,6,13
	.byte	'reserved_320',0
	.word	2632
	.byte	4,3,35,160,6,13
	.byte	'INTSTATB',0
	.word	19904
	.byte	16,3,35,164,6,13
	.byte	'reserved_334',0
	.word	2632
	.byte	4,3,35,180,6,13
	.byte	'INTSETA',0
	.word	20265
	.byte	16,3,35,184,6,13
	.byte	'reserved_348',0
	.word	2632
	.byte	4,3,35,200,6,13
	.byte	'INTSETB',0
	.word	20757
	.byte	16,3,35,204,6,13
	.byte	'reserved_35C',0
	.word	2632
	.byte	4,3,35,220,6,13
	.byte	'INTCLRA',0
	.word	21118
	.byte	16,3,35,224,6,13
	.byte	'reserved_370',0
	.word	2632
	.byte	4,3,35,240,6,13
	.byte	'INTCLRB',0
	.word	21610
	.byte	16,3,35,244,6,13
	.byte	'reserved_384',0
	.word	2632
	.byte	4,3,35,132,7,13
	.byte	'INTENA',0
	.word	21970
	.byte	16,3,35,136,7,13
	.byte	'reserved_398',0
	.word	2632
	.byte	4,3,35,152,7,13
	.byte	'INTENB',0
	.word	22461
	.byte	16,3,35,156,7,13
	.byte	'reserved_3AC',0
	.word	22470
	.byte	32,3,35,172,7,13
	.byte	'OCS',0
	.word	22600
	.byte	4,3,35,204,7,13
	.byte	'ACCEN0',0
	.word	23170
	.byte	4,3,35,208,7,13
	.byte	'ACCEN1',0
	.word	23260
	.byte	4,3,35,212,7,13
	.byte	'KRST0',0
	.word	23384
	.byte	4,3,35,216,7,13
	.byte	'KRST1',0
	.word	23489
	.byte	4,3,35,220,7,13
	.byte	'KRSTCLR',0
	.word	23596
	.byte	4,3,35,224,7,13
	.byte	'RFC',0
	.word	23861
	.byte	16,3,35,228,7,13
	.byte	'reserved_3F4',0
	.word	2632
	.byte	4,3,35,244,7,13
	.byte	'RDF',0
	.word	23950
	.byte	16,3,35,248,7,13
	.byte	'reserved_408',0
	.word	2632
	.byte	4,3,35,136,8,13
	.byte	'RSIOV',0
	.word	24561
	.byte	16,3,35,140,8,13
	.byte	'reserved_41C',0
	.word	2632
	.byte	4,3,35,156,8,13
	.byte	'RMIOV',0
	.word	25172
	.byte	16,3,35,160,8,13
	.byte	'reserved_430',0
	.word	2632
	.byte	4,3,35,176,8,13
	.byte	'NBIOV',0
	.word	25783
	.byte	16,3,35,180,8,13
	.byte	'reserved_444',0
	.word	2632
	.byte	4,3,35,196,8,13
	.byte	'TEIOV',0
	.word	26394
	.byte	16,3,35,200,8,13
	.byte	'reserved_458',0
	.word	2632
	.byte	4,3,35,216,8,13
	.byte	'CRCIOV',0
	.word	27038
	.byte	16,3,35,220,8,13
	.byte	'reserved_46C',0
	.word	2632
	.byte	4,3,35,236,8,13
	.byte	'RDIOV',0
	.word	27649
	.byte	16,3,35,240,8,13
	.byte	'reserved_480',0
	.word	2632
	.byte	4,3,35,128,9,13
	.byte	'NFIOV',0
	.word	28260
	.byte	16,3,35,132,9,13
	.byte	'reserved_494',0
	.word	2632
	.byte	4,3,35,148,9,13
	.byte	'MEIOV',0
	.word	28871
	.byte	16,3,35,152,9,13
	.byte	'reserved_4A8',0
	.word	2632
	.byte	4,3,35,168,9,13
	.byte	'RSISET',0
	.word	29483
	.byte	16,3,35,172,9,13
	.byte	'reserved_4BC',0
	.word	2632
	.byte	4,3,35,188,9,13
	.byte	'RMISET',0
	.word	30095
	.byte	16,3,35,192,9,13
	.byte	'reserved_4D0',0
	.word	2632
	.byte	4,3,35,208,9,13
	.byte	'NBISET',0
	.word	30707
	.byte	16,3,35,212,9,13
	.byte	'reserved_4E4',0
	.word	2632
	.byte	4,3,35,228,9,13
	.byte	'TEISET',0
	.word	31319
	.byte	16,3,35,232,9,13
	.byte	'reserved_4F8',0
	.word	2632
	.byte	4,3,35,248,9,13
	.byte	'CRCISET',0
	.word	31964
	.byte	16,3,35,252,9,13
	.byte	'reserved_50C',0
	.word	2632
	.byte	4,3,35,140,10,13
	.byte	'RDISET',0
	.word	32576
	.byte	16,3,35,144,10,13
	.byte	'reserved_520',0
	.word	2632
	.byte	4,3,35,160,10,13
	.byte	'NFISET',0
	.word	33188
	.byte	16,3,35,164,10,13
	.byte	'reserved_534',0
	.word	2632
	.byte	4,3,35,180,10,13
	.byte	'MEISET',0
	.word	33800
	.byte	16,3,35,184,10,13
	.byte	'reserved_548',0
	.word	2632
	.byte	4,3,35,200,10,13
	.byte	'RSICLR',0
	.word	34412
	.byte	16,3,35,204,10,13
	.byte	'reserved_55C',0
	.word	2632
	.byte	4,3,35,220,10,13
	.byte	'RMICLR',0
	.word	35024
	.byte	16,3,35,224,10,13
	.byte	'reserved_570',0
	.word	2632
	.byte	4,3,35,240,10,13
	.byte	'NBICLR',0
	.word	35636
	.byte	16,3,35,244,10,13
	.byte	'reserved_584',0
	.word	2632
	.byte	4,3,35,132,11,13
	.byte	'TEICLR',0
	.word	36248
	.byte	16,3,35,136,11,13
	.byte	'reserved_598',0
	.word	2632
	.byte	4,3,35,152,11,13
	.byte	'CRCICLR',0
	.word	36893
	.byte	16,3,35,156,11,13
	.byte	'reserved_5AC',0
	.word	2632
	.byte	4,3,35,172,11,13
	.byte	'RDICLR',0
	.word	37505
	.byte	16,3,35,176,11,13
	.byte	'reserved_5C0',0
	.word	2632
	.byte	4,3,35,192,11,13
	.byte	'NFICLR',0
	.word	38117
	.byte	16,3,35,196,11,13
	.byte	'reserved_5D4',0
	.word	2632
	.byte	4,3,35,212,11,13
	.byte	'MEICLR',0
	.word	38729
	.byte	16,3,35,216,11,13
	.byte	'reserved_5E8',0
	.word	3823
	.byte	24,3,35,232,11,13
	.byte	'RDM',0
	.word	39085
	.byte	128,8,3,35,128,12,13
	.byte	'reserved_A00',0
	.word	39090
	.byte	128,2,3,35,128,20,0,14
	.word	39101
.L168:
	.byte	3
	.word	40879
	.byte	17,12,90,9,1,18
	.byte	'IfxPsi5_ChannelId_none',0,127,18
	.byte	'IfxPsi5_ChannelId_0',0,0,18
	.byte	'IfxPsi5_ChannelId_1',0,1,18
	.byte	'IfxPsi5_ChannelId_2',0,2,18
	.byte	'IfxPsi5_ChannelId_3',0,3,0,19,5,246,1,9,8,13
	.byte	'port',0
	.word	9122
	.byte	4,2,35,0,13
	.byte	'pinIndex',0
	.word	611
	.byte	1,2,35,4,0,17,13,127,9,1,18
	.byte	'Ifx_RxSel_a',0,0,18
	.byte	'Ifx_RxSel_b',0,1,18
	.byte	'Ifx_RxSel_c',0,2,18
	.byte	'Ifx_RxSel_d',0,3,18
	.byte	'Ifx_RxSel_e',0,4,18
	.byte	'Ifx_RxSel_f',0,5,18
	.byte	'Ifx_RxSel_g',0,6,18
	.byte	'Ifx_RxSel_h',0,7,0,19,10,56,15,20,13
	.byte	'module',0
	.word	40884
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	40889
	.byte	1,2,35,4,13
	.byte	'pin',0
	.word	41008
	.byte	8,2,35,8,13
	.byte	'select',0
	.word	41047
	.byte	1,2,35,16,0,20
	.word	41165
.L237:
	.byte	3
	.word	41235
	.byte	17,5,151,1,9,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,18
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,18
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,18
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,18
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed1',0,12,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed2',0,13,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed3',0,14,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed4',0,15,0
.L239:
	.byte	4
	.byte	'IfxPsi5_initRxPin',0,3,9,196,5,17,1,1
.L242:
	.byte	5
	.byte	'rx',0,9,196,5,56
	.word	41240
.L244:
	.byte	5
	.byte	'inputMode',0,9,196,5,78
	.word	9127
.L246:
	.byte	5
	.byte	'padDriver',0,9,196,5,107
	.word	41245
.L248:
	.byte	21
.L261:
	.byte	6,6,6,0,0,19,10,65,15,20,13
	.byte	'module',0
	.word	40884
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	40889
	.byte	1,2,35,4,13
	.byte	'pin',0
	.word	41008
	.byte	8,2,35,8,13
	.byte	'select',0
	.word	9428
	.byte	1,2,35,16,0,20
	.word	41750
.L271:
	.byte	3
	.word	41820
.L273:
	.byte	4
	.byte	'IfxPsi5_initTxPin',0,3,9,209,5,17,1,1
.L276:
	.byte	5
	.byte	'tx',0,9,209,5,57
	.word	41825
.L278:
	.byte	5
	.byte	'outputMode',0,9,209,5,80
	.word	9332
.L280:
	.byte	5
	.byte	'padDriver',0,9,209,5,110
	.word	41245
.L282:
	.byte	21,6,0,0,14
	.word	18307
.L198:
	.byte	3
	.word	41911
	.byte	17,9,77,9,1,18
	.byte	'IfxPsi5_AlternateInput_0',0,0,18
	.byte	'IfxPsi5_AlternateInput_1',0,1,18
	.byte	'IfxPsi5_AlternateInput_2',0,2,18
	.byte	'IfxPsi5_AlternateInput_3',0,3,0
.L263:
	.byte	4
	.byte	'IfxPsi5_setRxInput',0,3,9,228,5,17,1,1
.L265:
	.byte	5
	.byte	'psi5Ch',0,9,228,5,49
	.word	41916
.L267:
	.byte	5
	.byte	'alternateInput',0,9,228,5,80
	.word	41921
.L269:
	.byte	6,0,17,15,161,1,9,1,18
	.byte	'IfxCpu_ResourceCpu_0',0,0,18
	.byte	'IfxCpu_ResourceCpu_1',0,1,18
	.byte	'IfxCpu_ResourceCpu_2',0,2,18
	.byte	'IfxCpu_ResourceCpu_3',0,3,18
	.byte	'IfxCpu_ResourceCpu_4',0,4,18
	.byte	'IfxCpu_ResourceCpu_5',0,5,18
	.byte	'IfxCpu_ResourceCpu_none',0,6,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,14,235,6,31
	.word	42104
	.byte	1,1,6,0,8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,14,233,5,20
	.word	611
	.byte	1,1,6,0
.L184:
	.byte	7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,14,255,6,19
	.word	42351
	.byte	1,1,5
	.byte	'address',0,14,255,6,55
	.word	628
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,14,156,7,20
	.word	611
	.byte	1,1,5
	.byte	'address',0,14,156,7,70
	.word	628
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,14,138,9,17,1,1,5
	.byte	'address',0,14,138,9,56
	.word	42351
	.byte	5
	.byte	'count',0,14,138,9,72
	.word	42351
	.byte	21,6,0,0,4
	.byte	'IfxScuCcu_wait',0,3,16,157,14,17,1,1,5
	.byte	'timeSec',0,16,157,14,40
	.word	232
	.byte	21,6,0,0,8
	.byte	'IfxScuCcu_getStmFrequency',0,3,16,188,13,20
	.word	232
	.byte	1,1,6,0,20
	.word	452
	.byte	22
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,23
	.word	42666
	.byte	0,14
	.word	436
	.byte	3
	.word	436
	.byte	24
	.byte	'__cmpswapw',0
	.word	42708
	.byte	1,1,1,1,25
	.byte	'p',0
	.word	42713
	.byte	25
	.byte	'value',0
	.word	436
	.byte	25
	.byte	'compare',0
	.word	436
	.byte	0,26
	.word	180
	.byte	27
	.word	206
	.byte	6,0,26
	.word	241
	.byte	27
	.word	273
	.byte	6,0,26
	.word	286
	.byte	6,0,26
	.word	355
	.byte	27
	.word	374
	.byte	6,0,26
	.word	390
	.byte	27
	.word	405
	.byte	27
	.word	419
	.byte	6,0,26
	.word	1220
	.byte	27
	.word	1260
	.byte	27
	.word	1278
	.byte	6,0,26
	.word	1298
	.byte	27
	.word	1341
	.byte	6,0,26
	.word	1361
	.byte	27
	.word	1399
	.byte	27
	.word	1417
	.byte	6,0,26
	.word	1437
	.byte	27
	.word	1478
	.byte	6,0,28
	.byte	'IfxScuWdt_clearCpuEndinit',0,3,237,1,17,1,1,1,1,5
	.byte	'password',0,3,237,1,50
	.word	628
	.byte	0,28
	.byte	'IfxScuWdt_clearSafetyEndinit',0,3,147,2,17,1,1,1,1,5
	.byte	'password',0,3,147,2,53
	.word	628
	.byte	0,28
	.byte	'IfxScuWdt_setCpuEndinit',0,3,157,2,17,1,1,1,1,5
	.byte	'password',0,3,157,2,48
	.word	628
	.byte	0,28
	.byte	'IfxScuWdt_setSafetyEndinit',0,3,187,2,17,1,1,1,1,5
	.byte	'password',0,3,187,2,51
	.word	628
	.byte	0,26
	.word	1498
	.byte	27
	.word	1549
	.byte	6,0,26
	.word	1569
	.byte	6,0,29
	.byte	'IfxScuWdt_getCpuWatchdogPassword',0,3,215,3,19
	.word	628
	.byte	1,1,1,1,26
	.word	9252
	.byte	27
	.word	9284
	.byte	27
	.word	9298
	.byte	27
	.word	9316
	.byte	6,0,26
	.word	9645
	.byte	27
	.word	9678
	.byte	27
	.word	9692
	.byte	27
	.word	9710
	.byte	27
	.word	9724
	.byte	6,0,26
	.word	9844
	.byte	27
	.word	9872
	.byte	27
	.word	9886
	.byte	27
	.word	9904
	.byte	6,0,17,5,101,9,1,18
	.byte	'IfxPort_Mode_inputNoPullDevice',0,0,18
	.byte	'IfxPort_Mode_inputPullDown',0,8,18
	.byte	'IfxPort_Mode_inputPullUp',0,16,18
	.byte	'IfxPort_Mode_outputPushPullGeneral',0,128,1,18
	.byte	'IfxPort_Mode_outputPushPullAlt1',0,136,1,18
	.byte	'IfxPort_Mode_outputPushPullAlt2',0,144,1,18
	.byte	'IfxPort_Mode_outputPushPullAlt3',0,152,1,18
	.byte	'IfxPort_Mode_outputPushPullAlt4',0,160,1,18
	.byte	'IfxPort_Mode_outputPushPullAlt5',0,168,1,18
	.byte	'IfxPort_Mode_outputPushPullAlt6',0,176,1,18
	.byte	'IfxPort_Mode_outputPushPullAlt7',0,184,1,18
	.byte	'IfxPort_Mode_outputOpenDrainGeneral',0,192,1,18
	.byte	'IfxPort_Mode_outputOpenDrainAlt1',0,200,1,18
	.byte	'IfxPort_Mode_outputOpenDrainAlt2',0,208,1,18
	.byte	'IfxPort_Mode_outputOpenDrainAlt3',0,216,1,18
	.byte	'IfxPort_Mode_outputOpenDrainAlt4',0,224,1,18
	.byte	'IfxPort_Mode_outputOpenDrainAlt5',0,232,1,18
	.byte	'IfxPort_Mode_outputOpenDrainAlt6',0,240,1,18
	.byte	'IfxPort_Mode_outputOpenDrainAlt7',0,248,1,0,28
	.byte	'IfxPort_setPinMode',0,5,183,3,17,1,1,1,1,5
	.byte	'port',0,5,183,3,43
	.word	9122
	.byte	5
	.byte	'pinIndex',0,5,183,3,55
	.word	611
	.byte	5
	.byte	'mode',0,5,183,3,78
	.word	43242
	.byte	0,28
	.byte	'IfxPort_setPinPadDriver',0,5,207,3,17,1,1,1,1,5
	.byte	'port',0,5,207,3,48
	.word	9122
	.byte	5
	.byte	'pinIndex',0,5,207,3,60
	.word	611
	.byte	5
	.byte	'padDriver',0,5,207,3,88
	.word	41245
	.byte	0,26
	.word	10261
	.byte	27
	.word	10289
	.byte	6,0,26
	.word	41668
	.byte	27
	.word	41694
	.byte	27
	.word	41706
	.byte	27
	.word	41725
	.byte	21,21,30
	.word	42035
	.byte	27
	.word	42062
	.byte	27
	.word	42078
	.byte	31
	.word	42102
	.byte	0,0,30
	.word	9252
	.byte	27
	.word	9284
	.byte	27
	.word	9298
	.byte	27
	.word	9316
	.byte	31
	.word	9330
	.byte	0,6,6,0,0,26
	.word	41830
	.byte	27
	.word	41856
	.byte	27
	.word	41868
	.byte	27
	.word	41888
	.byte	21,30
	.word	9645
	.byte	27
	.word	9678
	.byte	27
	.word	9692
	.byte	27
	.word	9710
	.byte	27
	.word	9724
	.byte	31
	.word	9739
	.byte	0,6,0,0,26
	.word	42035
	.byte	27
	.word	42062
	.byte	27
	.word	42078
	.byte	6,0,26
	.word	42275
	.byte	6,0,26
	.word	42309
	.byte	6,0,26
	.word	42372
	.byte	27
	.word	42413
	.byte	6,0,26
	.word	42432
	.byte	27
	.word	42487
	.byte	6,0,26
	.word	42506
	.byte	27
	.word	42546
	.byte	27
	.word	42563
	.byte	21,6,0,0,26
	.word	42582
	.byte	27
	.word	42605
	.byte	21,30
	.word	42626
	.byte	31
	.word	42664
	.byte	0,6,0,0,26
	.word	42626
	.byte	6,0,29
	.byte	'IfxScuCcu_getSpbFrequency',0,16,144,7,20
	.word	232
	.byte	1,1,1,1,19,17,163,1,9,4,13
	.byte	'psi5',0
	.word	40884
	.byte	4,2,35,0,0
.L165:
	.byte	3
	.word	44357
.L327:
	.byte	17,9,135,1,9,1,18
	.byte	'IfxPsi5_DividerMode_spb',0,0,18
	.byte	'IfxPsi5_DividerMode_normal',0,1,18
	.byte	'IfxPsi5_DividerMode_fractional',0,2,18
	.byte	'IfxPsi5_DividerMode_off',0,3,0
.L329:
	.byte	17,9,103,9,1,18
	.byte	'IfxPsi5_ClockType_fracDiv',0,0,18
	.byte	'IfxPsi5_ClockType_slowClock_125',0,1,18
	.byte	'IfxPsi5_ClockType_fastClock_189',0,2,18
	.byte	'IfxPsi5_ClockType_timeStamp',0,3,0,19,17,178,1,9,6,13
	.byte	'frequency',0
	.word	42351
	.byte	4,2,35,0,13
	.byte	'mode',0
	.word	44383
	.byte	1,2,35,4,13
	.byte	'type',0
	.word	44504
	.byte	1,2,35,5,0,17,9,157,2,9,1,18
	.byte	'IfxPsi5_Trigger_0',0,0,18
	.byte	'IfxPsi5_Trigger_1',0,1,18
	.byte	'IfxPsi5_Trigger_2',0,2,18
	.byte	'IfxPsi5_Trigger_3',0,3,18
	.byte	'IfxPsi5_Trigger_4',0,4,18
	.byte	'IfxPsi5_Trigger_5',0,5,0,17,9,140,2,9,1,18
	.byte	'IfxPsi5_TimeBase_internal',0,0,18
	.byte	'IfxPsi5_TimeBase_external',0,1,0,19,17,141,2,9,2,13
	.byte	'externalTimeBaseSelect',0
	.word	44690
	.byte	1,2,35,0,13
	.byte	'timeBaseSelect',0
	.word	44817
	.byte	1,2,35,1,0,19,17,202,2,9,36,13
	.byte	'psi5',0
	.word	40884
	.byte	4,2,35,0,13
	.byte	'fracDiv',0
	.word	44636
	.byte	6,2,35,4,13
	.byte	'slowClock',0
	.word	44636
	.byte	6,2,35,10,13
	.byte	'fastClock',0
	.word	44636
	.byte	6,2,35,16,13
	.byte	'timestampClock',0
	.word	44636
	.byte	6,2,35,22,13
	.byte	'timestampCounterA',0
	.word	44880
	.byte	2,2,35,28,13
	.byte	'timestampCounterB',0
	.word	44880
	.byte	2,2,35,30,13
	.byte	'timestampCounterC',0
	.word	44880
	.byte	2,2,35,32,0,20
	.word	44943
.L173:
	.byte	3
	.word	45124
.L181:
	.byte	3
	.word	44943
	.byte	19,17,178,2,9,12,13
	.byte	'module',0
	.word	44378
	.byte	4,2,35,0,13
	.byte	'channel',0
	.word	41916
	.byte	4,2,35,4,13
	.byte	'channelId',0
	.word	40889
	.byte	1,2,35,8,0
.L190:
	.byte	3
	.word	45139
	.byte	20
	.word	44357
	.byte	3
	.word	45203
	.byte	15,28
	.word	42351
	.byte	16,6,0,17,9,183,2,9,1,18
	.byte	'IfxPsi5_TriggerType_periodic',0,0,18
	.byte	'IfxPsi5_TriggerType_external',0,1,18
	.byte	'IfxPsi5_TriggerType_bypass',0,2,0,19,17,223,1,9,16,13
	.byte	'pulseLength',0
	.word	42351
	.byte	4,2,35,0,13
	.byte	'delayLength',0
	.word	42351
	.byte	4,2,35,4,13
	.byte	'timeBaseSelect',0
	.word	44817
	.byte	1,2,35,8,13
	.byte	'externalTimeBaseSelect',0
	.word	44690
	.byte	1,2,35,9,13
	.byte	'periodicOrExternalOrBypass',0
	.word	45222
	.byte	1,2,35,10,13
	.byte	'externalTriggerSelect',0
	.word	44690
	.byte	1,2,35,11,13
	.byte	'blankoutTime',0
	.word	42351
	.byte	4,2,35,12,0,19,17,170,1,9,8,13
	.byte	'channelTriggerValue',0
	.word	42351
	.byte	4,2,35,0,13
	.byte	'channelTriggerCounter',0
	.word	42351
	.byte	4,2,35,4,0,15,24
	.word	42351
	.byte	16,5,0,17,9,192,2,9,1,18
	.byte	'IfxPsi5_Verbose_off',0,0,18
	.byte	'IfxPsi5_Verbose_on',0,1,0,17,9,222,1,9,1,18
	.byte	'IfxPsi5_MessagingBits_absent',0,0,18
	.byte	'IfxPsi5_MessagingBits_present',0,1,0,15,6
	.word	45640
	.byte	16,5,0,17,9,95,9,1,18
	.byte	'IfxPsi5_CRCorParity_parity',0,0,18
	.byte	'IfxPsi5_CRCorParity_crc',0,1,0,15,6
	.word	45719
	.byte	16,5,0,17,9,145,1,9,1,18
	.byte	'IfxPsi5_FrameExpectation_notExpected',0,0,18
	.byte	'IfxPsi5_FrameExpectation_expected',0,1,0,15,6
	.word	45789
	.byte	16,5,0,15,6
	.word	45590
	.byte	16,5,0,17,9,87,9,1,18
	.byte	'IfxPsi5_BaudRate_125',0,0,18
	.byte	'IfxPsi5_BaudRate_189',0,1,0,17,9,148,2,9,1,18
	.byte	'IfxPsi5_TimestampRegister_a',0,0,18
	.byte	'IfxPsi5_TimestampRegister_b',0,1,18
	.byte	'IfxPsi5_TimestampRegister_c',0,2,0,17,9,230,1,9,1,18
	.byte	'IfxPsi5_ReceiveDataRegisterTimestamp_pulse',0,0,18
	.byte	'IfxPsi5_ReceiveDataRegisterTimestamp_frame',0,1,0,19,17,251,1,9,60,13
	.byte	'asynchronousModeSelected',0
	.word	611
	.byte	1,2,35,0,13
	.byte	'fifoWarningLevel',0
	.word	42351
	.byte	4,2,35,2,13
	.byte	'payloadLength',0
	.word	45581
	.byte	24,2,35,6,13
	.byte	'verboseForAsynchronousMode',0
	.word	45590
	.byte	1,2,35,30,13
	.byte	'messagingBitsPresence',0
	.word	45710
	.byte	6,2,35,31,13
	.byte	'crcOrParity',0
	.word	45780
	.byte	6,2,35,37,13
	.byte	'frameExpectation',0
	.word	45871
	.byte	6,2,35,43,13
	.byte	'verbose',0
	.word	45880
	.byte	6,2,35,49,13
	.byte	'baudrateSelect',0
	.word	45889
	.byte	1,2,35,55,13
	.byte	'pulseTimestampSelect',0
	.word	45941
	.byte	1,2,35,56,13
	.byte	'frameTimestampSelect',0
	.word	45941
	.byte	1,2,35,57,13
	.byte	'receiveDataRegisterTimestamp',0
	.word	46038
	.byte	1,2,35,58,0,19,17,149,2,9,20,13
	.byte	'enhancedProtocolSelected',0
	.word	611
	.byte	1,2,35,0,13
	.byte	'bitStuffingEnabled',0
	.word	611
	.byte	1,2,35,1,13
	.byte	'crcGenerationEnabled',0
	.word	611
	.byte	1,2,35,2,13
	.byte	'startSequenceGenerationEnabled',0
	.word	611
	.byte	1,2,35,3,13
	.byte	'inhibitingAutomaticTransferEnabled',0
	.word	611
	.byte	1,2,35,4,13
	.byte	'payloadLength',0
	.word	42351
	.byte	4,2,35,6,13
	.byte	'ssrPayloadLength',0
	.word	42351
	.byte	4,2,35,10,13
	.byte	'sorPayloadLength',0
	.word	42351
	.byte	4,2,35,14,0,17,9,113,9,1,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_0',0,0,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_1',0,1,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_2',0,2,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_3',0,3,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_4',0,4,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_5',0,5,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_6',0,6,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_7',0,7,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_8',0,8,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_9',0,9,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_10',0,10,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_11',0,11,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_12',0,12,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_13',0,13,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_14',0,14,18
	.byte	'IfxPsi5_DigitalInputFilterDepth_15',0,15,0,19,17,203,1,9,4,13
	.byte	'outputInverterEnabled',0
	.word	611
	.byte	1,2,35,0,13
	.byte	'inputInverterEnabled',0
	.word	611
	.byte	1,2,35,1,13
	.byte	'digitalInputFilterDepth',0
	.word	46736
	.byte	1,2,35,2,0,19,17,165,2,9,16,13
	.byte	'in',0
	.word	41240
	.byte	4,2,35,0,13
	.byte	'inMode',0
	.word	9127
	.byte	1,2,35,4,13
	.byte	'out',0
	.word	41825
	.byte	4,2,35,8,13
	.byte	'outMode',0
	.word	9332
	.byte	1,2,35,12,13
	.byte	'pinDriver',0
	.word	41245
	.byte	1,2,35,13,0,20
	.word	47425
.L234:
	.byte	3
	.word	47509
	.byte	19,17,187,2,9,148,1,13
	.byte	'module',0
	.word	45208
	.byte	4,2,35,0,13
	.byte	'watchdogTimerLimit',0
	.word	45213
	.byte	28,2,35,4,13
	.byte	'channelId',0
	.word	40889
	.byte	1,2,35,32,13
	.byte	'pulseGeneration',0
	.word	45320
	.byte	16,2,35,36,13
	.byte	'channelTrigger',0
	.word	45514
	.byte	8,2,35,52,13
	.byte	'receiveControl',0
	.word	46135
	.byte	60,2,35,60,13
	.byte	'sendControl',0
	.word	46478
	.byte	20,2,35,120,13
	.byte	'inputOutputControl',0
	.word	47324
	.byte	4,3,35,140,1,13
	.byte	'pinsConfig',0
	.word	47514
	.byte	4,3,35,144,1,0,20
	.word	47519
.L192:
	.byte	3
	.word	47734
.L298:
	.byte	3
	.word	47519
	.byte	19,17,236,1,9,8,13
	.byte	'lowWord',0
	.word	42351
	.byte	4,2,35,0,13
	.byte	'highWord',0
	.word	42351
	.byte	4,2,35,4,0,19,17,187,1,9,8,11
	.byte	'crcError',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'crc',0,1
	.word	611
	.byte	3,4,2,35,0,11
	.byte	'readData',0,4
	.word	42351
	.byte	28,0,2,35,0,11
	.byte	'timestamp',0,4
	.word	42351
	.byte	24,8,2,35,4,11
	.byte	'slotCounter',0,1
	.word	611
	.byte	3,5,2,35,7,11
	.byte	'timeslotError',0,1
	.word	611
	.byte	1,4,2,35,7,11
	.byte	'numberOfBitsError',0,1
	.word	611
	.byte	1,3,2,35,7,11
	.byte	'messagingBitsError',0,1
	.word	611
	.byte	1,2,2,35,7,11
	.byte	'noFrameReceivedError',0,1
	.word	611
	.byte	1,1,2,35,7,11
	.byte	'receiveMemoryOverflowError',0,1
	.word	611
	.byte	1,0,2,35,7,0,12,17,216,2,9,8,13
	.byte	'rdm',0
	.word	47749
	.byte	8,2,35,0,13
	.byte	'frame',0
	.word	47791
	.byte	8,2,35,0,0
.L303:
	.byte	3
	.word	48051
.L308:
	.byte	17,9,247,1,9,1,18
	.byte	'IfxPsi5_Slot_0',0,0,18
	.byte	'IfxPsi5_Slot_1',0,1,18
	.byte	'IfxPsi5_Slot_2',0,2,18
	.byte	'IfxPsi5_Slot_3',0,3,18
	.byte	'IfxPsi5_Slot_4',0,4,18
	.byte	'IfxPsi5_Slot_5',0,5,0,19,17,244,1,9,4,13
	.byte	'value',0
	.word	42351
	.byte	4,2,35,0,0,19,17,212,1,9,4,11
	.byte	'serialData',0,2
	.word	628
	.byte	16,0,2,35,0,11
	.byte	'messageId',0,1
	.word	611
	.byte	8,0,2,35,2,11
	.byte	'crc',0,1
	.word	611
	.byte	6,2,2,35,3,11
	.byte	'serialMessageCRCFailedError',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'configuration',0,1
	.word	611
	.byte	1,0,2,35,3,0,12,17,224,2,9,4,13
	.byte	'rds',0
	.word	48200
	.byte	4,2,35,0,13
	.byte	'message',0
	.word	48222
	.byte	4,2,35,0,0
.L310:
	.byte	3
	.word	48351
	.byte	20
	.word	44636
.L322:
	.byte	3
	.word	48393
	.byte	7
	.byte	'short int',0,2,5,32
	.byte	'__wchar_t',0,18,1,1
	.word	48403
	.byte	32
	.byte	'__size_t',0,18,1,1
	.word	436
	.byte	32
	.byte	'__ptrdiff_t',0,18,1,1
	.word	452
	.byte	33,1,3
	.word	48471
	.byte	32
	.byte	'__codeptr',0,18,1,1
	.word	48473
	.byte	32
	.byte	'IfxPsi5_ChannelId',0,12,97,3
	.word	40889
	.byte	32
	.byte	'Ifx_UReg_8Bit',0,19,96,24
	.word	611
	.byte	32
	.byte	'Ifx_UReg_32Bit',0,19,98,24
	.word	436
	.byte	32
	.byte	'Ifx_SReg_32Bit',0,19,101,24
	.word	452
	.byte	32
	.byte	'Ifx_PSI5_ACCEN0_Bits',0,11,102,3
	.word	22640
	.byte	32
	.byte	'Ifx_PSI5_ACCEN1_Bits',0,11,108,3
	.word	23210
	.byte	32
	.byte	'Ifx_PSI5_CH_CTV_Bits',0,11,115,3
	.word	14420
	.byte	32
	.byte	'Ifx_PSI5_CH_IOCR_Bits',0,11,133,1,3
	.word	12133
	.byte	32
	.byte	'Ifx_PSI5_CH_PGC_Bits',0,11,149,1,3
	.word	14170
	.byte	32
	.byte	'Ifx_PSI5_CH_RCRA_Bits',0,11,162,1,3
	.word	12425
	.byte	32
	.byte	'Ifx_PSI5_CH_RCRB_Bits',0,11,192,1,3
	.word	12623
	.byte	32
	.byte	'Ifx_PSI5_CH_RCRC_Bits',0,11,202,1,3
	.word	13100
	.byte	32
	.byte	'Ifx_PSI5_CH_RDRH_Bits',0,11,214,1,3
	.word	13997
	.byte	32
	.byte	'Ifx_PSI5_CH_RDRL_Bits',0,11,222,1,3
	.word	13882
	.byte	32
	.byte	'Ifx_PSI5_CH_RSR_Bits',0,11,231,1,3
	.word	13368
	.byte	32
	.byte	'Ifx_PSI5_CH_SCR_Bits',0,11,252,1,3
	.word	14518
	.byte	32
	.byte	'Ifx_PSI5_CH_SDRH_Bits',0,11,161,2,3
	.word	15408
	.byte	32
	.byte	'Ifx_PSI5_CH_SDRL_Bits',0,11,198,2,3
	.word	14836
	.byte	32
	.byte	'Ifx_PSI5_CH_SDS_Bits',0,11,208,2,3
	.word	13512
	.byte	32
	.byte	'Ifx_PSI5_CH_SFTSC_Bits',0,11,215,2,3
	.word	13774
	.byte	32
	.byte	'Ifx_PSI5_CH_SORH_Bits',0,11,252,2,3
	.word	17716
	.byte	32
	.byte	'Ifx_PSI5_CH_SORL_Bits',0,11,161,3,3
	.word	17144
	.byte	32
	.byte	'Ifx_PSI5_CH_SPTSC_Bits',0,11,168,3,3
	.word	13666
	.byte	32
	.byte	'Ifx_PSI5_CH_SSRH_Bits',0,11,205,3,3
	.word	16562
	.byte	32
	.byte	'Ifx_PSI5_CH_SSRL_Bits',0,11,242,3,3
	.word	15990
	.byte	32
	.byte	'Ifx_PSI5_CH_WDT_Bits',0,11,249,3,3
	.word	13252
	.byte	32
	.byte	'Ifx_PSI5_CLC_Bits',0,11,131,4,3
	.word	10304
	.byte	32
	.byte	'Ifx_PSI5_CRCICLR_Bits',0,11,168,4,3
	.word	36257
	.byte	32
	.byte	'Ifx_PSI5_CRCIOV_Bits',0,11,205,4,3
	.word	26403
	.byte	32
	.byte	'Ifx_PSI5_CRCISET_Bits',0,11,242,4,3
	.word	31328
	.byte	32
	.byte	'Ifx_PSI5_FDR_Bits',0,11,252,4,3
	.word	10582
	.byte	32
	.byte	'Ifx_PSI5_FDRH_Bits',0,11,134,5,3
	.word	10903
	.byte	32
	.byte	'Ifx_PSI5_FDRL_Bits',0,11,144,5,3
	.word	10742
	.byte	32
	.byte	'Ifx_PSI5_FDRT_Bits',0,11,157,5,3
	.word	11064
	.byte	32
	.byte	'Ifx_PSI5_GCR_Bits',0,11,180,5,3
	.word	11763
	.byte	32
	.byte	'Ifx_PSI5_ID_Bits',0,11,188,5,3
	.word	10462
	.byte	32
	.byte	'Ifx_PSI5_INP_Bits',0,11,201,5,3
	.word	18862
	.byte	32
	.byte	'Ifx_PSI5_INTCLRA_Bits',0,11,224,5,3
	.word	20766
	.byte	32
	.byte	'Ifx_PSI5_INTCLRB_Bits',0,11,254,5,3
	.word	21127
	.byte	32
	.byte	'Ifx_PSI5_INTENA_Bits',0,11,149,6,3
	.word	21619
	.byte	32
	.byte	'Ifx_PSI5_INTENB_Bits',0,11,179,6,3
	.word	21979
	.byte	32
	.byte	'Ifx_PSI5_INTOV_Bits',0,11,193,6,3
	.word	18651
	.byte	32
	.byte	'Ifx_PSI5_INTSETA_Bits',0,11,216,6,3
	.word	19913
	.byte	32
	.byte	'Ifx_PSI5_INTSETB_Bits',0,11,246,6,3
	.word	20274
	.byte	32
	.byte	'Ifx_PSI5_INTSTATA_Bits',0,11,141,7,3
	.word	19058
	.byte	32
	.byte	'Ifx_PSI5_INTSTATB_Bits',0,11,171,7,3
	.word	19420
	.byte	32
	.byte	'Ifx_PSI5_KRST0_Bits',0,11,179,7,3
	.word	23300
	.byte	32
	.byte	'Ifx_PSI5_KRST1_Bits',0,11,186,7,3
	.word	23424
	.byte	32
	.byte	'Ifx_PSI5_KRSTCLR_Bits',0,11,193,7,3
	.word	23529
	.byte	32
	.byte	'Ifx_PSI5_MEICLR_Bits',0,11,230,7,3
	.word	38126
	.byte	32
	.byte	'Ifx_PSI5_MEIOV_Bits',0,11,139,8,3
	.word	28269
	.byte	32
	.byte	'Ifx_PSI5_MEISET_Bits',0,11,176,8,3
	.word	33197
	.byte	32
	.byte	'Ifx_PSI5_NBICLR_Bits',0,11,213,8,3
	.word	35033
	.byte	32
	.byte	'Ifx_PSI5_NBIOV_Bits',0,11,250,8,3
	.word	25181
	.byte	32
	.byte	'Ifx_PSI5_NBISET_Bits',0,11,159,9,3
	.word	30104
	.byte	32
	.byte	'Ifx_PSI5_NFICLR_Bits',0,11,196,9,3
	.word	37514
	.byte	32
	.byte	'Ifx_PSI5_NFIOV_Bits',0,11,233,9,3
	.word	27658
	.byte	32
	.byte	'Ifx_PSI5_NFISET_Bits',0,11,142,10,3
	.word	32585
	.byte	32
	.byte	'Ifx_PSI5_OCS_Bits',0,11,152,10,3
	.word	22479
	.byte	32
	.byte	'Ifx_PSI5_RDF_Bits',0,11,158,10,3
	.word	23870
	.byte	32
	.byte	'Ifx_PSI5_RDICLR_Bits',0,11,195,10,3
	.word	36902
	.byte	32
	.byte	'Ifx_PSI5_RDIOV_Bits',0,11,232,10,3
	.word	27047
	.byte	32
	.byte	'Ifx_PSI5_RDISET_Bits',0,11,141,11,3
	.word	31973
	.byte	32
	.byte	'Ifx_PSI5_RDM_H_Bits',0,11,153,11,3
	.word	38851
	.byte	32
	.byte	'Ifx_PSI5_RDM_L_Bits',0,11,161,11,3
	.word	38738
	.byte	32
	.byte	'Ifx_PSI5_RFC_Bits',0,11,175,11,3
	.word	23636
	.byte	32
	.byte	'Ifx_PSI5_RMICLR_Bits',0,11,212,11,3
	.word	34421
	.byte	32
	.byte	'Ifx_PSI5_RMIOV_Bits',0,11,249,11,3
	.word	24570
	.byte	32
	.byte	'Ifx_PSI5_RMISET_Bits',0,11,158,12,3
	.word	29492
	.byte	32
	.byte	'Ifx_PSI5_RSICLR_Bits',0,11,195,12,3
	.word	33809
	.byte	32
	.byte	'Ifx_PSI5_RSIOV_Bits',0,11,232,12,3
	.word	23959
	.byte	32
	.byte	'Ifx_PSI5_RSISET_Bits',0,11,141,13,3
	.word	28880
	.byte	32
	.byte	'Ifx_PSI5_TEICLR_Bits',0,11,178,13,3
	.word	35645
	.byte	32
	.byte	'Ifx_PSI5_TEIOV_Bits',0,11,215,13,3
	.word	25792
	.byte	32
	.byte	'Ifx_PSI5_TEISET_Bits',0,11,252,13,3
	.word	30716
	.byte	32
	.byte	'Ifx_PSI5_TSRA_Bits',0,11,135,14,3
	.word	11265
	.byte	32
	.byte	'Ifx_PSI5_TSRB_Bits',0,11,146,14,3
	.word	11431
	.byte	32
	.byte	'Ifx_PSI5_TSRC_Bits',0,11,157,14,3
	.word	11597
	.byte	32
	.byte	'Ifx_PSI5_ACCEN0',0,11,170,14,3
	.word	23170
	.byte	32
	.byte	'Ifx_PSI5_ACCEN1',0,11,178,14,3
	.word	23260
	.byte	32
	.byte	'Ifx_PSI5_CH_CTV',0,11,186,14,3
	.word	14478
	.byte	32
	.byte	'Ifx_PSI5_CH_IOCR',0,11,194,14,3
	.word	12385
	.byte	32
	.byte	'Ifx_PSI5_CH_PGC',0,11,202,14,3
	.word	14380
	.byte	32
	.byte	'Ifx_PSI5_CH_RCRA',0,11,210,14,3
	.word	12583
	.byte	32
	.byte	'Ifx_PSI5_CH_RCRB',0,11,218,14,3
	.word	13060
	.byte	32
	.byte	'Ifx_PSI5_CH_RCRC',0,11,226,14,3
	.word	13212
	.byte	32
	.byte	'Ifx_PSI5_CH_RDRH',0,11,234,14,3
	.word	14130
	.byte	32
	.byte	'Ifx_PSI5_CH_RDRL',0,11,242,14,3
	.word	13957
	.byte	32
	.byte	'Ifx_PSI5_CH_RSR',0,11,250,14,3
	.word	13472
	.byte	32
	.byte	'Ifx_PSI5_CH_SCR',0,11,130,15,3
	.word	14796
	.byte	32
	.byte	'Ifx_PSI5_CH_SDRH',0,11,138,15,3
	.word	15950
	.byte	32
	.byte	'Ifx_PSI5_CH_SDRL',0,11,146,15,3
	.word	15368
	.byte	32
	.byte	'Ifx_PSI5_CH_SDS',0,11,154,15,3
	.word	13617
	.byte	32
	.byte	'Ifx_PSI5_CH_SFTSC',0,11,162,15,3
	.word	13842
	.byte	32
	.byte	'Ifx_PSI5_CH_SORH',0,11,170,15,3
	.word	18258
	.byte	32
	.byte	'Ifx_PSI5_CH_SORL',0,11,178,15,3
	.word	17676
	.byte	32
	.byte	'Ifx_PSI5_CH_SPTSC',0,11,186,15,3
	.word	13734
	.byte	32
	.byte	'Ifx_PSI5_CH_SSRH',0,11,194,15,3
	.word	17104
	.byte	32
	.byte	'Ifx_PSI5_CH_SSRL',0,11,202,15,3
	.word	16522
	.byte	32
	.byte	'Ifx_PSI5_CH_WDT',0,11,210,15,3
	.word	13319
	.byte	32
	.byte	'Ifx_PSI5_CLC',0,11,218,15,3
	.word	10422
	.byte	32
	.byte	'Ifx_PSI5_CRCICLR',0,11,226,15,3
	.word	36853
	.byte	32
	.byte	'Ifx_PSI5_CRCIOV',0,11,234,15,3
	.word	26998
	.byte	32
	.byte	'Ifx_PSI5_CRCISET',0,11,242,15,3
	.word	31924
	.byte	32
	.byte	'Ifx_PSI5_FDR',0,11,250,15,3
	.word	10702
	.byte	32
	.byte	'Ifx_PSI5_FDRH',0,11,130,16,3
	.word	11024
	.byte	32
	.byte	'Ifx_PSI5_FDRL',0,11,138,16,3
	.word	10863
	.byte	32
	.byte	'Ifx_PSI5_FDRT',0,11,146,16,3
	.word	11225
	.byte	32
	.byte	'Ifx_PSI5_GCR',0,11,154,16,3
	.word	12093
	.byte	32
	.byte	'Ifx_PSI5_ID',0,11,162,16,3
	.word	10542
	.byte	32
	.byte	'Ifx_PSI5_INP',0,11,170,16,3
	.word	19009
	.byte	32
	.byte	'Ifx_PSI5_INTCLRA',0,11,178,16,3
	.word	21078
	.byte	32
	.byte	'Ifx_PSI5_INTCLRB',0,11,186,16,3
	.word	21570
	.byte	32
	.byte	'Ifx_PSI5_INTENA',0,11,194,16,3
	.word	21930
	.byte	32
	.byte	'Ifx_PSI5_INTENB',0,11,202,16,3
	.word	22421
	.byte	32
	.byte	'Ifx_PSI5_INTOV',0,11,210,16,3
	.word	18822
	.byte	32
	.byte	'Ifx_PSI5_INTSETA',0,11,218,16,3
	.word	20225
	.byte	32
	.byte	'Ifx_PSI5_INTSETB',0,11,226,16,3
	.word	20717
	.byte	32
	.byte	'Ifx_PSI5_INTSTATA',0,11,234,16,3
	.word	19371
	.byte	32
	.byte	'Ifx_PSI5_INTSTATB',0,11,242,16,3
	.word	19864
	.byte	32
	.byte	'Ifx_PSI5_KRST0',0,11,250,16,3
	.word	23384
	.byte	32
	.byte	'Ifx_PSI5_KRST1',0,11,130,17,3
	.word	23489
	.byte	32
	.byte	'Ifx_PSI5_KRSTCLR',0,11,138,17,3
	.word	23596
	.byte	32
	.byte	'Ifx_PSI5_MEICLR',0,11,146,17,3
	.word	38689
	.byte	32
	.byte	'Ifx_PSI5_MEIOV',0,11,154,17,3
	.word	28831
	.byte	32
	.byte	'Ifx_PSI5_MEISET',0,11,162,17,3
	.word	33760
	.byte	32
	.byte	'Ifx_PSI5_NBICLR',0,11,170,17,3
	.word	35596
	.byte	32
	.byte	'Ifx_PSI5_NBIOV',0,11,178,17,3
	.word	25743
	.byte	32
	.byte	'Ifx_PSI5_NBISET',0,11,186,17,3
	.word	30667
	.byte	32
	.byte	'Ifx_PSI5_NFICLR',0,11,194,17,3
	.word	38077
	.byte	32
	.byte	'Ifx_PSI5_NFIOV',0,11,202,17,3
	.word	28220
	.byte	32
	.byte	'Ifx_PSI5_NFISET',0,11,210,17,3
	.word	33148
	.byte	32
	.byte	'Ifx_PSI5_OCS',0,11,218,17,3
	.word	22600
	.byte	32
	.byte	'Ifx_PSI5_RDF',0,11,226,17,3
	.word	23910
	.byte	32
	.byte	'Ifx_PSI5_RDICLR',0,11,234,17,3
	.word	37465
	.byte	32
	.byte	'Ifx_PSI5_RDIOV',0,11,242,17,3
	.word	27609
	.byte	32
	.byte	'Ifx_PSI5_RDISET',0,11,250,17,3
	.word	32536
	.byte	32
	.byte	'Ifx_PSI5_RDM_H',0,11,130,18,3
	.word	38982
	.byte	32
	.byte	'Ifx_PSI5_RDM_L',0,11,138,18,3
	.word	38811
	.byte	32
	.byte	'Ifx_PSI5_RFC',0,11,146,18,3
	.word	23821
	.byte	32
	.byte	'Ifx_PSI5_RMICLR',0,11,154,18,3
	.word	34984
	.byte	32
	.byte	'Ifx_PSI5_RMIOV',0,11,162,18,3
	.word	25132
	.byte	32
	.byte	'Ifx_PSI5_RMISET',0,11,170,18,3
	.word	30055
	.byte	32
	.byte	'Ifx_PSI5_RSICLR',0,11,178,18,3
	.word	34372
	.byte	32
	.byte	'Ifx_PSI5_RSIOV',0,11,186,18,3
	.word	24521
	.byte	32
	.byte	'Ifx_PSI5_RSISET',0,11,194,18,3
	.word	29443
	.byte	32
	.byte	'Ifx_PSI5_TEICLR',0,11,202,18,3
	.word	36208
	.byte	32
	.byte	'Ifx_PSI5_TEIOV',0,11,210,18,3
	.word	26354
	.byte	32
	.byte	'Ifx_PSI5_TEISET',0,11,218,18,3
	.word	31279
	.byte	32
	.byte	'Ifx_PSI5_TSRA',0,11,226,18,3
	.word	11391
	.byte	32
	.byte	'Ifx_PSI5_TSRB',0,11,234,18,3
	.word	11557
	.byte	32
	.byte	'Ifx_PSI5_TSRC',0,11,242,18,3
	.word	11723
	.byte	14
	.word	18307
	.byte	32
	.byte	'Ifx_PSI5_CH',0,11,149,19,3
	.word	52613
	.byte	14
	.word	39022
	.byte	32
	.byte	'Ifx_PSI5_RDM',0,11,168,19,3
	.word	52639
	.byte	14
	.word	39101
	.byte	32
	.byte	'Ifx_PSI5',0,11,149,20,3
	.word	52666
	.byte	32
	.byte	'boolean',0,20,104,29
	.word	611
	.byte	32
	.byte	'uint8',0,20,108,29
	.word	611
	.byte	32
	.byte	'uint16',0,20,112,29
	.word	628
	.byte	32
	.byte	'uint32',0,20,116,29
	.word	42351
	.byte	32
	.byte	'uint64',0,20,121,29
	.word	318
	.byte	32
	.byte	'sint16',0,20,129,1,29
	.word	48403
	.byte	7
	.byte	'long int',0,4,5,32
	.byte	'sint32',0,20,134,1,29
	.word	52780
	.byte	7
	.byte	'long long int',0,8,5,32
	.byte	'sint64',0,20,141,1,29
	.word	52808
	.byte	32
	.byte	'float32',0,20,170,1,29
	.word	232
	.byte	32
	.byte	'pvoid',0,13,54,28
	.word	350
	.byte	32
	.byte	'Ifx_TickTime',0,13,76,28
	.word	52808
	.byte	32
	.byte	'Ifx_Priority',0,13,100,16
	.word	628
	.byte	32
	.byte	'Ifx_RxSel',0,13,137,1,3
	.word	41047
	.byte	32
	.byte	'Ifx_P_ACCEN0_Bits',0,6,102,3
	.word	7980
	.byte	32
	.byte	'Ifx_P_ACCEN1_Bits',0,6,108,3
	.word	7893
	.byte	32
	.byte	'Ifx_P_ESR_Bits',0,6,130,1,3
	.word	4461
	.byte	32
	.byte	'Ifx_P_ID_Bits',0,6,138,1,3
	.word	2512
	.byte	32
	.byte	'Ifx_P_IN_Bits',0,6,160,1,3
	.word	3508
	.byte	32
	.byte	'Ifx_P_IOCR0_Bits',0,6,173,1,3
	.word	2641
	.byte	32
	.byte	'Ifx_P_IOCR12_Bits',0,6,186,1,3
	.word	3288
	.byte	32
	.byte	'Ifx_P_IOCR4_Bits',0,6,199,1,3
	.word	2856
	.byte	32
	.byte	'Ifx_P_IOCR8_Bits',0,6,212,1,3
	.word	3071
	.byte	32
	.byte	'Ifx_P_LPCR_Bits',0,6,231,1,3
	.word	7555
	.byte	32
	.byte	'Ifx_P_OMCR_Bits',0,6,253,1,3
	.word	7207
	.byte	32
	.byte	'Ifx_P_OMCR0_Bits',0,6,136,2,3
	.word	6194
	.byte	32
	.byte	'Ifx_P_OMCR12_Bits',0,6,146,2,3
	.word	6718
	.byte	32
	.byte	'Ifx_P_OMCR4_Bits',0,6,157,2,3
	.word	6368
	.byte	32
	.byte	'Ifx_P_OMCR8_Bits',0,6,168,2,3
	.word	6542
	.byte	32
	.byte	'Ifx_P_OMR_Bits',0,6,205,2,3
	.word	1941
	.byte	32
	.byte	'Ifx_P_OMSR_Bits',0,6,227,2,3
	.word	6874
	.byte	32
	.byte	'Ifx_P_OMSR0_Bits',0,6,237,2,3
	.word	5531
	.byte	32
	.byte	'Ifx_P_OMSR12_Bits',0,6,248,2,3
	.word	6019
	.byte	32
	.byte	'Ifx_P_OMSR4_Bits',0,6,131,3,3
	.word	5678
	.byte	32
	.byte	'Ifx_P_OMSR8_Bits',0,6,142,3,3
	.word	5847
	.byte	32
	.byte	'Ifx_P_OUT_Bits',0,6,164,3,3
	.word	1625
	.byte	32
	.byte	'Ifx_P_PCSR_Bits',0,6,187,3,3
	.word	5167
	.byte	32
	.byte	'Ifx_P_PDISC_Bits',0,6,209,3,3
	.word	4801
	.byte	32
	.byte	'Ifx_P_PDR0_Bits',0,6,230,3,3
	.word	3832
	.byte	32
	.byte	'Ifx_P_PDR1_Bits',0,6,251,3,3
	.word	4136
	.byte	32
	.byte	'Ifx_P_ACCEN0',0,6,136,4,3
	.word	8507
	.byte	32
	.byte	'Ifx_P_ACCEN1',0,6,144,4,3
	.word	7940
	.byte	32
	.byte	'Ifx_P_ESR',0,6,152,4,3
	.word	4752
	.byte	32
	.byte	'Ifx_P_ID',0,6,160,4,3
	.word	2592
	.byte	32
	.byte	'Ifx_P_IN',0,6,168,4,3
	.word	3783
	.byte	32
	.byte	'Ifx_P_IOCR0',0,6,176,4,3
	.word	2816
	.byte	32
	.byte	'Ifx_P_IOCR12',0,6,184,4,3
	.word	3468
	.byte	32
	.byte	'Ifx_P_IOCR4',0,6,192,4,3
	.word	3031
	.byte	32
	.byte	'Ifx_P_IOCR8',0,6,200,4,3
	.word	3248
	.byte	32
	.byte	'Ifx_P_LPCR',0,6,208,4,3
	.word	7835
	.byte	32
	.byte	'Ifx_P_OMCR',0,6,216,4,3
	.word	7515
	.byte	32
	.byte	'Ifx_P_OMCR0',0,6,224,4,3
	.word	6328
	.byte	32
	.byte	'Ifx_P_OMCR12',0,6,232,4,3
	.word	6834
	.byte	32
	.byte	'Ifx_P_OMCR4',0,6,240,4,3
	.word	6502
	.byte	32
	.byte	'Ifx_P_OMCR8',0,6,248,4,3
	.word	6678
	.byte	32
	.byte	'Ifx_P_OMR',0,6,128,5,3
	.word	2472
	.byte	32
	.byte	'Ifx_P_OMSR',0,6,136,5,3
	.word	7167
	.byte	32
	.byte	'Ifx_P_OMSR0',0,6,144,5,3
	.word	5638
	.byte	32
	.byte	'Ifx_P_OMSR12',0,6,152,5,3
	.word	6154
	.byte	32
	.byte	'Ifx_P_OMSR4',0,6,160,5,3
	.word	5807
	.byte	32
	.byte	'Ifx_P_OMSR8',0,6,168,5,3
	.word	5979
	.byte	32
	.byte	'Ifx_P_OUT',0,6,176,5,3
	.word	1901
	.byte	32
	.byte	'Ifx_P_PCSR',0,6,184,5,3
	.word	5491
	.byte	32
	.byte	'Ifx_P_PDISC',0,6,192,5,3
	.word	5127
	.byte	32
	.byte	'Ifx_P_PDR0',0,6,200,5,3
	.word	4096
	.byte	32
	.byte	'Ifx_P_PDR1',0,6,208,5,3
	.word	4412
	.byte	14
	.word	8547
	.byte	32
	.byte	'Ifx_P',0,6,128,6,3
	.word	54127
	.byte	17,21,162,11,9,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,18
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,32
	.byte	'IfxScu_WDTCON1_IR',0,21,167,11,3
	.word	54147
	.byte	10
	.byte	'_Ifx_SCU_ACCEN00_Bits',0,4,68,16,4,11
	.byte	'EN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_ACCEN00_Bits',0,4,102,3
	.word	54269
	.byte	10
	.byte	'_Ifx_SCU_ACCEN01_Bits',0,4,105,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN01_Bits',0,4,108,3
	.word	54828
	.byte	10
	.byte	'_Ifx_SCU_ACCEN10_Bits',0,4,111,16,4,11
	.byte	'EN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_ACCEN10_Bits',0,4,145,1,3
	.word	54907
	.byte	10
	.byte	'_Ifx_SCU_ACCEN11_Bits',0,4,148,1,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN11_Bits',0,4,151,1,3
	.word	55467
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,4,154,1,16,4,11
	.byte	'STM0DIS',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'STM3DIS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'STM4DIS',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'STM5DIS',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	436
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,4,164,1,3
	.word	55548
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,4,167,1,16,4,11
	.byte	'STMDIV',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	611
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	611
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	611
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	611
	.byte	4,4,2,35,2,11
	.byte	'BBBDIV',0,1
	.word	611
	.byte	4,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	611
	.byte	2,6,2,35,3,11
	.byte	'FSI2DIV',0,1
	.word	611
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	611
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON0_Bits',0,4,181,1,3
	.word	55765
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,4,184,1,16,4,11
	.byte	'MCANDIV',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'CLKSELMCAN',0,1
	.word	611
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PLL1DIVDIS',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'I2CDIV',0,1
	.word	611
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	611
	.byte	4,0,2,35,1,11
	.byte	'MSCDIV',0,1
	.word	611
	.byte	4,4,2,35,2,11
	.byte	'CLKSELMSC',0,1
	.word	611
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	611
	.byte	2,0,2,35,2,11
	.byte	'QSPIDIV',0,1
	.word	611
	.byte	4,4,2,35,3,11
	.byte	'CLKSELQSPI',0,1
	.word	611
	.byte	2,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON1_Bits',0,4,199,1,3
	.word	56038
	.byte	10
	.byte	'_Ifx_SCU_CCUCON10_Bits',0,4,202,1,16,4,11
	.byte	'CPU4DIV',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON10_Bits',0,4,206,1,3
	.word	56364
	.byte	10
	.byte	'_Ifx_SCU_CCUCON11_Bits',0,4,209,1,16,4,11
	.byte	'CPU5DIV',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON11_Bits',0,4,213,1,3
	.word	56466
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,4,216,1,16,4,11
	.byte	'ASCLINFDIV',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	4,0,2,35,0,11
	.byte	'ASCLINSDIV',0,1
	.word	611
	.byte	4,4,2,35,1,11
	.byte	'CLKSELASCLINS',0,1
	.word	611
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,4
	.word	436
	.byte	10,8,2,35,0,11
	.byte	'EBUPERON',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'ERAYPERON',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'HSPDMPERON',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	611
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON2_Bits',0,4,228,1,3
	.word	56568
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,4,231,1,16,4,11
	.byte	'PLL0MONEN',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PLL1MONEN',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'PLL2MONEN',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SPBMONEN',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'BACKMONEN',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	611
	.byte	3,0,2,35,0,11
	.byte	'PLL0MONTST',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'PLL1MONTST',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'PLL2MONTST',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'SPBMONTST',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'BACKMONTST',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,4
	.word	436
	.byte	11,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	6,2,2,35,3,11
	.byte	'UP',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON3_Bits',0,4,248,1,3
	.word	56842
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,4,251,1,16,4,11
	.byte	'LOTHR',0,2
	.word	628
	.byte	12,4,2,35,0,11
	.byte	'UPTHR',0,4
	.word	436
	.byte	12,8,2,35,0,11
	.byte	'MONEN',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'MONTST',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	4,2,2,35,3,11
	.byte	'UP',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON4_Bits',0,4,132,2,3
	.word	57211
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,4,135,2,16,4,11
	.byte	'GETHDIV',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'MCANHDIV',0,1
	.word	611
	.byte	4,0,2,35,0,11
	.byte	'ADASDIV',0,1
	.word	611
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	436
	.byte	18,2,2,35,0,11
	.byte	'UP',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON5_Bits',0,4,143,2,3
	.word	57391
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,4,146,2,16,4,11
	.byte	'CPU0DIV',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON6_Bits',0,4,150,2,3
	.word	57560
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,4,153,2,16,4,11
	.byte	'CPU1DIV',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON7_Bits',0,4,157,2,3
	.word	57660
	.byte	10
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,4,160,2,16,4,11
	.byte	'CPU2DIV',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON8_Bits',0,4,164,2,3
	.word	57760
	.byte	10
	.byte	'_Ifx_SCU_CCUCON9_Bits',0,4,167,2,16,4,11
	.byte	'CPU3DIV',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON9_Bits',0,4,171,2,3
	.word	57860
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,4,174,2,16,4,11
	.byte	'CHREV',0,1
	.word	611
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'CHPK',0,1
	.word	611
	.byte	4,4,2,35,1,11
	.byte	'CHID',0,1
	.word	611
	.byte	4,0,2,35,1,11
	.byte	'EEA',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	611
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	611
	.byte	4,4,2,35,3,11
	.byte	'VART',0,1
	.word	611
	.byte	3,1,2,35,3,11
	.byte	'SEC',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CHIPID_Bits',0,4,185,2,3
	.word	57960
	.byte	10
	.byte	'_Ifx_SCU_DTSCLIM_Bits',0,4,188,2,16,4,11
	.byte	'LOWER',0,2
	.word	628
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'BGPOK',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'EN',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'LLU',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	628
	.byte	12,4,2,35,2,11
	.byte	'INTEN',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'INT',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_DTSCLIM_Bits',0,4,200,2,3
	.word	58163
	.byte	10
	.byte	'_Ifx_SCU_DTSCSTAT_Bits',0,4,203,2,16,4,11
	.byte	'RESULT',0,2
	.word	628
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	436
	.byte	20,0,2,35,0,0,32
	.byte	'Ifx_SCU_DTSCSTAT_Bits',0,4,207,2,3
	.word	58395
	.byte	10
	.byte	'_Ifx_SCU_EICON0_Bits',0,4,210,2,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'ENDINIT',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EPW',0,4
	.word	459
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_SCU_EICON0_Bits',0,4,216,2,3
	.word	58497
	.byte	10
	.byte	'_Ifx_SCU_EICON1_Bits',0,4,219,2,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_EICON1_Bits',0,4,228,2,3
	.word	58625
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,4,231,2,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	611
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	611
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	436
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	611
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	611
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EICR_Bits',0,4,250,2,3
	.word	58814
	.byte	10
	.byte	'_Ifx_SCU_EIFILT_Bits',0,4,253,2,16,4,11
	.byte	'FILRQ0A',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'FILRQ5A',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'FILRQ2A',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'FILRQ3A',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'FILRQ0C',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'FILRQ1C',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'FILRQ3C',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'FILRQ2C',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'FILRQ4A',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'FILRQ6A',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'FILRQ1A',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'FILRQ7A',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'FILRQ6D',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'FILRQ4D',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'FILRQ2B',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'FILRQ3B',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'FILRQ7C',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	611
	.byte	7,0,2,35,2,11
	.byte	'FILTDIV',0,1
	.word	611
	.byte	4,4,2,35,3,11
	.byte	'DEPTH',0,1
	.word	611
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_EIFILT_Bits',0,4,147,3,3
	.word	59178
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,4,150,3,16,4,11
	.byte	'INTF0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	436
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_EIFR_Bits',0,4,161,3,3
	.word	59617
	.byte	10
	.byte	'_Ifx_SCU_EISR_Bits',0,4,164,3,16,4,11
	.byte	'AE',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	628
	.byte	10,0,2,35,0,11
	.byte	'TIM',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_EISR_Bits',0,4,174,3,3
	.word	59828
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,4,177,3,16,4,11
	.byte	'POL',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	628
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	628
	.byte	14,0,2,35,2,0,32
	.byte	'Ifx_SCU_EMSR_Bits',0,4,187,3,3
	.word	60004
	.byte	10
	.byte	'_Ifx_SCU_EMSSW_Bits',0,4,190,3,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	24,8,2,35,0,11
	.byte	'EMSFM',0,1
	.word	611
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	611
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_EMSSW_Bits',0,4,196,3,3
	.word	60198
	.byte	10
	.byte	'_Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,4,199,3,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	628
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	436
	.byte	23,0,2,35,0,0,32
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,4,204,3,3
	.word	60333
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,4,207,3,16,4,11
	.byte	'ARI',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	436
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_ESROCFG_Bits',0,4,212,3,3
	.word	60469
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,4,215,3,16,4,11
	.byte	'EN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	611
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	628
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	611
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	611
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	611
	.byte	8,0,2,35,3,0,32
	.byte	'Ifx_SCU_EXTCON_Bits',0,4,226,3,3
	.word	60580
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,4,229,3,16,4,11
	.byte	'STEP',0,2
	.word	628
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	611
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	628
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_FDR_Bits',0,4,237,3,3
	.word	60798
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,4,240,3,16,4,11
	.byte	'FS0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	8,0,2,35,3,0,32
	.byte	'Ifx_SCU_FMR_Bits',0,4,132,4,3
	.word	60961
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,4,135,4,16,4,11
	.byte	'MODREV',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	611
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_ID_Bits',0,4,140,4,3
	.word	61297
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,4,143,4,16,4,11
	.byte	'IPEN00',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	611
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	611
	.byte	2,0,2,35,3,0,32
	.byte	'Ifx_SCU_IGCR_Bits',0,4,167,4,3
	.word	61404
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,4,170,4,16,4,11
	.byte	'P0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	436
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_IN_Bits',0,4,175,4,3
	.word	61856
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,4,178,4,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	611
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	611
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_IOCR_Bits',0,4,185,4,3
	.word	61955
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,4,188,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'LBISTRES',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,4
	.word	436
	.byte	18,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	628
	.byte	8,4,2,35,2,11
	.byte	'LBISTDONE',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'LBISTERRINJ',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'LBISTREQRED',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,4,198,4,3
	.word	62105
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,4,201,4,16,4,11
	.byte	'SEED',0,4
	.word	436
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,1
	.word	611
	.byte	5,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	611
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,4,208,4,3
	.word	62343
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,4,211,4,16,4,11
	.byte	'LENGTH',0,2
	.word	628
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	436
	.byte	20,0,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,4,215,4,3
	.word	62504
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL3_Bits',0,4,218,4,16,4,11
	.byte	'SIGNATURE',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL3_Bits',0,4,221,4,3
	.word	62610
	.byte	10
	.byte	'_Ifx_SCU_LCLCON0_Bits',0,4,224,4,16,4,11
	.byte	'LS2',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	628
	.byte	14,1,2,35,0,11
	.byte	'LSEN2',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'LS0',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	628
	.byte	14,1,2,35,2,11
	.byte	'LSEN0',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_LCLCON0_Bits',0,4,232,4,3
	.word	62696
	.byte	10
	.byte	'_Ifx_SCU_LCLCON1_Bits',0,4,235,4,16,4,11
	.byte	'LS3',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	628
	.byte	14,1,2,35,0,11
	.byte	'LSEN3',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'LS1',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	628
	.byte	14,1,2,35,2,11
	.byte	'LSEN1',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_LCLCON1_Bits',0,4,243,4,3
	.word	62864
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,4,246,4,16,4,11
	.byte	'LCLT0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'LCLT2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'LCLT3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'LCLT4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'LCLT5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	628
	.byte	10,0,2,35,0,11
	.byte	'PLCLT0',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'PLCLT1',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'PLCLT2',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'PLCLT3',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'PLCLT4',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'PLCLT5',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	628
	.byte	10,0,2,35,2,0,32
	.byte	'Ifx_SCU_LCLTEST_Bits',0,4,134,5,3
	.word	63032
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,4,137,5,16,4,11
	.byte	'DEPT',0,1
	.word	611
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	628
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_MANID_Bits',0,4,142,5,3
	.word	63346
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,4,145,5,16,4,11
	.byte	'PS0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	628
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	628
	.byte	14,0,2,35,2,0,32
	.byte	'Ifx_SCU_OMR_Bits',0,4,153,5,3
	.word	63457
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,4,156,5,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	611
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	611
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'HYSEN',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'HYSCTL',0,1
	.word	611
	.byte	2,4,2,35,1,11
	.byte	'AMPCTL',0,1
	.word	611
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	611
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	611
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_OSCCON_Bits',0,4,177,5,3
	.word	63615
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,4,180,5,16,4,11
	.byte	'P0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	436
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_OUT_Bits',0,4,185,5,3
	.word	64026
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,4,188,5,16,4,11
	.byte	'CSEL0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'CSEL3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'CSEL4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'CSEL5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	628
	.byte	10,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	611
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	6,0,2,35,3,0,32
	.byte	'Ifx_SCU_OVCCON_Bits',0,4,204,5,3
	.word	64127
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,4,207,5,16,4,11
	.byte	'OVEN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'OVEN3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'OVEN4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'OVEN5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,4,216,5,3
	.word	64445
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,4,219,5,16,4,11
	.byte	'PDIS0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	436
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_PDISC_Bits',0,4,224,5,3
	.word	64632
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,4,227,5,16,4,11
	.byte	'PD0',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'PL0',0,1
	.word	611
	.byte	2,4,2,35,0,11
	.byte	'PD1',0,1
	.word	611
	.byte	2,2,2,35,0,11
	.byte	'PL1',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	436
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_PDR_Bits',0,4,234,5,3
	.word	64743
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,4,237,5,16,4,11
	.byte	'PDR0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	436
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_PDRR_Bits',0,4,248,5,3
	.word	64876
	.byte	10
	.byte	'_Ifx_SCU_PERPLLCON0_Bits',0,4,251,5,16,4,11
	.byte	'DIVBY',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	628
	.byte	8,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	611
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	611
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	611
	.byte	5,0,2,35,3,0,32
	.byte	'Ifx_SCU_PERPLLCON0_Bits',0,4,134,6,3
	.word	65079
	.byte	10
	.byte	'_Ifx_SCU_PERPLLCON1_Bits',0,4,137,6,16,4,11
	.byte	'K2DIV',0,1
	.word	611
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	611
	.byte	5,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	436
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_PERPLLCON1_Bits',0,4,143,6,3
	.word	65319
	.byte	10
	.byte	'_Ifx_SCU_PERPLLSTAT_Bits',0,4,146,6,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'LOCK',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'K3RDY',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	436
	.byte	25,0,2,35,0,0,32
	.byte	'Ifx_SCU_PERPLLSTAT_Bits',0,4,156,6,3
	.word	65463
	.byte	10
	.byte	'_Ifx_SCU_PMCSR0_Bits',0,4,159,6,16,4,11
	.byte	'REQSLP',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	436
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR0_Bits',0,4,165,6,3
	.word	65685
	.byte	10
	.byte	'_Ifx_SCU_PMCSR1_Bits',0,4,168,6,16,4,11
	.byte	'REQSLP',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	436
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR1_Bits',0,4,174,6,3
	.word	65821
	.byte	10
	.byte	'_Ifx_SCU_PMCSR2_Bits',0,4,177,6,16,4,11
	.byte	'REQSLP',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	436
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR2_Bits',0,4,183,6,3
	.word	65957
	.byte	10
	.byte	'_Ifx_SCU_PMCSR3_Bits',0,4,186,6,16,4,11
	.byte	'REQSLP',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	436
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR3_Bits',0,4,192,6,3
	.word	66093
	.byte	10
	.byte	'_Ifx_SCU_PMCSR4_Bits',0,4,195,6,16,4,11
	.byte	'REQSLP',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	436
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR4_Bits',0,4,201,6,3
	.word	66229
	.byte	10
	.byte	'_Ifx_SCU_PMCSR5_Bits',0,4,204,6,16,4,11
	.byte	'REQSLP',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	436
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR5_Bits',0,4,210,6,3
	.word	66365
	.byte	10
	.byte	'_Ifx_SCU_PMSTAT0_Bits',0,4,213,6,16,4,11
	.byte	'CPU0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CPU1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CPU2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'CPU3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'CPU4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'CPU5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	628
	.byte	10,0,2,35,0,11
	.byte	'CPU0LS',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'CPU1LS',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'CPU2LS',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'CPU3LS',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	628
	.byte	12,0,2,35,2,0,32
	.byte	'Ifx_SCU_PMSTAT0_Bits',0,4,227,6,3
	.word	66501
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,4,230,6,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	611
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,4
	.word	436
	.byte	11,8,2,35,0,11
	.byte	'CPUSEL',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	611
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,4,241,6,3
	.word	66773
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR0_Bits',0,4,244,6,16,4,11
	.byte	'LJTEN',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'LJTOVEN',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'LJTOVIEN',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'LJTSTRT',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'LJTSTP',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'LJTCLR',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	628
	.byte	6,4,2,35,0,11
	.byte	'SDSTEP',0,1
	.word	611
	.byte	4,0,2,35,1,11
	.byte	'VDTEN',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'VDTOVEN',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'VDTOVIEN',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'VDTSTRT',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'VDTSTP',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'VDTCLR',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	628
	.byte	7,3,2,35,2,11
	.byte	'LPSLPEN',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	611
	.byte	2,0,2,35,3,0,32
	.byte	'Ifx_SCU_PMTRCSR0_Bits',0,4,135,7,3
	.word	67018
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR1_Bits',0,4,138,7,16,4,11
	.byte	'LJTCV',0,2
	.word	628
	.byte	16,0,2,35,0,11
	.byte	'VDTCV',0,2
	.word	628
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	6,0,2,35,3,0,32
	.byte	'Ifx_SCU_PMTRCSR1_Bits',0,4,143,7,3
	.word	67406
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR2_Bits',0,4,146,7,16,4,11
	.byte	'LDJMPREQ',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	2,4,2,35,0,11
	.byte	'LJTRUN',0,1
	.word	611
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'LJTOV',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	611
	.byte	3,4,2,35,1,11
	.byte	'LJTOVCLR',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	611
	.byte	3,0,2,35,1,11
	.byte	'LJTCNT',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_PMTRCSR2_Bits',0,4,157,7,3
	.word	67524
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR3_Bits',0,4,160,7,16,4,11
	.byte	'VDROOPREQ',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	2,4,2,35,0,11
	.byte	'VDTRUN',0,1
	.word	611
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'VDTOV',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	611
	.byte	3,4,2,35,1,11
	.byte	'VDTOVCLR',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	611
	.byte	3,0,2,35,1,11
	.byte	'VDTCNT',0,2
	.word	628
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	6,0,2,35,3,0,32
	.byte	'Ifx_SCU_PMTRCSR3_Bits',0,4,172,7,3
	.word	67767
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,4,175,7,16,4,11
	.byte	'ESR0',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	611
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	611
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	611
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	611
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	611
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	611
	.byte	2,0,2,35,1,11
	.byte	'STM3',0,1
	.word	611
	.byte	2,6,2,35,2,11
	.byte	'STM4',0,1
	.word	611
	.byte	2,4,2,35,2,11
	.byte	'STM5',0,1
	.word	611
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	628
	.byte	10,0,2,35,2,0,32
	.byte	'Ifx_SCU_RSTCON_Bits',0,4,189,7,3
	.word	68034
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,4,192,7,16,4,11
	.byte	'FRTO',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'CSSX',0,2
	.word	628
	.byte	6,3,2,35,0,11
	.byte	'reserved_13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_RSTCON2_Bits',0,4,206,7,3
	.word	68293
	.byte	10
	.byte	'_Ifx_SCU_RSTCON3_Bits',0,4,209,7,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_RSTCON3_Bits',0,4,212,7,3
	.word	68598
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,4,215,7,16,4,11
	.byte	'ESR0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'STM3',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'STM4',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'STM5',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	611
	.byte	5,0,2,35,1,11
	.byte	'PORST',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'EVRC',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'HSMS',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'HSMA',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'LBPORST',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'LBTERM',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,4,245,7,3
	.word	68679
	.byte	10
	.byte	'_Ifx_SCU_SEICON0_Bits',0,4,248,7,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'ENDINIT',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EPW',0,4
	.word	459
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_SCU_SEICON0_Bits',0,4,254,7,3
	.word	69228
	.byte	10
	.byte	'_Ifx_SCU_SEICON1_Bits',0,4,129,8,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	436
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_SEICON1_Bits',0,4,138,8,3
	.word	69358
	.byte	10
	.byte	'_Ifx_SCU_SEISR_Bits',0,4,141,8,16,4,11
	.byte	'AE',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	628
	.byte	10,0,2,35,0,11
	.byte	'TIM',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_SEISR_Bits',0,4,151,8,3
	.word	69549
	.byte	10
	.byte	'_Ifx_SCU_STCON_Bits',0,4,154,8,16,4,11
	.byte	'reserved_0',0,2
	.word	628
	.byte	13,3,2,35,0,11
	.byte	'SFCBAE',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'CFCBAE',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'STP',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_STCON_Bits',0,4,161,8,3
	.word	69727
	.byte	10
	.byte	'_Ifx_SCU_STMEM1_Bits',0,4,164,8,16,4,11
	.byte	'MEM',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM1_Bits',0,4,167,8,3
	.word	69878
	.byte	10
	.byte	'_Ifx_SCU_STMEM2_Bits',0,4,170,8,16,4,11
	.byte	'MEM',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM2_Bits',0,4,173,8,3
	.word	69950
	.byte	10
	.byte	'_Ifx_SCU_STMEM3_Bits',0,4,176,8,16,4,11
	.byte	'MEM',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM3_Bits',0,4,179,8,3
	.word	70022
	.byte	10
	.byte	'_Ifx_SCU_STMEM4_Bits',0,4,182,8,16,4,11
	.byte	'MEM',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM4_Bits',0,4,185,8,3
	.word	70094
	.byte	10
	.byte	'_Ifx_SCU_STMEM5_Bits',0,4,188,8,16,4,11
	.byte	'MEM',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM5_Bits',0,4,191,8,3
	.word	70166
	.byte	10
	.byte	'_Ifx_SCU_STMEM6_Bits',0,4,194,8,16,4,11
	.byte	'MEM',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM6_Bits',0,4,197,8,3
	.word	70238
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,4,200,8,16,4,11
	.byte	'HWCFG',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	611
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	611
	.byte	3,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_STSTAT_Bits',0,4,216,8,3
	.word	70310
	.byte	10
	.byte	'_Ifx_SCU_SWAPCTRL_Bits',0,4,219,8,16,4,11
	.byte	'ADDRCFG',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'SPARE',0,2
	.word	628
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_SWAPCTRL_Bits',0,4,224,8,3
	.word	70639
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,4,227,8,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	6,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	611
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,4,234,8,3
	.word	70759
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,4,237,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	611
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'DDC',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	611
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_SYSCON_Bits',0,4,249,8,3
	.word	70929
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON0_Bits',0,4,252,8,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	628
	.byte	6,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	611
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	611
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	611
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	611
	.byte	3,2,2,35,3,11
	.byte	'INSEL',0,1
	.word	611
	.byte	2,0,2,35,3,0,32
	.byte	'Ifx_SCU_SYSPLLCON0_Bits',0,4,137,9,3
	.word	71192
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON1_Bits',0,4,140,9,16,4,11
	.byte	'K2DIV',0,1
	.word	611
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	436
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_SCU_SYSPLLCON1_Bits',0,4,144,9,3
	.word	71471
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON2_Bits',0,4,147,9,16,4,11
	.byte	'MODCFG',0,2
	.word	628
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_SYSPLLCON2_Bits',0,4,151,9,3
	.word	71575
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLSTAT_Bits',0,4,154,9,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'LOCK',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	611
	.byte	2,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	436
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_SYSPLLSTAT_Bits',0,4,164,9,3
	.word	71681
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,4,167,9,16,4,11
	.byte	'ESR0T',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,4,174,9,3
	.word	71904
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS0_Bits',0,4,177,9,16,4,11
	.byte	'CPU0ESR0T',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CPU0ESR1T',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CPU0TRAP2T',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'CPU0SMUT',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	4,0,2,35,0,11
	.byte	'CPU1ESR0T',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'CPU1ESR1T',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'CPU1TRAP2T',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'CPU1SMUT',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	611
	.byte	4,0,2,35,1,11
	.byte	'CPU2ESR0T',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'CPU2ESR1T',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'CPU2TRAP2T',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'CPU2SMUT',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	611
	.byte	4,0,2,35,2,11
	.byte	'CPU3ESR0T',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'CPU3ESR1T',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'CPU3TRAP2T',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'CPU3SMUT',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_TRAPDIS0_Bits',0,4,199,9,3
	.word	72052
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS1_Bits',0,4,202,9,16,4,11
	.byte	'CPU4ESR0T',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CPU4ESR1T',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CPU4TRAP2T',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'CPU4SMUT',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	4,0,2,35,0,11
	.byte	'CPU5ESR0T',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'CPU5ESR1T',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'CPU5TRAP2T',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'CPU5SMUT',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	611
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_TRAPDIS1_Bits',0,4,215,9,3
	.word	72540
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,4,218,9,16,4,11
	.byte	'ESR0T',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPSET_Bits',0,4,225,9,3
	.word	72837
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,4,228,9,16,4,11
	.byte	'ESR0T',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,4,235,9,3
	.word	72985
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,4,244,9,3
	.word	475
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,4,132,10,3
	.word	650
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,4,148,10,3
	.word	916
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,4,151,10,16,4,11
	.byte	'ENDINIT',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	459
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,4,157,10,3
	.word	73235
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,4,160,10,16,4,11
	.byte	'CLRIRF',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	611
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,4,173,10,3
	.word	73361
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,4,176,10,16,4,11
	.byte	'AE',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	611
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,4,189,10,3
	.word	73613
	.byte	12,4,197,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54269
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN00',0,4,202,10,3
	.word	73832
	.byte	12,4,205,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54828
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN01',0,4,210,10,3
	.word	73897
	.byte	12,4,213,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54907
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN10',0,4,218,10,3
	.word	73962
	.byte	12,4,221,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55467
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN11',0,4,226,10,3
	.word	74027
	.byte	12,4,229,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55548
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ARSTDIS',0,4,234,10,3
	.word	74092
	.byte	12,4,237,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55765
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON0',0,4,242,10,3
	.word	74157
	.byte	12,4,245,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56038
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON1',0,4,250,10,3
	.word	74222
	.byte	12,4,253,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56364
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON10',0,4,130,11,3
	.word	74287
	.byte	12,4,133,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56466
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON11',0,4,138,11,3
	.word	74353
	.byte	12,4,141,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56568
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON2',0,4,146,11,3
	.word	74419
	.byte	12,4,149,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56842
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON3',0,4,154,11,3
	.word	74484
	.byte	12,4,157,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57211
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON4',0,4,162,11,3
	.word	74549
	.byte	12,4,165,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57391
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON5',0,4,170,11,3
	.word	74614
	.byte	12,4,173,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57560
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON6',0,4,178,11,3
	.word	74679
	.byte	12,4,181,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57660
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON7',0,4,186,11,3
	.word	74744
	.byte	12,4,189,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57760
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON8',0,4,194,11,3
	.word	74809
	.byte	12,4,197,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57860
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON9',0,4,202,11,3
	.word	74874
	.byte	12,4,205,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57960
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CHIPID',0,4,210,11,3
	.word	74939
	.byte	12,4,213,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58163
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_DTSCLIM',0,4,218,11,3
	.word	75003
	.byte	12,4,221,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58395
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_DTSCSTAT',0,4,226,11,3
	.word	75068
	.byte	12,4,229,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58497
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EICON0',0,4,234,11,3
	.word	75134
	.byte	12,4,237,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58625
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EICON1',0,4,242,11,3
	.word	75198
	.byte	12,4,245,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58814
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EICR',0,4,250,11,3
	.word	75262
	.byte	12,4,253,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59178
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EIFILT',0,4,130,12,3
	.word	75324
	.byte	12,4,133,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59617
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EIFR',0,4,138,12,3
	.word	75388
	.byte	12,4,141,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59828
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EISR',0,4,146,12,3
	.word	75450
	.byte	12,4,149,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60004
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EMSR',0,4,154,12,3
	.word	75512
	.byte	12,4,157,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60198
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EMSSW',0,4,162,12,3
	.word	75574
	.byte	12,4,165,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60333
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX',0,4,170,12,3
	.word	75637
	.byte	12,4,173,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60469
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ESROCFG',0,4,178,12,3
	.word	75710
	.byte	12,4,181,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60580
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EXTCON',0,4,186,12,3
	.word	75775
	.byte	12,4,189,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60798
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_FDR',0,4,194,12,3
	.word	75839
	.byte	12,4,197,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60961
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_FMR',0,4,202,12,3
	.word	75900
	.byte	12,4,205,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61297
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ID',0,4,210,12,3
	.word	75961
	.byte	12,4,213,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61404
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_IGCR',0,4,218,12,3
	.word	76021
	.byte	12,4,221,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61856
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_IN',0,4,226,12,3
	.word	76083
	.byte	12,4,229,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61955
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_IOCR',0,4,234,12,3
	.word	76143
	.byte	12,4,237,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62105
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL0',0,4,242,12,3
	.word	76205
	.byte	12,4,245,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62343
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL1',0,4,250,12,3
	.word	76273
	.byte	12,4,253,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62504
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL2',0,4,130,13,3
	.word	76341
	.byte	12,4,133,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62610
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL3',0,4,138,13,3
	.word	76409
	.byte	12,4,141,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62696
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LCLCON0',0,4,146,13,3
	.word	76477
	.byte	12,4,149,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62864
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LCLCON1',0,4,154,13,3
	.word	76542
	.byte	12,4,157,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63032
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LCLTEST',0,4,162,13,3
	.word	76607
	.byte	12,4,165,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63346
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_MANID',0,4,170,13,3
	.word	76672
	.byte	12,4,173,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63457
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OMR',0,4,178,13,3
	.word	76735
	.byte	12,4,181,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63615
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OSCCON',0,4,186,13,3
	.word	76796
	.byte	12,4,189,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64026
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OUT',0,4,194,13,3
	.word	76860
	.byte	12,4,197,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64127
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OVCCON',0,4,202,13,3
	.word	76921
	.byte	12,4,205,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64445
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OVCENABLE',0,4,210,13,3
	.word	76985
	.byte	12,4,213,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64632
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PDISC',0,4,218,13,3
	.word	77052
	.byte	12,4,221,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64743
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PDR',0,4,226,13,3
	.word	77115
	.byte	12,4,229,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64876
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PDRR',0,4,234,13,3
	.word	77176
	.byte	12,4,237,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65079
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PERPLLCON0',0,4,242,13,3
	.word	77238
	.byte	12,4,245,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65319
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PERPLLCON1',0,4,250,13,3
	.word	77306
	.byte	12,4,253,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65463
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PERPLLSTAT',0,4,130,14,3
	.word	77374
	.byte	12,4,133,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65685
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR0',0,4,138,14,3
	.word	77442
	.byte	12,4,141,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65821
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR1',0,4,146,14,3
	.word	77506
	.byte	12,4,149,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65957
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR2',0,4,154,14,3
	.word	77570
	.byte	12,4,157,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66093
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR3',0,4,162,14,3
	.word	77634
	.byte	12,4,165,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66229
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR4',0,4,170,14,3
	.word	77698
	.byte	12,4,173,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66365
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR5',0,4,178,14,3
	.word	77762
	.byte	12,4,181,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66501
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMSTAT0',0,4,186,14,3
	.word	77826
	.byte	12,4,189,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66773
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMSWCR1',0,4,194,14,3
	.word	77891
	.byte	12,4,197,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67018
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMTRCSR0',0,4,202,14,3
	.word	77956
	.byte	12,4,205,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67406
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMTRCSR1',0,4,210,14,3
	.word	78022
	.byte	12,4,213,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67524
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMTRCSR2',0,4,218,14,3
	.word	78088
	.byte	12,4,221,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67767
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMTRCSR3',0,4,226,14,3
	.word	78154
	.byte	12,4,229,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68034
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_RSTCON',0,4,234,14,3
	.word	78220
	.byte	12,4,237,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68293
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_RSTCON2',0,4,242,14,3
	.word	78284
	.byte	12,4,245,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68598
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_RSTCON3',0,4,250,14,3
	.word	78349
	.byte	12,4,253,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68679
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_RSTSTAT',0,4,130,15,3
	.word	78414
	.byte	12,4,133,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69228
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SEICON0',0,4,138,15,3
	.word	78479
	.byte	12,4,141,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69358
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SEICON1',0,4,146,15,3
	.word	78544
	.byte	12,4,149,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69549
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SEISR',0,4,154,15,3
	.word	78609
	.byte	12,4,157,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69727
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STCON',0,4,162,15,3
	.word	78672
	.byte	12,4,165,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69878
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM1',0,4,170,15,3
	.word	78735
	.byte	12,4,173,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69950
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM2',0,4,178,15,3
	.word	78799
	.byte	12,4,181,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70022
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM3',0,4,186,15,3
	.word	78863
	.byte	12,4,189,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70094
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM4',0,4,194,15,3
	.word	78927
	.byte	12,4,197,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70166
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM5',0,4,202,15,3
	.word	78991
	.byte	12,4,205,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70238
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STMEM6',0,4,210,15,3
	.word	79055
	.byte	12,4,213,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70310
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STSTAT',0,4,218,15,3
	.word	79119
	.byte	12,4,221,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70639
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SWAPCTRL',0,4,226,15,3
	.word	79183
	.byte	12,4,229,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70759
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SWRSTCON',0,4,234,15,3
	.word	79249
	.byte	12,4,237,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70929
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SYSCON',0,4,242,15,3
	.word	79315
	.byte	12,4,245,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71192
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SYSPLLCON0',0,4,250,15,3
	.word	79379
	.byte	12,4,253,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71471
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SYSPLLCON1',0,4,130,16,3
	.word	79447
	.byte	12,4,133,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71575
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SYSPLLCON2',0,4,138,16,3
	.word	79515
	.byte	12,4,141,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71681
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SYSPLLSTAT',0,4,146,16,3
	.word	79583
	.byte	12,4,149,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71904
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPCLR',0,4,154,16,3
	.word	79651
	.byte	12,4,157,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72052
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPDIS0',0,4,162,16,3
	.word	79716
	.byte	12,4,165,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72540
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPDIS1',0,4,170,16,3
	.word	79782
	.byte	12,4,173,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72837
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPSET',0,4,178,16,3
	.word	79848
	.byte	12,4,181,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72985
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPSTAT',0,4,186,16,3
	.word	79913
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_CON0',0,4,194,16,3
	.word	571
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_CON1',0,4,202,16,3
	.word	876
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_SR',0,4,210,16,3
	.word	1107
	.byte	12,4,213,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73235
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_WDTS_CON0',0,4,218,16,3
	.word	80064
	.byte	12,4,221,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73361
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_WDTS_CON1',0,4,226,16,3
	.word	80131
	.byte	12,4,229,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73613
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_WDTS_SR',0,4,234,16,3
	.word	80198
	.byte	10
	.byte	'_Ifx_SCU_ESRCFGX',0,4,246,16,25,4,13
	.byte	'ESRCFGX',0
	.word	75637
	.byte	4,2,35,0,0,14
	.word	80263
	.byte	32
	.byte	'Ifx_SCU_ESRCFGX',0,4,249,16,3
	.word	80304
	.byte	14
	.word	1147
	.byte	32
	.byte	'Ifx_SCU_WDTCPU',0,4,141,17,3
	.word	80334
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,4,156,17,25,12,13
	.byte	'CON0',0
	.word	80064
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	80131
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	80198
	.byte	4,2,35,8,0,14
	.word	80363
	.byte	32
	.byte	'Ifx_SCU_WDTS',0,4,161,17,3
	.word	80424
	.byte	15,8
	.word	80263
	.byte	16,1,0,14
	.word	80451
	.byte	15,16
	.word	611
	.byte	16,15,0,15,36
	.word	611
	.byte	16,35,0,15,16
	.word	75262
	.byte	16,3,0,15,16
	.word	76021
	.byte	16,3,0,15,72
	.word	1147
	.byte	16,5,0,14
	.word	80501
	.byte	14
	.word	80363
	.byte	15,176,2
	.word	611
	.byte	16,175,2,0,10
	.byte	'_Ifx_SCU',0,4,176,17,25,128,8,13
	.byte	'reserved_0',0
	.word	4452
	.byte	8,2,35,0,13
	.byte	'ID',0
	.word	75961
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2632
	.byte	4,2,35,12,13
	.byte	'OSCCON',0
	.word	76796
	.byte	4,2,35,16,13
	.byte	'SYSPLLSTAT',0
	.word	79583
	.byte	4,2,35,20,13
	.byte	'SYSPLLCON0',0
	.word	79379
	.byte	4,2,35,24,13
	.byte	'SYSPLLCON1',0
	.word	79447
	.byte	4,2,35,28,13
	.byte	'SYSPLLCON2',0
	.word	79515
	.byte	4,2,35,32,13
	.byte	'PERPLLSTAT',0
	.word	77374
	.byte	4,2,35,36,13
	.byte	'PERPLLCON0',0
	.word	77238
	.byte	4,2,35,40,13
	.byte	'PERPLLCON1',0
	.word	77306
	.byte	4,2,35,44,13
	.byte	'CCUCON0',0
	.word	74157
	.byte	4,2,35,48,13
	.byte	'CCUCON1',0
	.word	74222
	.byte	4,2,35,52,13
	.byte	'FDR',0
	.word	75839
	.byte	4,2,35,56,13
	.byte	'EXTCON',0
	.word	75775
	.byte	4,2,35,60,13
	.byte	'CCUCON2',0
	.word	74419
	.byte	4,2,35,64,13
	.byte	'CCUCON3',0
	.word	74484
	.byte	4,2,35,68,13
	.byte	'CCUCON4',0
	.word	74549
	.byte	4,2,35,72,13
	.byte	'CCUCON5',0
	.word	74614
	.byte	4,2,35,76,13
	.byte	'RSTSTAT',0
	.word	78414
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	2632
	.byte	4,2,35,84,13
	.byte	'RSTCON',0
	.word	78220
	.byte	4,2,35,88,13
	.byte	'ARSTDIS',0
	.word	74092
	.byte	4,2,35,92,13
	.byte	'SWRSTCON',0
	.word	79249
	.byte	4,2,35,96,13
	.byte	'RSTCON2',0
	.word	78284
	.byte	4,2,35,100,13
	.byte	'RSTCON3',0
	.word	78349
	.byte	4,2,35,104,13
	.byte	'reserved_6C',0
	.word	2632
	.byte	4,2,35,108,13
	.byte	'ESRCFGX',0
	.word	80460
	.byte	8,2,35,112,13
	.byte	'ESROCFG',0
	.word	75710
	.byte	4,2,35,120,13
	.byte	'SYSCON',0
	.word	79315
	.byte	4,2,35,124,13
	.byte	'CCUCON6',0
	.word	74679
	.byte	4,3,35,128,1,13
	.byte	'CCUCON7',0
	.word	74744
	.byte	4,3,35,132,1,13
	.byte	'CCUCON8',0
	.word	74809
	.byte	4,3,35,136,1,13
	.byte	'CCUCON9',0
	.word	74874
	.byte	4,3,35,140,1,13
	.byte	'CCUCON10',0
	.word	74287
	.byte	4,3,35,144,1,13
	.byte	'CCUCON11',0
	.word	74353
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	2632
	.byte	4,3,35,152,1,13
	.byte	'PDR',0
	.word	77115
	.byte	4,3,35,156,1,13
	.byte	'IOCR',0
	.word	76143
	.byte	4,3,35,160,1,13
	.byte	'OUT',0
	.word	76860
	.byte	4,3,35,164,1,13
	.byte	'OMR',0
	.word	76735
	.byte	4,3,35,168,1,13
	.byte	'IN',0
	.word	76083
	.byte	4,3,35,172,1,13
	.byte	'reserved_B0',0
	.word	80465
	.byte	16,3,35,176,1,13
	.byte	'STSTAT',0
	.word	79119
	.byte	4,3,35,192,1,13
	.byte	'STCON',0
	.word	78672
	.byte	4,3,35,196,1,13
	.byte	'PMCSR0',0
	.word	77442
	.byte	4,3,35,200,1,13
	.byte	'PMCSR1',0
	.word	77506
	.byte	4,3,35,204,1,13
	.byte	'PMCSR2',0
	.word	77570
	.byte	4,3,35,208,1,13
	.byte	'PMCSR3',0
	.word	77634
	.byte	4,3,35,212,1,13
	.byte	'PMCSR4',0
	.word	77698
	.byte	4,3,35,216,1,13
	.byte	'PMCSR5',0
	.word	77762
	.byte	4,3,35,220,1,13
	.byte	'reserved_E0',0
	.word	2632
	.byte	4,3,35,224,1,13
	.byte	'PMSTAT0',0
	.word	77826
	.byte	4,3,35,228,1,13
	.byte	'PMSWCR1',0
	.word	77891
	.byte	4,3,35,232,1,13
	.byte	'reserved_EC',0
	.word	80465
	.byte	16,3,35,236,1,13
	.byte	'EMSR',0
	.word	75512
	.byte	4,3,35,252,1,13
	.byte	'EMSSW',0
	.word	75574
	.byte	4,3,35,128,2,13
	.byte	'DTSCSTAT',0
	.word	75068
	.byte	4,3,35,132,2,13
	.byte	'DTSCLIM',0
	.word	75003
	.byte	4,3,35,136,2,13
	.byte	'reserved_10C',0
	.word	18298
	.byte	20,3,35,140,2,13
	.byte	'TRAPDIS1',0
	.word	79782
	.byte	4,3,35,160,2,13
	.byte	'TRAPSTAT',0
	.word	79913
	.byte	4,3,35,164,2,13
	.byte	'TRAPSET',0
	.word	79848
	.byte	4,3,35,168,2,13
	.byte	'TRAPCLR',0
	.word	79651
	.byte	4,3,35,172,2,13
	.byte	'TRAPDIS0',0
	.word	79716
	.byte	4,3,35,176,2,13
	.byte	'LCLCON0',0
	.word	76477
	.byte	4,3,35,180,2,13
	.byte	'LCLCON1',0
	.word	76542
	.byte	4,3,35,184,2,13
	.byte	'LCLTEST',0
	.word	76607
	.byte	4,3,35,188,2,13
	.byte	'CHIPID',0
	.word	74939
	.byte	4,3,35,192,2,13
	.byte	'MANID',0
	.word	76672
	.byte	4,3,35,196,2,13
	.byte	'reserved_148',0
	.word	2632
	.byte	4,3,35,200,2,13
	.byte	'SWAPCTRL',0
	.word	79183
	.byte	4,3,35,204,2,13
	.byte	'reserved_150',0
	.word	18298
	.byte	20,3,35,208,2,13
	.byte	'LBISTCTRL0',0
	.word	76205
	.byte	4,3,35,228,2,13
	.byte	'LBISTCTRL1',0
	.word	76273
	.byte	4,3,35,232,2,13
	.byte	'LBISTCTRL2',0
	.word	76341
	.byte	4,3,35,236,2,13
	.byte	'LBISTCTRL3',0
	.word	76409
	.byte	4,3,35,240,2,13
	.byte	'reserved_174',0
	.word	80465
	.byte	16,3,35,244,2,13
	.byte	'STMEM1',0
	.word	78735
	.byte	4,3,35,132,3,13
	.byte	'STMEM2',0
	.word	78799
	.byte	4,3,35,136,3,13
	.byte	'PDISC',0
	.word	77052
	.byte	4,3,35,140,3,13
	.byte	'reserved_190',0
	.word	4452
	.byte	8,3,35,144,3,13
	.byte	'PMTRCSR0',0
	.word	77956
	.byte	4,3,35,152,3,13
	.byte	'PMTRCSR1',0
	.word	78022
	.byte	4,3,35,156,3,13
	.byte	'PMTRCSR2',0
	.word	78088
	.byte	4,3,35,160,3,13
	.byte	'PMTRCSR3',0
	.word	78154
	.byte	4,3,35,164,3,13
	.byte	'reserved_1A8',0
	.word	3823
	.byte	24,3,35,168,3,13
	.byte	'STMEM3',0
	.word	78863
	.byte	4,3,35,192,3,13
	.byte	'STMEM4',0
	.word	78927
	.byte	4,3,35,196,3,13
	.byte	'STMEM5',0
	.word	78991
	.byte	4,3,35,200,3,13
	.byte	'STMEM6',0
	.word	79055
	.byte	4,3,35,204,3,13
	.byte	'reserved_1D0',0
	.word	80465
	.byte	16,3,35,208,3,13
	.byte	'OVCENABLE',0
	.word	76985
	.byte	4,3,35,224,3,13
	.byte	'OVCCON',0
	.word	76921
	.byte	4,3,35,228,3,13
	.byte	'reserved_1E8',0
	.word	80474
	.byte	36,3,35,232,3,13
	.byte	'EIFILT',0
	.word	75324
	.byte	4,3,35,140,4,13
	.byte	'EICR',0
	.word	80483
	.byte	16,3,35,144,4,13
	.byte	'EIFR',0
	.word	75388
	.byte	4,3,35,160,4,13
	.byte	'FMR',0
	.word	75900
	.byte	4,3,35,164,4,13
	.byte	'PDRR',0
	.word	77176
	.byte	4,3,35,168,4,13
	.byte	'IGCR',0
	.word	80492
	.byte	16,3,35,172,4,13
	.byte	'reserved_23C',0
	.word	80465
	.byte	16,3,35,188,4,13
	.byte	'WDTCPU',0
	.word	80510
	.byte	72,3,35,204,4,13
	.byte	'reserved_294',0
	.word	4452
	.byte	8,3,35,148,5,13
	.byte	'EICON0',0
	.word	75134
	.byte	4,3,35,156,5,13
	.byte	'EICON1',0
	.word	75198
	.byte	4,3,35,160,5,13
	.byte	'EISR',0
	.word	75450
	.byte	4,3,35,164,5,13
	.byte	'WDTS',0
	.word	80515
	.byte	12,3,35,168,5,13
	.byte	'SEICON0',0
	.word	78479
	.byte	4,3,35,180,5,13
	.byte	'SEICON1',0
	.word	78544
	.byte	4,3,35,184,5,13
	.byte	'SEISR',0
	.word	78609
	.byte	4,3,35,188,5,13
	.byte	'reserved_2C0',0
	.word	80520
	.byte	176,2,3,35,192,5,13
	.byte	'ACCEN11',0
	.word	74027
	.byte	4,3,35,240,7,13
	.byte	'ACCEN10',0
	.word	73962
	.byte	4,3,35,244,7,13
	.byte	'ACCEN01',0
	.word	73897
	.byte	4,3,35,248,7,13
	.byte	'ACCEN00',0
	.word	73832
	.byte	4,3,35,252,7,0,14
	.word	80531
	.byte	32
	.byte	'Ifx_SCU',0,4,166,18,3
	.word	82652
	.byte	17,5,73,9,1,18
	.byte	'IfxPort_ControlledBy_port',0,0,18
	.byte	'IfxPort_ControlledBy_hsct',0,1,0,32
	.byte	'IfxPort_ControlledBy',0,5,77,3
	.word	82674
	.byte	32
	.byte	'IfxPort_InputMode',0,5,87,3
	.word	9127
	.byte	17,5,91,9,1,18
	.byte	'IfxPort_LvdsMode_high',0,0,18
	.byte	'IfxPort_LvdsMode_medium',0,1,0,32
	.byte	'IfxPort_LvdsMode',0,5,95,3
	.word	82791
	.byte	32
	.byte	'IfxPort_Mode',0,5,122,3
	.word	43242
	.byte	32
	.byte	'IfxPort_OutputIdx',0,5,136,1,3
	.word	9428
	.byte	32
	.byte	'IfxPort_OutputMode',0,5,145,1,3
	.word	9332
	.byte	32
	.byte	'IfxPort_PadDriver',0,5,165,1,3
	.word	41245
	.byte	17,5,169,1,9,1,18
	.byte	'IfxPort_PadSupply_3v',0,0,18
	.byte	'IfxPort_PadSupply_5v',0,1,0,32
	.byte	'IfxPort_PadSupply',0,5,173,1,3
	.word	82975
	.byte	17,5,177,1,9,1,18
	.byte	'IfxPort_PinFunctionMode_digital',0,0,18
	.byte	'IfxPort_PinFunctionMode_analog',0,1,0,32
	.byte	'IfxPort_PinFunctionMode',0,5,181,1,3
	.word	83055
	.byte	32
	.byte	'IfxPort_State',0,5,193,1,3
	.word	9741
	.byte	32
	.byte	'IfxPort_Pin',0,5,250,1,3
	.word	41008
	.byte	20
	.word	41165
	.byte	32
	.byte	'IfxPsi5_Rx_In',0,10,62,3
	.word	83206
	.byte	20
	.word	41750
	.byte	32
	.byte	'IfxPsi5_Tx_Out',0,10,71,3
	.word	83233
	.byte	17,22,66,9,1,18
	.byte	'IfxSrc_Tos_cpu0',0,0,18
	.byte	'IfxSrc_Tos_dma',0,1,18
	.byte	'IfxSrc_Tos_cpu1',0,2,18
	.byte	'IfxSrc_Tos_cpu2',0,3,18
	.byte	'IfxSrc_Tos_cpu3',0,4,18
	.byte	'IfxSrc_Tos_cpu4',0,5,18
	.byte	'IfxSrc_Tos_cpu5',0,6,0,32
	.byte	'IfxSrc_Tos',0,22,75,3
	.word	83261
	.byte	32
	.byte	'Ifx_SRC_SRCR_Bits',0,8,85,3
	.word	9922
	.byte	32
	.byte	'Ifx_SRC_SRCR',0,8,98,3
	.word	10212
	.byte	10
	.byte	'_Ifx_SRC_CPU_CPU',0,8,110,25,4,13
	.byte	'SB',0
	.word	10212
	.byte	4,2,35,0,0,14
	.word	83458
	.byte	32
	.byte	'Ifx_SRC_CPU_CPU',0,8,113,3
	.word	83493
	.byte	15,24
	.word	83458
	.byte	16,5,0,14
	.word	83522
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,8,128,1,25,24,13
	.byte	'CPU',0
	.word	83531
	.byte	24,2,35,0,0,14
	.word	83536
	.byte	32
	.byte	'Ifx_SRC_CPU',0,8,131,1,3
	.word	83569
	.byte	10
	.byte	'_Ifx_SRC_AGBT_AGBT',0,8,146,1,25,4,13
	.byte	'SR',0
	.word	10212
	.byte	4,2,35,0,0,14
	.word	83595
	.byte	32
	.byte	'Ifx_SRC_AGBT_AGBT',0,8,149,1,3
	.word	83633
	.byte	15,4
	.word	83595
	.byte	16,0,0,14
	.word	83665
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,8,164,1,25,4,13
	.byte	'AGBT',0
	.word	83674
	.byte	4,2,35,0,0,14
	.word	83679
	.byte	32
	.byte	'Ifx_SRC_AGBT',0,8,167,1,3
	.word	83714
	.byte	10
	.byte	'_Ifx_SRC_XBAR_XBAR',0,8,182,1,25,4,13
	.byte	'SR',0
	.word	10212
	.byte	4,2,35,0,0,14
	.word	83741
	.byte	32
	.byte	'Ifx_SRC_XBAR_XBAR',0,8,185,1,3
	.word	83779
	.byte	15,12
	.word	83741
	.byte	16,2,0,14
	.word	83811
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,8,200,1,25,12,13
	.byte	'XBAR',0
	.word	83820
	.byte	12,2,35,0,0,14
	.word	83825
	.byte	32
	.byte	'Ifx_SRC_XBAR',0,8,203,1,3
	.word	83860
	.byte	15,8
	.word	10212
	.byte	16,1,0,10
	.byte	'_Ifx_SRC_CERBERUS_CERBERUS',0,8,218,1,25,8,13
	.byte	'SR',0
	.word	83887
	.byte	8,2,35,0,0,14
	.word	83896
	.byte	32
	.byte	'Ifx_SRC_CERBERUS_CERBERUS',0,8,221,1,3
	.word	83942
	.byte	14
	.word	83896
	.byte	10
	.byte	'_Ifx_SRC_CERBERUS',0,8,236,1,25,8,13
	.byte	'CERBERUS',0
	.word	83982
	.byte	8,2,35,0,0,14
	.word	83987
	.byte	32
	.byte	'Ifx_SRC_CERBERUS',0,8,239,1,3
	.word	84030
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN_ASCLIN',0,8,254,1,25,12,13
	.byte	'TX',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,8,0,14
	.word	84061
	.byte	32
	.byte	'Ifx_SRC_ASCLIN_ASCLIN',0,8,131,2,3
	.word	84128
	.byte	15,144,1
	.word	84061
	.byte	16,11,0,14
	.word	84164
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,8,146,2,25,144,1,13
	.byte	'ASCLIN',0
	.word	84174
	.byte	144,1,2,35,0,0,14
	.word	84179
	.byte	32
	.byte	'Ifx_SRC_ASCLIN',0,8,149,2,3
	.word	84220
	.byte	10
	.byte	'_Ifx_SRC_QSPI_QSPI',0,8,164,2,25,20,13
	.byte	'TX',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	10212
	.byte	4,2,35,12,13
	.byte	'U',0
	.word	10212
	.byte	4,2,35,16,0,14
	.word	84249
	.byte	32
	.byte	'Ifx_SRC_QSPI_QSPI',0,8,171,2,3
	.word	84335
	.byte	15,120
	.word	84249
	.byte	16,5,0,14
	.word	84367
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,8,186,2,25,120,13
	.byte	'QSPI',0
	.word	84376
	.byte	120,2,35,0,0,14
	.word	84381
	.byte	32
	.byte	'Ifx_SRC_QSPI',0,8,189,2,3
	.word	84416
	.byte	10
	.byte	'_Ifx_SRC_HSCT_HSCT',0,8,204,2,25,4,13
	.byte	'SR',0
	.word	10212
	.byte	4,2,35,0,0,14
	.word	84443
	.byte	32
	.byte	'Ifx_SRC_HSCT_HSCT',0,8,207,2,3
	.word	84481
	.byte	15,8
	.word	84443
	.byte	16,1,0,14
	.word	84513
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,8,222,2,25,8,13
	.byte	'HSCT',0
	.word	84522
	.byte	8,2,35,0,0,14
	.word	84527
	.byte	32
	.byte	'Ifx_SRC_HSCT',0,8,225,2,3
	.word	84562
	.byte	10
	.byte	'_Ifx_SRC_HSSL_HSSL_CH',0,8,240,2,25,16,13
	.byte	'COK',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	10212
	.byte	4,2,35,12,0,14
	.word	84589
	.byte	32
	.byte	'Ifx_SRC_HSSL_HSSL_CH',0,8,246,2,3
	.word	84670
	.byte	15,64
	.word	84589
	.byte	16,3,0,14
	.word	84705
	.byte	10
	.byte	'_Ifx_SRC_HSSL_HSSL',0,8,133,3,25,68,13
	.byte	'CH',0
	.word	84714
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	10212
	.byte	4,2,35,64,0,14
	.word	84719
	.byte	32
	.byte	'Ifx_SRC_HSSL_HSSL',0,8,137,3,3
	.word	84770
	.byte	15,136,1
	.word	84719
	.byte	16,1,0,14
	.word	84802
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,8,152,3,25,136,1,13
	.byte	'HSSL',0
	.word	84812
	.byte	136,1,2,35,0,0,14
	.word	84817
	.byte	32
	.byte	'Ifx_SRC_HSSL',0,8,155,3,3
	.word	84854
	.byte	10
	.byte	'_Ifx_SRC_I2C_I2C',0,8,170,3,25,16,13
	.byte	'DTR',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'P',0
	.word	10212
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2632
	.byte	4,2,35,12,0,14
	.word	84881
	.byte	32
	.byte	'Ifx_SRC_I2C_I2C',0,8,176,3,3
	.word	84962
	.byte	15,32
	.word	84881
	.byte	16,1,0,14
	.word	84992
	.byte	10
	.byte	'_Ifx_SRC_I2C',0,8,191,3,25,32,13
	.byte	'I2C',0
	.word	85001
	.byte	32,2,35,0,0,14
	.word	85006
	.byte	32
	.byte	'Ifx_SRC_I2C',0,8,194,3,3
	.word	85039
	.byte	10
	.byte	'_Ifx_SRC_SENT_SENT',0,8,209,3,25,4,13
	.byte	'SR',0
	.word	10212
	.byte	4,2,35,0,0,14
	.word	85065
	.byte	32
	.byte	'Ifx_SRC_SENT_SENT',0,8,212,3,3
	.word	85103
	.byte	15,40
	.word	85065
	.byte	16,9,0,14
	.word	85135
	.byte	10
	.byte	'_Ifx_SRC_SENT',0,8,227,3,25,40,13
	.byte	'SENT',0
	.word	85144
	.byte	40,2,35,0,0,14
	.word	85149
	.byte	32
	.byte	'Ifx_SRC_SENT',0,8,230,3,3
	.word	85184
	.byte	15,20
	.word	10212
	.byte	16,4,0,10
	.byte	'_Ifx_SRC_MSC_MSC',0,8,245,3,25,20,13
	.byte	'SR',0
	.word	85211
	.byte	20,2,35,0,0,14
	.word	85220
	.byte	32
	.byte	'Ifx_SRC_MSC_MSC',0,8,248,3,3
	.word	85256
	.byte	15,80
	.word	85220
	.byte	16,3,0,14
	.word	85286
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,8,135,4,25,80,13
	.byte	'MSC',0
	.word	85295
	.byte	80,2,35,0,0,14
	.word	85300
	.byte	32
	.byte	'Ifx_SRC_MSC',0,8,138,4,3
	.word	85333
	.byte	15,16
	.word	10212
	.byte	16,3,0,10
	.byte	'_Ifx_SRC_CCU6_CCU',0,8,153,4,25,16,13
	.byte	'SR',0
	.word	85359
	.byte	16,2,35,0,0,14
	.word	85368
	.byte	32
	.byte	'Ifx_SRC_CCU6_CCU',0,8,156,4,3
	.word	85405
	.byte	15,32
	.word	85368
	.byte	16,1,0,14
	.word	85436
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,8,171,4,25,32,13
	.byte	'CCU',0
	.word	85445
	.byte	32,2,35,0,0,14
	.word	85450
	.byte	32
	.byte	'Ifx_SRC_CCU6',0,8,174,4,3
	.word	85484
	.byte	10
	.byte	'_Ifx_SRC_GPT12_GPT12',0,8,189,4,25,24,13
	.byte	'CIRQ',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	10212
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	10212
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	10212
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	10212
	.byte	4,2,35,20,0,14
	.word	85511
	.byte	32
	.byte	'Ifx_SRC_GPT12_GPT12',0,8,197,4,3
	.word	85613
	.byte	15,24
	.word	85511
	.byte	16,0,0,14
	.word	85647
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,8,212,4,25,24,13
	.byte	'GPT12',0
	.word	85656
	.byte	24,2,35,0,0,14
	.word	85661
	.byte	32
	.byte	'Ifx_SRC_GPT12',0,8,215,4,3
	.word	85698
	.byte	10
	.byte	'_Ifx_SRC_STM_STM',0,8,230,4,25,8,13
	.byte	'SR',0
	.word	83887
	.byte	8,2,35,0,0,14
	.word	85726
	.byte	32
	.byte	'Ifx_SRC_STM_STM',0,8,233,4,3
	.word	85762
	.byte	15,48
	.word	85726
	.byte	16,5,0,14
	.word	85792
	.byte	10
	.byte	'_Ifx_SRC_STM',0,8,248,4,25,48,13
	.byte	'STM',0
	.word	85801
	.byte	48,2,35,0,0,14
	.word	85806
	.byte	32
	.byte	'Ifx_SRC_STM',0,8,251,4,3
	.word	85839
	.byte	10
	.byte	'_Ifx_SRC_FCE_FCE0',0,8,138,5,25,4,13
	.byte	'SR',0
	.word	10212
	.byte	4,2,35,0,0,14
	.word	85865
	.byte	32
	.byte	'Ifx_SRC_FCE_FCE0',0,8,141,5,3
	.word	85902
	.byte	14
	.word	85865
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,8,156,5,25,4,13
	.byte	'FCE0',0
	.word	85933
	.byte	4,2,35,0,0,14
	.word	85938
	.byte	32
	.byte	'Ifx_SRC_FCE',0,8,159,5,3
	.word	85972
	.byte	15,128,4
	.word	10212
	.byte	16,127,0,10
	.byte	'_Ifx_SRC_DMA_DMA',0,8,174,5,25,176,4,13
	.byte	'ERR',0
	.word	85359
	.byte	16,2,35,0,13
	.byte	'reserved_10',0
	.word	22470
	.byte	32,2,35,16,13
	.byte	'CH',0
	.word	85998
	.byte	128,4,2,35,48,0,14
	.word	86008
	.byte	32
	.byte	'Ifx_SRC_DMA_DMA',0,8,179,5,3
	.word	86080
	.byte	15,176,4
	.word	86008
	.byte	16,0,0,14
	.word	86110
	.byte	10
	.byte	'_Ifx_SRC_DMA',0,8,194,5,25,176,4,13
	.byte	'DMA',0
	.word	86120
	.byte	176,4,2,35,0,0,14
	.word	86125
	.byte	32
	.byte	'Ifx_SRC_DMA',0,8,197,5,3
	.word	86160
	.byte	10
	.byte	'_Ifx_SRC_SDMMC_SDMMC',0,8,212,5,25,8,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'DMA',0
	.word	10212
	.byte	4,2,35,4,0,14
	.word	86186
	.byte	32
	.byte	'Ifx_SRC_SDMMC_SDMMC',0,8,216,5,3
	.word	86240
	.byte	15,8
	.word	86186
	.byte	16,0,0,14
	.word	86274
	.byte	10
	.byte	'_Ifx_SRC_SDMMC',0,8,231,5,25,8,13
	.byte	'SDMMC',0
	.word	86283
	.byte	8,2,35,0,0,14
	.word	86288
	.byte	32
	.byte	'Ifx_SRC_SDMMC',0,8,234,5,3
	.word	86325
	.byte	15,40
	.word	10212
	.byte	16,9,0,10
	.byte	'_Ifx_SRC_GETH_GETH',0,8,249,5,25,40,13
	.byte	'SR',0
	.word	86353
	.byte	40,2,35,0,0,14
	.word	86362
	.byte	32
	.byte	'Ifx_SRC_GETH_GETH',0,8,252,5,3
	.word	86400
	.byte	15,40
	.word	86362
	.byte	16,0,0,14
	.word	86432
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,8,139,6,25,40,13
	.byte	'GETH',0
	.word	86441
	.byte	40,2,35,0,0,14
	.word	86446
	.byte	32
	.byte	'Ifx_SRC_GETH',0,8,142,6,3
	.word	86481
	.byte	15,64
	.word	10212
	.byte	16,15,0,10
	.byte	'_Ifx_SRC_CAN_CAN',0,8,157,6,25,64,13
	.byte	'INT',0
	.word	86508
	.byte	64,2,35,0,0,14
	.word	86517
	.byte	32
	.byte	'Ifx_SRC_CAN_CAN',0,8,160,6,3
	.word	86554
	.byte	15,192,1
	.word	86517
	.byte	16,2,0,14
	.word	86584
	.byte	10
	.byte	'_Ifx_SRC_CAN',0,8,175,6,25,192,1,13
	.byte	'CAN',0
	.word	86594
	.byte	192,1,2,35,0,0,14
	.word	86599
	.byte	32
	.byte	'Ifx_SRC_CAN',0,8,178,6,3
	.word	86634
	.byte	10
	.byte	'_Ifx_SRC_VADC_G',0,8,193,6,25,16,13
	.byte	'SR0',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	10212
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	10212
	.byte	4,2,35,12,0,14
	.word	86660
	.byte	32
	.byte	'Ifx_SRC_VADC_G',0,8,199,6,3
	.word	86735
	.byte	10
	.byte	'_Ifx_SRC_VADC_FC',0,8,214,6,25,4,13
	.byte	'SR0',0
	.word	10212
	.byte	4,2,35,0,0,14
	.word	86764
	.byte	32
	.byte	'Ifx_SRC_VADC_FC',0,8,217,6,3
	.word	86801
	.byte	15,192,1
	.word	86660
	.byte	16,11,0,14
	.word	86831
	.byte	15,32
	.word	86764
	.byte	16,7,0,14
	.word	86846
	.byte	15,32
	.word	86660
	.byte	16,1,0,14
	.word	86860
	.byte	10
	.byte	'_Ifx_SRC_VADC',0,8,233,6,25,128,2,13
	.byte	'G',0
	.word	86841
	.byte	192,1,2,35,0,13
	.byte	'FC',0
	.word	86855
	.byte	32,3,35,192,1,13
	.byte	'CG',0
	.word	86869
	.byte	32,3,35,224,1,0,14
	.word	86874
	.byte	32
	.byte	'Ifx_SRC_VADC',0,8,238,6,3
	.word	86934
	.byte	10
	.byte	'_Ifx_SRC_DSADC_DSADC',0,8,253,6,25,8,13
	.byte	'SRM',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	10212
	.byte	4,2,35,4,0,14
	.word	86961
	.byte	32
	.byte	'Ifx_SRC_DSADC_DSADC',0,8,129,7,3
	.word	87015
	.byte	15,112
	.word	86961
	.byte	16,13,0,14
	.word	87049
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,8,144,7,25,112,13
	.byte	'DSADC',0
	.word	87058
	.byte	112,2,35,0,0,14
	.word	87063
	.byte	32
	.byte	'Ifx_SRC_DSADC',0,8,147,7,3
	.word	87100
	.byte	10
	.byte	'_Ifx_SRC_ERAY_ERAY',0,8,162,7,25,48,13
	.byte	'INT0',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'INT1',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'TINT0',0
	.word	10212
	.byte	4,2,35,8,13
	.byte	'TINT1',0
	.word	10212
	.byte	4,2,35,12,13
	.byte	'NDAT0',0
	.word	10212
	.byte	4,2,35,16,13
	.byte	'NDAT1',0
	.word	10212
	.byte	4,2,35,20,13
	.byte	'MBSC0',0
	.word	10212
	.byte	4,2,35,24,13
	.byte	'MBSC1',0
	.word	10212
	.byte	4,2,35,28,13
	.byte	'OBUSY',0
	.word	10212
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	10212
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	4452
	.byte	8,2,35,40,0,14
	.word	87128
	.byte	32
	.byte	'Ifx_SRC_ERAY_ERAY',0,8,175,7,3
	.word	87323
	.byte	15,96
	.word	87128
	.byte	16,1,0,14
	.word	87355
	.byte	10
	.byte	'_Ifx_SRC_ERAY',0,8,190,7,25,96,13
	.byte	'ERAY',0
	.word	87364
	.byte	96,2,35,0,0,14
	.word	87369
	.byte	32
	.byte	'Ifx_SRC_ERAY',0,8,193,7,3
	.word	87404
	.byte	10
	.byte	'_Ifx_SRC_HSM_HSM',0,8,208,7,25,8,13
	.byte	'HSM',0
	.word	83887
	.byte	8,2,35,0,0,14
	.word	87431
	.byte	32
	.byte	'Ifx_SRC_HSM_HSM',0,8,211,7,3
	.word	87468
	.byte	15,8
	.word	87431
	.byte	16,0,0,14
	.word	87498
	.byte	10
	.byte	'_Ifx_SRC_HSM',0,8,226,7,25,8,13
	.byte	'HSM',0
	.word	87507
	.byte	8,2,35,0,0,14
	.word	87512
	.byte	32
	.byte	'Ifx_SRC_HSM',0,8,229,7,3
	.word	87545
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,8,244,7,25,16,13
	.byte	'SCUERU',0
	.word	85359
	.byte	16,2,35,0,0,14
	.word	87571
	.byte	32
	.byte	'Ifx_SRC_SCU',0,8,247,7,3
	.word	87607
	.byte	10
	.byte	'_Ifx_SRC_PMS_PMS',0,8,134,8,25,4,13
	.byte	'SR',0
	.word	10212
	.byte	4,2,35,0,0,14
	.word	87633
	.byte	32
	.byte	'Ifx_SRC_PMS_PMS',0,8,137,8,3
	.word	87669
	.byte	15,16
	.word	87633
	.byte	16,3,0,14
	.word	87699
	.byte	10
	.byte	'_Ifx_SRC_PMS',0,8,152,8,25,16,13
	.byte	'PMS',0
	.word	87708
	.byte	16,2,35,0,0,14
	.word	87713
	.byte	32
	.byte	'Ifx_SRC_PMS',0,8,155,8,3
	.word	87746
	.byte	15,12
	.word	10212
	.byte	16,2,0,10
	.byte	'_Ifx_SRC_SMU_SMU',0,8,170,8,25,12,13
	.byte	'SR',0
	.word	87772
	.byte	12,2,35,0,0,14
	.word	87781
	.byte	32
	.byte	'Ifx_SRC_SMU_SMU',0,8,173,8,3
	.word	87817
	.byte	15,12
	.word	87781
	.byte	16,0,0,14
	.word	87847
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,8,188,8,25,12,13
	.byte	'SMU',0
	.word	87856
	.byte	12,2,35,0,0,14
	.word	87861
	.byte	32
	.byte	'Ifx_SRC_SMU',0,8,191,8,3
	.word	87894
	.byte	15,32
	.word	10212
	.byte	16,7,0,10
	.byte	'_Ifx_SRC_PSI5_PSI5',0,8,206,8,25,32,13
	.byte	'SR',0
	.word	87920
	.byte	32,2,35,0,0,14
	.word	87929
	.byte	32
	.byte	'Ifx_SRC_PSI5_PSI5',0,8,209,8,3
	.word	87967
	.byte	15,32
	.word	87929
	.byte	16,0,0,14
	.word	87999
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,8,224,8,25,32,13
	.byte	'PSI5',0
	.word	88008
	.byte	32,2,35,0,0,14
	.word	88013
	.byte	32
	.byte	'Ifx_SRC_PSI5',0,8,227,8,3
	.word	88048
	.byte	10
	.byte	'_Ifx_SRC_HSPDM_HSPDM0',0,8,242,8,25,12,13
	.byte	'BFR',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'RAMP',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,8,0,14
	.word	88075
	.byte	32
	.byte	'Ifx_SRC_HSPDM_HSPDM0',0,8,247,8,3
	.word	88144
	.byte	14
	.word	88075
	.byte	10
	.byte	'_Ifx_SRC_HSPDM',0,8,134,9,25,12,13
	.byte	'HSPDM0',0
	.word	88179
	.byte	12,2,35,0,0,14
	.word	88184
	.byte	32
	.byte	'Ifx_SRC_HSPDM',0,8,137,9,3
	.word	88222
	.byte	10
	.byte	'_Ifx_SRC_DAM_DAM',0,8,152,9,25,24,13
	.byte	'LI0',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'RI0',0
	.word	10212
	.byte	4,2,35,4,13
	.byte	'LI1',0
	.word	10212
	.byte	4,2,35,8,13
	.byte	'RI1',0
	.word	10212
	.byte	4,2,35,12,13
	.byte	'DR',0
	.word	10212
	.byte	4,2,35,16,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,20,0,14
	.word	88250
	.byte	32
	.byte	'Ifx_SRC_DAM_DAM',0,8,160,9,3
	.word	88351
	.byte	15,48
	.word	88250
	.byte	16,1,0,14
	.word	88381
	.byte	10
	.byte	'_Ifx_SRC_DAM',0,8,175,9,25,48,13
	.byte	'DAM',0
	.word	88390
	.byte	48,2,35,0,0,14
	.word	88395
	.byte	32
	.byte	'Ifx_SRC_DAM',0,8,178,9,3
	.word	88428
	.byte	10
	.byte	'_Ifx_SRC_PSI5S_PSI5S',0,8,193,9,25,32,13
	.byte	'SR',0
	.word	87920
	.byte	32,2,35,0,0,14
	.word	88454
	.byte	32
	.byte	'Ifx_SRC_PSI5S_PSI5S',0,8,196,9,3
	.word	88494
	.byte	15,32
	.word	88454
	.byte	16,0,0,14
	.word	88528
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,8,211,9,25,32,13
	.byte	'PSI5S',0
	.word	88537
	.byte	32,2,35,0,0,14
	.word	88542
	.byte	32
	.byte	'Ifx_SRC_PSI5S',0,8,214,9,3
	.word	88579
	.byte	10
	.byte	'_Ifx_SRC_RIF_RIF',0,8,229,9,25,8,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'INT',0
	.word	10212
	.byte	4,2,35,4,0,14
	.word	88607
	.byte	32
	.byte	'Ifx_SRC_RIF_RIF',0,8,233,9,3
	.word	88657
	.byte	15,16
	.word	88607
	.byte	16,1,0,14
	.word	88687
	.byte	10
	.byte	'_Ifx_SRC_RIF',0,8,248,9,25,16,13
	.byte	'RIF',0
	.word	88696
	.byte	16,2,35,0,0,14
	.word	88701
	.byte	32
	.byte	'Ifx_SRC_RIF',0,8,251,9,3
	.word	88734
	.byte	10
	.byte	'_Ifx_SRC_SPU_SPU',0,8,138,10,25,8,13
	.byte	'INT',0
	.word	10212
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	10212
	.byte	4,2,35,4,0,14
	.word	88760
	.byte	32
	.byte	'Ifx_SRC_SPU_SPU',0,8,142,10,3
	.word	88810
	.byte	15,16
	.word	88760
	.byte	16,1,0,14
	.word	88840
	.byte	10
	.byte	'_Ifx_SRC_SPU',0,8,157,10,25,16,13
	.byte	'SPU',0
	.word	88849
	.byte	16,2,35,0,0,14
	.word	88854
	.byte	32
	.byte	'Ifx_SRC_SPU',0,8,160,10,3
	.word	88887
	.byte	10
	.byte	'_Ifx_SRC_GPSR_GPSR',0,8,175,10,25,32,13
	.byte	'SR',0
	.word	87920
	.byte	32,2,35,0,0,14
	.word	88913
	.byte	32
	.byte	'Ifx_SRC_GPSR_GPSR',0,8,178,10,3
	.word	88951
	.byte	15,192,1
	.word	88913
	.byte	16,5,0,14
	.word	88983
	.byte	10
	.byte	'_Ifx_SRC_GPSR',0,8,193,10,25,192,1,13
	.byte	'GPSR',0
	.word	88993
	.byte	192,1,2,35,0,0,14
	.word	88998
	.byte	32
	.byte	'Ifx_SRC_GPSR',0,8,196,10,3
	.word	89035
	.byte	32
	.byte	'IfxPsi5_AlternateInput',0,9,83,3
	.word	41921
	.byte	32
	.byte	'IfxPsi5_BaudRate',0,9,91,3
	.word	45889
	.byte	32
	.byte	'IfxPsi5_CRCorParity',0,9,99,3
	.word	45719
	.byte	32
	.byte	'IfxPsi5_ClockType',0,9,109,3
	.word	44504
	.byte	32
	.byte	'IfxPsi5_DigitalInputFilterDepth',0,9,131,1,3
	.word	46736
	.byte	32
	.byte	'IfxPsi5_DividerMode',0,9,141,1,3
	.word	44383
	.byte	32
	.byte	'IfxPsi5_FrameExpectation',0,9,149,1,3
	.word	45789
	.byte	17,9,153,1,9,1,18
	.byte	'IfxPsi5_InterruptNodePointer_rsi',0,0,18
	.byte	'IfxPsi5_InterruptNodePointer_rdi',0,1,18
	.byte	'IfxPsi5_InterruptNodePointer_rbi',0,2,18
	.byte	'IfxPsi5_InterruptNodePointer_tdi',0,3,18
	.byte	'IfxPsi5_InterruptNodePointer_tbi',0,4,18
	.byte	'IfxPsi5_InterruptNodePointer_erri',0,5,18
	.byte	'IfxPsi5_InterruptNodePointer_sdi',0,6,18
	.byte	'IfxPsi5_InterruptNodePointer_fwi',0,7,0,32
	.byte	'IfxPsi5_InterruptNodePointer',0,9,163,1,3
	.word	89276
	.byte	17,9,175,1,9,1,18
	.byte	'IfxPsi5_InterruptSource_rsi',0,0,18
	.byte	'IfxPsi5_InterruptSource_rdi',0,1,18
	.byte	'IfxPsi5_InterruptSource_rbi',0,2,18
	.byte	'IfxPsi5_InterruptSource_tei',0,3,18
	.byte	'IfxPsi5_InterruptSource_nbi',0,4,18
	.byte	'IfxPsi5_InterruptSource_mei',0,5,18
	.byte	'IfxPsi5_InterruptSource_crci',0,6,18
	.byte	'IfxPsi5_InterruptSource_fwi',0,7,18
	.byte	'IfxPsi5_InterruptSource_rui',0,8,18
	.byte	'IfxPsi5_InterruptSource_rmi',0,9,18
	.byte	'IfxPsi5_InterruptSource_tpi',0,10,18
	.byte	'IfxPsi5_InterruptSource_tpoi',0,11,18
	.byte	'IfxPsi5_InterruptSource_tsi',0,12,18
	.byte	'IfxPsi5_InterruptSource_tsoi',0,13,18
	.byte	'IfxPsi5_InterruptSource_toi',0,14,18
	.byte	'IfxPsi5_InterruptSource_tooi',0,15,18
	.byte	'IfxPsi5_InterruptSource_nfi',0,16,18
	.byte	'IfxPsi5_InterruptSource_wsi0',0,17,18
	.byte	'IfxPsi5_InterruptSource_wsi1',0,18,18
	.byte	'IfxPsi5_InterruptSource_wsi2',0,19,18
	.byte	'IfxPsi5_InterruptSource_wsi3',0,20,18
	.byte	'IfxPsi5_InterruptSource_wsi4',0,21,18
	.byte	'IfxPsi5_InterruptSource_wsi5',0,22,18
	.byte	'IfxPsi5_InterruptSource_sdi0',0,23,18
	.byte	'IfxPsi5_InterruptSource_sdi1',0,24,18
	.byte	'IfxPsi5_InterruptSource_sdi2',0,25,18
	.byte	'IfxPsi5_InterruptSource_sdi3',0,26,18
	.byte	'IfxPsi5_InterruptSource_sdi4',0,27,18
	.byte	'IfxPsi5_InterruptSource_sdi5',0,28,18
	.byte	'IfxPsi5_InterruptSource_soi0',0,29,18
	.byte	'IfxPsi5_InterruptSource_soi1',0,30,18
	.byte	'IfxPsi5_InterruptSource_soi2',0,31,18
	.byte	'IfxPsi5_InterruptSource_soi3',0,32,18
	.byte	'IfxPsi5_InterruptSource_soi4',0,33,18
	.byte	'IfxPsi5_InterruptSource_soi5',0,34,18
	.byte	'IfxPsi5_InterruptSource_scri0',0,35,18
	.byte	'IfxPsi5_InterruptSource_scri1',0,36,18
	.byte	'IfxPsi5_InterruptSource_scri2',0,37,18
	.byte	'IfxPsi5_InterruptSource_scri3',0,38,18
	.byte	'IfxPsi5_InterruptSource_scri4',0,39,18
	.byte	'IfxPsi5_InterruptSource_scri5',0,40,0,32
	.byte	'IfxPsi5_InterruptSource',0,9,218,1,3
	.word	89602
	.byte	32
	.byte	'IfxPsi5_MessagingBits',0,9,226,1,3
	.word	45640
	.byte	32
	.byte	'IfxPsi5_ReceiveDataRegisterTimestamp',0,9,234,1,3
	.word	46038
	.byte	17,9,239,1,9,1,18
	.byte	'IfxPsi5_SleepMode_enable',0,0,18
	.byte	'IfxPsi5_SleepMode_disable',0,1,0,32
	.byte	'IfxPsi5_SleepMode',0,9,243,1,3
	.word	90983
	.byte	32
	.byte	'IfxPsi5_Slot',0,9,255,1,3
	.word	48091
	.byte	17,9,131,2,9,1,18
	.byte	'IfxPsi5_SuspendMode_none',0,0,18
	.byte	'IfxPsi5_SuspendMode_hard',0,1,18
	.byte	'IfxPsi5_SuspendMode_soft',0,2,0,32
	.byte	'IfxPsi5_SuspendMode',0,9,136,2,3
	.word	91094
	.byte	32
	.byte	'IfxPsi5_TimeBase',0,9,144,2,3
	.word	44817
	.byte	32
	.byte	'IfxPsi5_TimestampRegister',0,9,153,2,3
	.word	45941
	.byte	32
	.byte	'IfxPsi5_Trigger',0,9,165,2,3
	.word	44690
	.byte	17,9,169,2,9,1,18
	.byte	'IfxPsi5_TriggerOutput_0',0,0,18
	.byte	'IfxPsi5_TriggerOutput_1',0,1,18
	.byte	'IfxPsi5_TriggerOutput_2',0,2,18
	.byte	'IfxPsi5_TriggerOutput_3',0,3,18
	.byte	'IfxPsi5_TriggerOutput_4',0,4,18
	.byte	'IfxPsi5_TriggerOutput_5',0,5,18
	.byte	'IfxPsi5_TriggerOutput_6',0,6,18
	.byte	'IfxPsi5_TriggerOutput_7',0,7,0,32
	.byte	'IfxPsi5_TriggerOutput',0,9,179,2,3
	.word	91297
	.byte	32
	.byte	'IfxPsi5_TriggerType',0,9,188,2,3
	.word	45222
	.byte	32
	.byte	'IfxPsi5_Verbose',0,9,196,2,3
	.word	45590
	.byte	17,9,202,2,9,1,18
	.byte	'IfxPsi5_FractionalDividerRegister_normal',0,0,18
	.byte	'IfxPsi5_FractionalDividerRegister_lowbitrate',0,1,18
	.byte	'IfxPsi5_FractionalDividerRegister_highbitrate',0,2,18
	.byte	'IfxPsi5_FractionalDividerRegister_timestamp',0,3,0,32
	.byte	'IfxPsi5_FractionalDividerRegister',0,9,211,2,3
	.word	91597
	.byte	17,9,213,2,9,1,18
	.byte	'IfxPsi5_InterruptServiceRequest_0',0,0,18
	.byte	'IfxPsi5_InterruptServiceRequest_1',0,1,18
	.byte	'IfxPsi5_InterruptServiceRequest_2',0,2,18
	.byte	'IfxPsi5_InterruptServiceRequest_3',0,3,18
	.byte	'IfxPsi5_InterruptServiceRequest_4',0,4,18
	.byte	'IfxPsi5_InterruptServiceRequest_5',0,5,18
	.byte	'IfxPsi5_InterruptServiceRequest_6',0,6,18
	.byte	'IfxPsi5_InterruptServiceRequest_7',0,7,0,32
	.byte	'IfxPsi5_InterruptServiceRequest',0,9,223,2,3
	.word	91831
	.byte	17,9,225,2,9,1,18
	.byte	'IfxPsi5_InterruptStatusRegister_a',0,0,18
	.byte	'IfxPsi5_InterruptStatusRegister_b',0,1,0,32
	.byte	'IfxPsi5_InterruptStatusRegister',0,9,229,2,3
	.word	92167
	.byte	17,9,233,2,9,1,18
	.byte	'IfxPsi5_ReceiverControlRegister_a',0,0,18
	.byte	'IfxPsi5_ReceiverControlRegister_b',0,1,18
	.byte	'IfxPsi5_ReceiverControlRegister_c',0,2,0,32
	.byte	'IfxPsi5_ReceiverControlRegister',0,9,238,2,3
	.word	92287
	.byte	10
	.byte	'_Ifx_CPU_A_Bits',0,23,68,16,4,11
	.byte	'ADDR',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_A_Bits',0,23,71,3
	.word	92443
	.byte	10
	.byte	'_Ifx_CPU_BIV_Bits',0,23,74,16,4,11
	.byte	'VSS',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'BIV',0,4
	.word	459
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_BIV_Bits',0,23,78,3
	.word	92504
	.byte	10
	.byte	'_Ifx_CPU_BLK_OMASK_Bits',0,23,81,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'OMASK',0,4
	.word	459
	.byte	12,15,2,35,0,11
	.byte	'ONE',0,4
	.word	459
	.byte	11,4,2,35,0,11
	.byte	'reserved_28',0,4
	.word	459
	.byte	4,0,2,35,0,0,32
	.byte	'Ifx_CPU_BLK_OMASK_Bits',0,23,87,3
	.word	92583
	.byte	10
	.byte	'_Ifx_CPU_BLK_OTAR_Bits',0,23,90,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'TBASE',0,4
	.word	459
	.byte	23,4,2,35,0,11
	.byte	'reserved_28',0,4
	.word	459
	.byte	4,0,2,35,0,0,32
	.byte	'Ifx_CPU_BLK_OTAR_Bits',0,23,95,3
	.word	92721
	.byte	10
	.byte	'_Ifx_CPU_BLK_RABR_Bits',0,23,98,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'OBASE',0,4
	.word	459
	.byte	17,10,2,35,0,11
	.byte	'reserved_22',0,4
	.word	459
	.byte	2,8,2,35,0,11
	.byte	'OMEM',0,4
	.word	459
	.byte	4,4,2,35,0,11
	.byte	'reserved_28',0,4
	.word	459
	.byte	3,1,2,35,0,11
	.byte	'OVEN',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_BLK_RABR_Bits',0,23,106,3
	.word	92842
	.byte	10
	.byte	'_Ifx_CPU_BTV_Bits',0,23,109,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'BTV',0,4
	.word	459
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_BTV_Bits',0,23,113,3
	.word	93018
	.byte	10
	.byte	'_Ifx_CPU_CCNT_Bits',0,23,116,16,4,11
	.byte	'COUNTVALUE',0,4
	.word	459
	.byte	31,1,2,35,0,11
	.byte	'SOVF',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_CCNT_Bits',0,23,120,3
	.word	93104
	.byte	10
	.byte	'_Ifx_CPU_CCTRL_Bits',0,23,123,16,4,11
	.byte	'CM',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'CE',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'M1',0,4
	.word	459
	.byte	3,27,2,35,0,11
	.byte	'M2',0,4
	.word	459
	.byte	3,24,2,35,0,11
	.byte	'M3',0,4
	.word	459
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	459
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_CPU_CCTRL_Bits',0,23,131,1,3
	.word	93193
	.byte	10
	.byte	'_Ifx_CPU_COMPAT_Bits',0,23,134,1,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'RM',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'SP',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	459
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_COMPAT_Bits',0,23,140,1,3
	.word	93340
	.byte	10
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,23,143,1,16,4,11
	.byte	'CORE_ID',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	459
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_CORE_ID_Bits',0,23,147,1,3
	.word	93469
	.byte	10
	.byte	'_Ifx_CPU_CPR_L_Bits',0,23,150,1,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'LOWBND',0,4
	.word	459
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_CPR_L_Bits',0,23,154,1,3
	.word	93569
	.byte	10
	.byte	'_Ifx_CPU_CPR_U_Bits',0,23,157,1,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'UPPBND',0,4
	.word	459
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_CPR_U_Bits',0,23,161,1,3
	.word	93664
	.byte	10
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,23,164,1,16,4,11
	.byte	'MOD_REV',0,4
	.word	459
	.byte	8,24,2,35,0,11
	.byte	'MOD_32B',0,4
	.word	459
	.byte	8,16,2,35,0,11
	.byte	'MOD',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_CPU_ID_Bits',0,23,169,1,3
	.word	93759
	.byte	10
	.byte	'_Ifx_CPU_CPXE_Bits',0,23,172,1,16,4,11
	.byte	'XE_N',0,4
	.word	459
	.byte	10,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	459
	.byte	22,0,2,35,0,0,32
	.byte	'Ifx_CPU_CPXE_Bits',0,23,176,1,3
	.word	93869
	.byte	10
	.byte	'_Ifx_CPU_CREVT_Bits',0,23,179,1,16,4,11
	.byte	'EVTA',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	459
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_CREVT_Bits',0,23,187,1,3
	.word	93961
	.byte	10
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,23,190,1,16,4,11
	.byte	'CID',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	459
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_CUS_ID_Bits',0,23,194,1,3
	.word	94115
	.byte	10
	.byte	'_Ifx_CPU_D_Bits',0,23,197,1,16,4,11
	.byte	'DATA',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_D_Bits',0,23,200,1,3
	.word	94209
	.byte	10
	.byte	'_Ifx_CPU_DATR_Bits',0,23,203,1,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'SBE',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	459
	.byte	5,23,2,35,0,11
	.byte	'CWE',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'CFE',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	459
	.byte	3,18,2,35,0,11
	.byte	'SOE',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_DATR_Bits',0,23,214,1,3
	.word	94272
	.byte	10
	.byte	'_Ifx_CPU_DBGSR_Bits',0,23,217,1,16,4,11
	.byte	'DE',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'HALT',0,4
	.word	459
	.byte	2,29,2,35,0,11
	.byte	'SIH',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'SUSP',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'PREVSUSP',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'PEVT',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EVTSRC',0,4
	.word	459
	.byte	5,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	459
	.byte	19,0,2,35,0,0,32
	.byte	'Ifx_CPU_DBGSR_Bits',0,23,228,1,3
	.word	94498
	.byte	10
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,23,231,1,16,4,11
	.byte	'DTA',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	459
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_DBGTCR_Bits',0,23,235,1,3
	.word	94713
	.byte	10
	.byte	'_Ifx_CPU_DCON0_Bits',0,23,238,1,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'DCBYP',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	459
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_CPU_DCON0_Bits',0,23,243,1,3
	.word	94807
	.byte	10
	.byte	'_Ifx_CPU_DCON2_Bits',0,23,246,1,16,4,11
	.byte	'DCACHE_SZE',0,4
	.word	459
	.byte	16,16,2,35,0,11
	.byte	'DSCRATCH_SZE',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_DCON2_Bits',0,23,250,1,3
	.word	94923
	.byte	10
	.byte	'_Ifx_CPU_DCX_Bits',0,23,253,1,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	6,26,2,35,0,11
	.byte	'DCXVALUE',0,4
	.word	459
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_CPU_DCX_Bits',0,23,129,2,3
	.word	95024
	.byte	10
	.byte	'_Ifx_CPU_DEADD_Bits',0,23,132,2,16,4,11
	.byte	'ERROR_ADDRESS',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_DEADD_Bits',0,23,135,2,3
	.word	95117
	.byte	10
	.byte	'_Ifx_CPU_DIEAR_Bits',0,23,138,2,16,4,11
	.byte	'TA',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_DIEAR_Bits',0,23,141,2,3
	.word	95197
	.byte	10
	.byte	'_Ifx_CPU_DIETR_Bits',0,23,144,2,16,4,11
	.byte	'IED',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	459
	.byte	6,21,2,35,0,11
	.byte	'IE_UNC',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'IE_DLMU',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'IE_LPB',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'IE_MTMV',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	459
	.byte	15,0,2,35,0,0,32
	.byte	'Ifx_CPU_DIETR_Bits',0,23,159,2,3
	.word	95266
	.byte	10
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits',0,23,162,2,16,4,11
	.byte	'EN0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits',0,23,196,2,3
	.word	95550
	.byte	10
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits',0,23,199,2,16,4,11
	.byte	'EN0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits',0,23,233,2,3
	.word	96141
	.byte	10
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits',0,23,236,2,16,4,11
	.byte	'EN32',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN33',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN34',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN35',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN36',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN37',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN38',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN39',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN40',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN41',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN42',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN43',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN44',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN45',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN46',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN47',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN48',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN49',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN50',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN51',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN52',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN53',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN54',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN55',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN56',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN57',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN58',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN59',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN60',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN61',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN62',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN63',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits',0,23,142,3,3
	.word	96732
	.byte	10
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits',0,23,145,3,16,4,11
	.byte	'EN32',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN33',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN34',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN35',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN36',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN37',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN38',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN39',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN40',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN41',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN42',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN43',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN44',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN45',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN46',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN47',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN48',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN49',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN50',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN51',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN52',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN53',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN54',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN55',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN56',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN57',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN58',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN59',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN60',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN61',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN62',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN63',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits',0,23,179,3,3
	.word	97333
	.byte	10
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNLA_Bits',0,23,182,3,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'ADDR',0,4
	.word	459
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNLA_Bits',0,23,186,3,3
	.word	97934
	.byte	10
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNUA_Bits',0,23,189,3,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'ADDR',0,4
	.word	459
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNUA_Bits',0,23,193,3,3
	.word	98049
	.byte	10
	.byte	'_Ifx_CPU_DMS_Bits',0,23,196,3,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'DMSVALUE',0,4
	.word	459
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_DMS_Bits',0,23,200,3,3
	.word	98164
	.byte	10
	.byte	'_Ifx_CPU_DPRE_Bits',0,23,203,3,16,4,11
	.byte	'RE_N',0,4
	.word	459
	.byte	18,14,2,35,0,11
	.byte	'reserved_18',0,4
	.word	459
	.byte	14,0,2,35,0,0,32
	.byte	'Ifx_CPU_DPRE_Bits',0,23,207,3,3
	.word	98257
	.byte	10
	.byte	'_Ifx_CPU_DPR_L_Bits',0,23,210,3,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	459
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_DPR_L_Bits',0,23,214,3,3
	.word	98349
	.byte	10
	.byte	'_Ifx_CPU_DPR_U_Bits',0,23,217,3,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	459
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_DPR_U_Bits',0,23,221,3,3
	.word	98444
	.byte	10
	.byte	'_Ifx_CPU_DPWE_Bits',0,23,224,3,16,4,11
	.byte	'WE_N',0,4
	.word	459
	.byte	18,14,2,35,0,11
	.byte	'reserved_18',0,4
	.word	459
	.byte	14,0,2,35,0,0,32
	.byte	'Ifx_CPU_DPWE_Bits',0,23,228,3,3
	.word	98539
	.byte	10
	.byte	'_Ifx_CPU_DSTR_Bits',0,23,231,3,16,4,11
	.byte	'SRE',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'GAE',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'LBE',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'DRE',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	459
	.byte	2,26,2,35,0,11
	.byte	'CRE',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	459
	.byte	7,18,2,35,0,11
	.byte	'DTME',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'LOE',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'SDE',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'SCE',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'CAC',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'MPE',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'CLE',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	459
	.byte	3,8,2,35,0,11
	.byte	'ALN',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_CPU_DSTR_Bits',0,23,250,3,3
	.word	98631
	.byte	10
	.byte	'_Ifx_CPU_EXEVT_Bits',0,23,253,3,16,4,11
	.byte	'EVTA',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	459
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_EXEVT_Bits',0,23,133,4,3
	.word	98970
	.byte	10
	.byte	'_Ifx_CPU_FCX_Bits',0,23,136,4,16,4,11
	.byte	'FCXO',0,4
	.word	459
	.byte	16,16,2,35,0,11
	.byte	'FCXS',0,4
	.word	459
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	459
	.byte	12,0,2,35,0,0,32
	.byte	'Ifx_CPU_FCX_Bits',0,23,141,4,3
	.word	99124
	.byte	10
	.byte	'_Ifx_CPU_FLASHCON0_Bits',0,23,144,4,16,4,11
	.byte	'TAG1',0,4
	.word	459
	.byte	6,26,2,35,0,11
	.byte	'reserved_6',0,4
	.word	459
	.byte	2,24,2,35,0,11
	.byte	'TAG2',0,4
	.word	459
	.byte	6,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	459
	.byte	2,16,2,35,0,11
	.byte	'TAG3',0,4
	.word	459
	.byte	6,10,2,35,0,11
	.byte	'reserved_22',0,4
	.word	459
	.byte	2,8,2,35,0,11
	.byte	'TAG4',0,4
	.word	459
	.byte	6,2,2,35,0,11
	.byte	'reserved_30',0,4
	.word	459
	.byte	2,0,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON0_Bits',0,23,154,4,3
	.word	99230
	.byte	10
	.byte	'_Ifx_CPU_FLASHCON1_Bits',0,23,157,4,16,4,11
	.byte	'STALL',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	459
	.byte	15,16,2,35,0,11
	.byte	'MASKUECC',0,4
	.word	459
	.byte	2,14,2,35,0,11
	.byte	'reserved_18',0,4
	.word	459
	.byte	6,8,2,35,0,11
	.byte	'reserved_24',0,4
	.word	459
	.byte	2,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	459
	.byte	6,0,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON1_Bits',0,23,165,4,3
	.word	99448
	.byte	10
	.byte	'_Ifx_CPU_FLASHCON2_Bits',0,23,168,4,16,4,11
	.byte	'RECDIS',0,4
	.word	459
	.byte	2,30,2,35,0,11
	.byte	'ECCCORDIS',0,4
	.word	459
	.byte	2,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	459
	.byte	4,24,2,35,0,11
	.byte	'HMARGIN',0,4
	.word	459
	.byte	2,22,2,35,0,11
	.byte	'MSEL',0,4
	.word	459
	.byte	2,20,2,35,0,11
	.byte	'reserved_12',0,4
	.word	459
	.byte	4,16,2,35,0,11
	.byte	'ECCSCLR',0,4
	.word	459
	.byte	2,14,2,35,0,11
	.byte	'reserved_18',0,4
	.word	459
	.byte	6,8,2,35,0,11
	.byte	'SBABCLR',0,4
	.word	459
	.byte	2,6,2,35,0,11
	.byte	'DBABCLR',0,4
	.word	459
	.byte	2,4,2,35,0,11
	.byte	'MBABCLR',0,4
	.word	459
	.byte	2,2,2,35,0,11
	.byte	'ZBABCLR',0,4
	.word	459
	.byte	2,0,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON2_Bits',0,23,182,4,3
	.word	99639
	.byte	10
	.byte	'_Ifx_CPU_FLASHCON3_Bits',0,23,185,4,16,4,11
	.byte	'ECCERRINJ',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EDCERRINJ',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'SBABERRINJ',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'DBABERRINJ',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'MBABERRINJ',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'ZBABERRINJ',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'SBERERRINJ',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'DBERERRINJ',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'NVMCERRINJ',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'FLCONERRINJ',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	459
	.byte	22,0,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON3_Bits',0,23,198,4,3
	.word	99939
	.byte	10
	.byte	'_Ifx_CPU_FLASHCON4_Bits',0,23,201,4,16,4,11
	.byte	'DDIS',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	459
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON4_Bits',0,23,205,4,3
	.word	100244
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,23,208,4,16,4,11
	.byte	'TST',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'TCL',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	459
	.byte	6,24,2,35,0,11
	.byte	'RM',0,4
	.word	459
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	459
	.byte	8,14,2,35,0,11
	.byte	'FXE',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'FUE',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'FZE',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'FVE',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'FIE',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	459
	.byte	3,6,2,35,0,11
	.byte	'FX',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'FU',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'FZ',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'FV',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'FI',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,23,227,4,3
	.word	100345
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,23,230,4,16,4,11
	.byte	'OPC',0,4
	.word	459
	.byte	8,24,2,35,0,11
	.byte	'FMT',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	459
	.byte	7,16,2,35,0,11
	.byte	'DREG',0,4
	.word	459
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	459
	.byte	12,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,23,237,4,3
	.word	100694
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,23,240,4,16,4,11
	.byte	'PC',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,23,243,4,3
	.word	100854
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,23,246,4,16,4,11
	.byte	'SRC1',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,23,249,4,3
	.word	100935
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,23,252,4,16,4,11
	.byte	'SRC2',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,23,255,4,3
	.word	101022
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,23,130,5,16,4,11
	.byte	'SRC3',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,23,133,5,3
	.word	101109
	.byte	10
	.byte	'_Ifx_CPU_ICNT_Bits',0,23,136,5,16,4,11
	.byte	'COUNTVALUE',0,4
	.word	459
	.byte	31,1,2,35,0,11
	.byte	'SOVF',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_ICNT_Bits',0,23,140,5,3
	.word	101196
	.byte	10
	.byte	'_Ifx_CPU_ICR_Bits',0,23,143,5,16,4,11
	.byte	'CCPN',0,4
	.word	459
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	7,17,2,35,0,11
	.byte	'IE',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'PIPN',0,4
	.word	459
	.byte	8,8,2,35,0,11
	.byte	'reserved_24',0,4
	.word	459
	.byte	8,0,2,35,0,0,32
	.byte	'Ifx_CPU_ICR_Bits',0,23,150,5,3
	.word	101287
	.byte	10
	.byte	'_Ifx_CPU_ISP_Bits',0,23,153,5,16,4,11
	.byte	'ISP',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_ISP_Bits',0,23,156,5,3
	.word	101429
	.byte	10
	.byte	'_Ifx_CPU_KRST0_Bits',0,23,159,5,16,4,11
	.byte	'RST',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'RSTSTAT',0,4
	.word	459
	.byte	2,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	459
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_KRST0_Bits',0,23,164,5,3
	.word	101495
	.byte	10
	.byte	'_Ifx_CPU_KRST1_Bits',0,23,167,5,16,4,11
	.byte	'RST',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	459
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_KRST1_Bits',0,23,171,5,3
	.word	101606
	.byte	10
	.byte	'_Ifx_CPU_KRSTCLR_Bits',0,23,174,5,16,4,11
	.byte	'CLR',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	459
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_KRSTCLR_Bits',0,23,178,5,3
	.word	101698
	.byte	10
	.byte	'_Ifx_CPU_LCX_Bits',0,23,181,5,16,4,11
	.byte	'LCXO',0,4
	.word	459
	.byte	16,16,2,35,0,11
	.byte	'LCXS',0,4
	.word	459
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	459
	.byte	12,0,2,35,0,0,32
	.byte	'Ifx_CPU_LCX_Bits',0,23,186,5,3
	.word	101794
	.byte	10
	.byte	'_Ifx_CPU_LPB_SPROT_ACCENA_R_Bits',0,23,189,5,16,4,11
	.byte	'EN0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_LPB_SPROT_ACCENA_R_Bits',0,23,223,5,3
	.word	101900
	.byte	10
	.byte	'_Ifx_CPU_LPB_SPROT_ACCENB_R_Bits',0,23,226,5,16,4,11
	.byte	'EN32',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN33',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN34',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN35',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN36',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN37',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN38',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN39',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN40',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN41',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN42',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN43',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN44',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN45',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN46',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN47',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN48',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN49',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN50',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN51',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN52',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN53',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN54',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN55',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN56',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN57',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN58',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN59',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN60',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN61',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN62',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN63',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_LPB_SPROT_ACCENB_R_Bits',0,23,132,6,3
	.word	102483
	.byte	10
	.byte	'_Ifx_CPU_M1CNT_Bits',0,23,135,6,16,4,11
	.byte	'COUNTVALUE',0,4
	.word	459
	.byte	31,1,2,35,0,11
	.byte	'SOVF',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_M1CNT_Bits',0,23,139,6,3
	.word	103076
	.byte	10
	.byte	'_Ifx_CPU_M2CNT_Bits',0,23,142,6,16,4,11
	.byte	'COUNTVALUE',0,4
	.word	459
	.byte	31,1,2,35,0,11
	.byte	'SOVF',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_M2CNT_Bits',0,23,146,6,3
	.word	103169
	.byte	10
	.byte	'_Ifx_CPU_M3CNT_Bits',0,23,149,6,16,4,11
	.byte	'COUNTVALUE',0,4
	.word	459
	.byte	31,1,2,35,0,11
	.byte	'SOVF',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_M3CNT_Bits',0,23,153,6,3
	.word	103262
	.byte	10
	.byte	'_Ifx_CPU_OSEL_Bits',0,23,156,6,16,4,11
	.byte	'SHOVEN_X',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_OSEL_Bits',0,23,159,6,3
	.word	103355
	.byte	10
	.byte	'_Ifx_CPU_PC_Bits',0,23,162,6,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'PC',0,4
	.word	459
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_PC_Bits',0,23,166,6,3
	.word	103428
	.byte	10
	.byte	'_Ifx_CPU_PCON0_Bits',0,23,169,6,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'PCBYP',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	459
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_CPU_PCON0_Bits',0,23,174,6,3
	.word	103513
	.byte	10
	.byte	'_Ifx_CPU_PCON1_Bits',0,23,177,6,16,4,11
	.byte	'PCINV',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'PBINV',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	459
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_CPU_PCON1_Bits',0,23,182,6,3
	.word	103629
	.byte	10
	.byte	'_Ifx_CPU_PCON2_Bits',0,23,185,6,16,4,11
	.byte	'PCACHE_SZE',0,4
	.word	459
	.byte	16,16,2,35,0,11
	.byte	'PSCRATCH_SZE',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_PCON2_Bits',0,23,189,6,3
	.word	103740
	.byte	10
	.byte	'_Ifx_CPU_PCXI_Bits',0,23,192,6,16,4,11
	.byte	'PCXO',0,4
	.word	459
	.byte	16,16,2,35,0,11
	.byte	'PCXS',0,4
	.word	459
	.byte	4,12,2,35,0,11
	.byte	'UL',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'PIE',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'PCPN',0,4
	.word	459
	.byte	8,2,2,35,0,11
	.byte	'reserved_30',0,4
	.word	459
	.byte	2,0,2,35,0,0,32
	.byte	'Ifx_CPU_PCXI_Bits',0,23,200,6,3
	.word	103841
	.byte	10
	.byte	'_Ifx_CPU_PIEAR_Bits',0,23,203,6,16,4,11
	.byte	'TA',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_PIEAR_Bits',0,23,206,6,3
	.word	103994
	.byte	10
	.byte	'_Ifx_CPU_PIETR_Bits',0,23,209,6,16,4,11
	.byte	'IED',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	459
	.byte	6,21,2,35,0,11
	.byte	'IE_UNC',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'IE_ADDR',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'IE_LPB',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'IE_MTMV',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	459
	.byte	15,0,2,35,0,0,32
	.byte	'Ifx_CPU_PIETR_Bits',0,23,224,6,3
	.word	104063
	.byte	10
	.byte	'_Ifx_CPU_PMA0_Bits',0,23,227,6,16,4,11
	.byte	'DAC',0,4
	.word	459
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_PMA0_Bits',0,23,231,6,3
	.word	104347
	.byte	10
	.byte	'_Ifx_CPU_PMA1_Bits',0,23,234,6,16,4,11
	.byte	'CAC',0,4
	.word	459
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_PMA1_Bits',0,23,238,6,3
	.word	104438
	.byte	10
	.byte	'_Ifx_CPU_PMA2_Bits',0,23,241,6,16,4,11
	.byte	'PSI',0,4
	.word	459
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_PMA2_Bits',0,23,245,6,3
	.word	104529
	.byte	10
	.byte	'_Ifx_CPU_PSTR_Bits',0,23,248,6,16,4,11
	.byte	'FRE',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'FBE',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	459
	.byte	9,20,2,35,0,11
	.byte	'FPE',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'FME',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	459
	.byte	17,0,2,35,0,0,32
	.byte	'Ifx_CPU_PSTR_Bits',0,23,130,7,3
	.word	104620
	.byte	10
	.byte	'_Ifx_CPU_PSW_Bits',0,23,133,7,16,4,11
	.byte	'CDC',0,4
	.word	459
	.byte	7,25,2,35,0,11
	.byte	'CDE',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'GW',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'IS',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'IO',0,4
	.word	459
	.byte	2,20,2,35,0,11
	.byte	'PRS',0,4
	.word	459
	.byte	2,18,2,35,0,11
	.byte	'S',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'PRS2',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	8,8,2,35,0,11
	.byte	'USB',0,4
	.word	459
	.byte	8,0,2,35,0,0,32
	.byte	'Ifx_CPU_PSW_Bits',0,23,145,7,3
	.word	104823
	.byte	10
	.byte	'_Ifx_CPU_RGN_ACCENA_Bits',0,23,148,7,16,4,11
	.byte	'EN0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_RGN_ACCENA_Bits',0,23,182,7,3
	.word	105028
	.byte	10
	.byte	'_Ifx_CPU_RGN_ACCENB_Bits',0,23,185,7,16,4,11
	.byte	'EN32',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN33',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN34',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN35',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN36',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN37',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN38',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN39',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN40',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN41',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN42',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN43',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN44',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN45',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN46',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN47',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN48',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN49',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN50',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN51',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN52',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN53',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN54',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN55',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN56',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN57',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN58',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN59',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN60',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN61',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN62',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN63',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_RGN_ACCENB_Bits',0,23,219,7,3
	.word	105595
	.byte	10
	.byte	'_Ifx_CPU_RGN_LA_Bits',0,23,222,7,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'ADDR',0,4
	.word	459
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_RGN_LA_Bits',0,23,226,7,3
	.word	106172
	.byte	10
	.byte	'_Ifx_CPU_RGN_UA_Bits',0,23,229,7,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'ADDR',0,4
	.word	459
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_RGN_UA_Bits',0,23,233,7,3
	.word	106267
	.byte	10
	.byte	'_Ifx_CPU_SEGEN_Bits',0,23,236,7,16,4,11
	.byte	'ADFLIP',0,4
	.word	459
	.byte	8,24,2,35,0,11
	.byte	'ADTYPE',0,4
	.word	459
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	459
	.byte	21,1,2,35,0,11
	.byte	'AE',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_SEGEN_Bits',0,23,242,7,3
	.word	106362
	.byte	10
	.byte	'_Ifx_CPU_SFR_SPROT_ACCENA_W_Bits',0,23,245,7,16,4,11
	.byte	'EN0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_SFR_SPROT_ACCENA_W_Bits',0,23,151,8,3
	.word	106490
	.byte	10
	.byte	'_Ifx_CPU_SFR_SPROT_ACCENB_W_Bits',0,23,154,8,16,4,11
	.byte	'EN32',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN33',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN34',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN35',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN36',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN37',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN38',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN39',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN40',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN41',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN42',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN43',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN44',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN45',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN46',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN47',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN48',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN49',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN50',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN51',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN52',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN53',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN54',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN55',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN56',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN57',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN58',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN59',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN60',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN61',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN62',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN63',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_SFR_SPROT_ACCENB_W_Bits',0,23,188,8,3
	.word	107073
	.byte	10
	.byte	'_Ifx_CPU_SMACON_Bits',0,23,191,8,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	24,8,2,35,0,11
	.byte	'IODT',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_CPU_SMACON_Bits',0,23,196,8,3
	.word	107666
	.byte	10
	.byte	'_Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits',0,23,199,8,16,4,11
	.byte	'EN0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits',0,23,233,8,3
	.word	107784
	.byte	10
	.byte	'_Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits',0,23,236,8,16,4,11
	.byte	'EN32',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EN33',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EN34',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EN35',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EN36',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EN37',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EN38',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EN39',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EN40',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EN41',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EN42',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EN43',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'EN44',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'EN45',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'EN46',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'EN47',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'EN48',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'EN49',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'EN50',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'EN51',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'EN52',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'EN53',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'EN54',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'EN55',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'EN56',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'EN57',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'EN58',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EN59',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'EN60',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'EN61',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'EN62',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'EN63',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits',0,23,142,9,3
	.word	108373
	.byte	10
	.byte	'_Ifx_CPU_SWEVT_Bits',0,23,145,9,16,4,11
	.byte	'EVTA',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	459
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_SWEVT_Bits',0,23,153,9,3
	.word	108972
	.byte	10
	.byte	'_Ifx_CPU_SYSCON_Bits',0,23,156,9,16,4,11
	.byte	'FCDSF',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'PROTEN',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'TPROTEN',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'IS',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'TS',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	459
	.byte	3,24,2,35,0,11
	.byte	'ESDIS',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	459
	.byte	7,16,2,35,0,11
	.byte	'U1_IED',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'U1_IOS',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'reserved_18',0,4
	.word	459
	.byte	6,8,2,35,0,11
	.byte	'BHALT',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_CPU_SYSCON_Bits',0,23,171,9,3
	.word	109126
	.byte	10
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,23,174,9,16,4,11
	.byte	'ASI',0,4
	.word	459
	.byte	5,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	459
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,23,178,9,3
	.word	109425
	.byte	10
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,23,181,9,16,4,11
	.byte	'TEXP0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'TEXP1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'TEXP2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	459
	.byte	13,16,2,35,0,11
	.byte	'TTRAP',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	459
	.byte	15,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_CON_Bits',0,23,189,9,3
	.word	109523
	.byte	10
	.byte	'_Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits',0,23,192,9,16,4,11
	.byte	'EXTIM_CLASS_EN',0,4
	.word	459
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits',0,23,196,9,3
	.word	109695
	.byte	10
	.byte	'_Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits',0,23,199,9,16,4,11
	.byte	'ENTRY_CVAL',0,4
	.word	459
	.byte	12,20,2,35,0,11
	.byte	'reserved_12',0,4
	.word	459
	.byte	20,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits',0,23,203,9,3
	.word	109824
	.byte	10
	.byte	'_Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits',0,23,206,9,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	4,28,2,35,0,11
	.byte	'ENTRY_LVAL',0,4
	.word	459
	.byte	8,20,2,35,0,11
	.byte	'reserved_12',0,4
	.word	459
	.byte	20,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits',0,23,211,9,3
	.word	109954
	.byte	10
	.byte	'_Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits',0,23,214,9,16,4,11
	.byte	'EXIT_CVAL',0,4
	.word	459
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,4
	.word	459
	.byte	8,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits',0,23,218,9,3
	.word	110106
	.byte	10
	.byte	'_Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits',0,23,221,9,16,4,11
	.byte	'reserved_0',0,4
	.word	459
	.byte	4,28,2,35,0,11
	.byte	'EXIT_LVAL',0,4
	.word	459
	.byte	20,8,2,35,0,11
	.byte	'reserved_24',0,4
	.word	459
	.byte	8,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits',0,23,226,9,3
	.word	110233
	.byte	10
	.byte	'_Ifx_CPU_TPS_EXTIM_FCX_Bits',0,23,229,9,16,4,11
	.byte	'EXIT_FCX',0,4
	.word	459
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	459
	.byte	12,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_FCX_Bits',0,23,233,9,3
	.word	110382
	.byte	10
	.byte	'_Ifx_CPU_TPS_EXTIM_STAT_Bits',0,23,236,9,16,4,11
	.byte	'EXIT_TIN',0,4
	.word	459
	.byte	8,24,2,35,0,11
	.byte	'EXIT_CLASS',0,4
	.word	459
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	459
	.byte	4,17,2,35,0,11
	.byte	'EXIT_AT',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'ENTRY_TIN',0,4
	.word	459
	.byte	8,8,2,35,0,11
	.byte	'ENTRY_CLASS',0,4
	.word	459
	.byte	3,5,2,35,0,11
	.byte	'reserved_27',0,4
	.word	459
	.byte	4,1,2,35,0,11
	.byte	'ENTRY_AT',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_STAT_Bits',0,23,246,9,3
	.word	110496
	.byte	10
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,23,249,9,16,4,11
	.byte	'TIMER',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,23,252,9,3
	.word	110740
	.byte	10
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,23,255,9,16,4,11
	.byte	'T0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'T1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'T2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'T3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'T4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'T5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'T6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'T7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,23,138,10,3
	.word	110820
	.byte	10
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,23,141,10,16,4,11
	.byte	'ADDR',0,4
	.word	459
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_TR_ADR_Bits',0,23,144,10,3
	.word	111015
	.byte	10
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,23,147,10,16,4,11
	.byte	'EVTA',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	459
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	4,20,2,35,0,11
	.byte	'TYP',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'RNG',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'ASI_EN',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'ASI',0,4
	.word	459
	.byte	5,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	459
	.byte	6,5,2,35,0,11
	.byte	'AST',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'ALD',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	459
	.byte	3,0,2,35,0,0,32
	.byte	'Ifx_CPU_TR_EVT_Bits',0,23,164,10,3
	.word	111088
	.byte	12,23,172,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92443
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_A',0,23,177,10,3
	.word	111406
	.byte	12,23,180,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92504
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_BIV',0,23,185,10,3
	.word	111465
	.byte	12,23,188,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92583
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_BLK_OMASK',0,23,193,10,3
	.word	111526
	.byte	12,23,196,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92721
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_BLK_OTAR',0,23,201,10,3
	.word	111593
	.byte	12,23,204,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92842
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_BLK_RABR',0,23,209,10,3
	.word	111659
	.byte	12,23,212,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93018
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_BTV',0,23,217,10,3
	.word	111725
	.byte	12,23,220,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93104
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CCNT',0,23,225,10,3
	.word	111786
	.byte	12,23,228,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93193
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CCTRL',0,23,233,10,3
	.word	111848
	.byte	12,23,236,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93340
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_COMPAT',0,23,241,10,3
	.word	111911
	.byte	12,23,244,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93469
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CORE_ID',0,23,249,10,3
	.word	111975
	.byte	12,23,252,10,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93569
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CPR_L',0,23,129,11,3
	.word	112040
	.byte	12,23,132,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93664
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CPR_U',0,23,137,11,3
	.word	112103
	.byte	12,23,140,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93759
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CPU_ID',0,23,145,11,3
	.word	112166
	.byte	12,23,148,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93869
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CPXE',0,23,153,11,3
	.word	112230
	.byte	12,23,156,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93961
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CREVT',0,23,161,11,3
	.word	112292
	.byte	12,23,164,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94115
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CUS_ID',0,23,169,11,3
	.word	112355
	.byte	12,23,172,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94209
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_D',0,23,177,11,3
	.word	112419
	.byte	12,23,180,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94272
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DATR',0,23,185,11,3
	.word	112478
	.byte	12,23,188,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94498
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DBGSR',0,23,193,11,3
	.word	112540
	.byte	12,23,196,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94713
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DBGTCR',0,23,201,11,3
	.word	112603
	.byte	12,23,204,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94807
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DCON0',0,23,209,11,3
	.word	112667
	.byte	12,23,212,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94923
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DCON2',0,23,217,11,3
	.word	112730
	.byte	12,23,220,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95024
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DCX',0,23,225,11,3
	.word	112793
	.byte	12,23,228,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95117
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DEADD',0,23,233,11,3
	.word	112854
	.byte	12,23,236,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95197
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DIEAR',0,23,241,11,3
	.word	112917
	.byte	12,23,244,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95266
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DIETR',0,23,249,11,3
	.word	112980
	.byte	12,23,252,11,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95550
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENA_R',0,23,129,12,3
	.word	113043
	.byte	12,23,132,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	96141
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENA_W',0,23,137,12,3
	.word	113123
	.byte	12,23,140,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	96732
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENB_R',0,23,145,12,3
	.word	113203
	.byte	12,23,148,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97333
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENB_W',0,23,153,12,3
	.word	113283
	.byte	12,23,156,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97934
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNLA',0,23,161,12,3
	.word	113363
	.byte	12,23,164,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98049
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DLMU_SPROT_RGNUA',0,23,169,12,3
	.word	113437
	.byte	12,23,172,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98164
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DMS',0,23,177,12,3
	.word	113511
	.byte	12,23,180,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98257
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DPRE',0,23,185,12,3
	.word	113572
	.byte	12,23,188,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98349
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DPR_L',0,23,193,12,3
	.word	113634
	.byte	12,23,196,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98444
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DPR_U',0,23,201,12,3
	.word	113697
	.byte	12,23,204,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98539
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DPWE',0,23,209,12,3
	.word	113760
	.byte	12,23,212,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98631
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DSTR',0,23,217,12,3
	.word	113822
	.byte	12,23,220,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98970
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_EXEVT',0,23,225,12,3
	.word	113884
	.byte	12,23,228,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99124
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FCX',0,23,233,12,3
	.word	113947
	.byte	12,23,236,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99230
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON0',0,23,241,12,3
	.word	114008
	.byte	12,23,244,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99448
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON1',0,23,249,12,3
	.word	114075
	.byte	12,23,252,12,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99639
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON2',0,23,129,13,3
	.word	114142
	.byte	12,23,132,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99939
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON3',0,23,137,13,3
	.word	114209
	.byte	12,23,140,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100244
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FLASHCON4',0,23,145,13,3
	.word	114276
	.byte	12,23,148,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100345
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,23,153,13,3
	.word	114343
	.byte	12,23,156,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100694
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,23,161,13,3
	.word	114413
	.byte	12,23,164,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100854
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,23,169,13,3
	.word	114483
	.byte	12,23,172,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100935
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,23,177,13,3
	.word	114552
	.byte	12,23,180,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101022
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,23,185,13,3
	.word	114623
	.byte	12,23,188,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101109
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,23,193,13,3
	.word	114694
	.byte	12,23,196,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101196
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_ICNT',0,23,201,13,3
	.word	114765
	.byte	12,23,204,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101287
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_ICR',0,23,209,13,3
	.word	114827
	.byte	12,23,212,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101429
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_ISP',0,23,217,13,3
	.word	114888
	.byte	12,23,220,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101495
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_KRST0',0,23,225,13,3
	.word	114949
	.byte	12,23,228,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101606
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_KRST1',0,23,233,13,3
	.word	115012
	.byte	12,23,236,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101698
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_KRSTCLR',0,23,241,13,3
	.word	115075
	.byte	12,23,244,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101794
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_LCX',0,23,249,13,3
	.word	115140
	.byte	12,23,252,13,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101900
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_LPB_SPROT_ACCENA_R',0,23,129,14,3
	.word	115201
	.byte	12,23,132,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	102483
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_LPB_SPROT_ACCENB_R',0,23,137,14,3
	.word	115277
	.byte	12,23,140,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103076
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_M1CNT',0,23,145,14,3
	.word	115353
	.byte	12,23,148,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103169
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_M2CNT',0,23,153,14,3
	.word	115416
	.byte	12,23,156,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103262
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_M3CNT',0,23,161,14,3
	.word	115479
	.byte	12,23,164,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103355
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_OSEL',0,23,169,14,3
	.word	115542
	.byte	12,23,172,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103428
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PC',0,23,177,14,3
	.word	115604
	.byte	12,23,180,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103513
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PCON0',0,23,185,14,3
	.word	115664
	.byte	12,23,188,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103629
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PCON1',0,23,193,14,3
	.word	115727
	.byte	12,23,196,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103740
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PCON2',0,23,201,14,3
	.word	115790
	.byte	12,23,204,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103841
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PCXI',0,23,209,14,3
	.word	115853
	.byte	12,23,212,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	103994
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PIEAR',0,23,217,14,3
	.word	115915
	.byte	12,23,220,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	104063
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PIETR',0,23,225,14,3
	.word	115978
	.byte	12,23,228,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	104347
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PMA0',0,23,233,14,3
	.word	116041
	.byte	12,23,236,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	104438
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PMA1',0,23,241,14,3
	.word	116103
	.byte	12,23,244,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	104529
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PMA2',0,23,249,14,3
	.word	116165
	.byte	12,23,252,14,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	104620
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PSTR',0,23,129,15,3
	.word	116227
	.byte	12,23,132,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	104823
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PSW',0,23,137,15,3
	.word	116289
	.byte	12,23,140,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	105028
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_RGN_ACCENA',0,23,145,15,3
	.word	116350
	.byte	12,23,148,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	105595
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_RGN_ACCENB',0,23,153,15,3
	.word	116418
	.byte	12,23,156,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	106172
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_RGN_LA',0,23,161,15,3
	.word	116486
	.byte	12,23,164,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	106267
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_RGN_UA',0,23,169,15,3
	.word	116550
	.byte	12,23,172,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	106362
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SEGEN',0,23,177,15,3
	.word	116614
	.byte	12,23,180,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	106490
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SFR_SPROT_ACCENA_W',0,23,185,15,3
	.word	116677
	.byte	12,23,188,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	107073
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SFR_SPROT_ACCENB_W',0,23,193,15,3
	.word	116753
	.byte	12,23,196,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	107666
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SMACON',0,23,201,15,3
	.word	116829
	.byte	12,23,204,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	107784
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SPR_SPROT_RGNACCENA_R',0,23,209,15,3
	.word	116893
	.byte	12,23,212,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	108373
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SPR_SPROT_RGNACCENB_R',0,23,217,15,3
	.word	116972
	.byte	12,23,220,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	108972
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SWEVT',0,23,225,15,3
	.word	117051
	.byte	12,23,228,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	109126
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SYSCON',0,23,233,15,3
	.word	117114
	.byte	12,23,236,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	109425
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TASK_ASI',0,23,241,15,3
	.word	117178
	.byte	12,23,244,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	109523
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_CON',0,23,249,15,3
	.word	117244
	.byte	12,23,252,15,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	109695
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_CLASS_EN',0,23,129,16,3
	.word	117309
	.byte	12,23,132,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	109824
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_ENTRY_CVAL',0,23,137,16,3
	.word	117385
	.byte	12,23,140,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	109954
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_ENTRY_LVAL',0,23,145,16,3
	.word	117463
	.byte	12,23,148,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	110106
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_EXIT_CVAL',0,23,153,16,3
	.word	117541
	.byte	12,23,156,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	110233
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_EXIT_LVAL',0,23,161,16,3
	.word	117618
	.byte	12,23,164,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	110382
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_FCX',0,23,169,16,3
	.word	117695
	.byte	12,23,172,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	110496
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_EXTIM_STAT',0,23,177,16,3
	.word	117766
	.byte	12,23,180,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	110740
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_TIMER',0,23,185,16,3
	.word	117838
	.byte	12,23,188,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	110820
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TRIG_ACC',0,23,193,16,3
	.word	117905
	.byte	12,23,196,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	111015
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TR_ADR',0,23,201,16,3
	.word	117971
	.byte	12,23,204,16,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	111088
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TR_EVT',0,23,209,16,3
	.word	118035
	.byte	10
	.byte	'_Ifx_CPU_RGN',0,23,221,16,25,16,13
	.byte	'LA',0
	.word	116486
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	116550
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	116350
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	116418
	.byte	4,2,35,12,0,14
	.word	118099
	.byte	32
	.byte	'Ifx_CPU_RGN',0,23,227,16,3
	.word	118175
	.byte	10
	.byte	'_Ifx_CPU_BLK',0,23,242,16,25,12,13
	.byte	'RABR',0
	.word	111659
	.byte	4,2,35,0,13
	.byte	'OTAR',0
	.word	111593
	.byte	4,2,35,4,13
	.byte	'OMASK',0
	.word	111526
	.byte	4,2,35,8,0,14
	.word	118201
	.byte	32
	.byte	'Ifx_CPU_BLK',0,23,247,16,3
	.word	118264
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP',0,23,134,17,25,28,13
	.byte	'CON',0
	.word	114343
	.byte	4,2,35,0,13
	.byte	'PC',0
	.word	114483
	.byte	4,2,35,4,13
	.byte	'OPC',0
	.word	114413
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2632
	.byte	4,2,35,12,13
	.byte	'SRC1',0
	.word	114552
	.byte	4,2,35,16,13
	.byte	'SRC2',0
	.word	114623
	.byte	4,2,35,20,13
	.byte	'SRC3',0
	.word	114694
	.byte	4,2,35,24,0,14
	.word	118290
	.byte	32
	.byte	'Ifx_CPU_FPU_TRAP',0,23,143,17,3
	.word	118415
	.byte	10
	.byte	'_Ifx_CPU_DPR',0,23,158,17,25,8,13
	.byte	'L',0
	.word	113634
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	113697
	.byte	4,2,35,4,0,14
	.word	118446
	.byte	32
	.byte	'Ifx_CPU_DPR',0,23,162,17,3
	.word	118488
	.byte	10
	.byte	'_Ifx_CPU_CPR',0,23,177,17,25,8,13
	.byte	'L',0
	.word	112040
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	112103
	.byte	4,2,35,4,0,14
	.word	118514
	.byte	32
	.byte	'Ifx_CPU_CPR',0,23,181,17,3
	.word	118556
	.byte	15,12
	.word	117838
	.byte	16,2,0,10
	.byte	'_Ifx_CPU_TPS',0,23,196,17,25,16,13
	.byte	'CON',0
	.word	117244
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	118582
	.byte	12,2,35,4,0,14
	.word	118591
	.byte	32
	.byte	'Ifx_CPU_TPS',0,23,200,17,3
	.word	118639
	.byte	10
	.byte	'_Ifx_CPU_TPS_EXTIM',0,23,215,17,25,28,13
	.byte	'ENTRY_LVAL',0
	.word	117463
	.byte	4,2,35,0,13
	.byte	'ENTRY_CVAL',0
	.word	117385
	.byte	4,2,35,4,13
	.byte	'EXIT_LVAL',0
	.word	117618
	.byte	4,2,35,8,13
	.byte	'EXIT_CVAL',0
	.word	117541
	.byte	4,2,35,12,13
	.byte	'CLASS_EN',0
	.word	117309
	.byte	4,2,35,16,13
	.byte	'STAT',0
	.word	117766
	.byte	4,2,35,20,13
	.byte	'FCX',0
	.word	117695
	.byte	4,2,35,24,0,14
	.word	118665
	.byte	32
	.byte	'Ifx_CPU_TPS_EXTIM',0,23,224,17,3
	.word	118814
	.byte	10
	.byte	'_Ifx_CPU_TR',0,23,239,17,25,8,13
	.byte	'EVT',0
	.word	118035
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	117971
	.byte	4,2,35,4,0,14
	.word	118846
	.byte	32
	.byte	'Ifx_CPU_TR',0,23,243,17,3
	.word	118891
	.byte	15,128,34
	.word	611
	.byte	16,255,33,0,15,236,253,2
	.word	611
	.byte	16,235,253,2,0,15,244,31
	.word	611
	.byte	16,243,31,0,15,128,1
	.word	118099
	.byte	16,7,0,14
	.word	118951
	.byte	15,232,1
	.word	611
	.byte	16,231,1,0,15,128,48
	.word	611
	.byte	16,255,47,0,15,128,3
	.word	118201
	.byte	16,31,0,14
	.word	118988
	.byte	15,160,39
	.word	611
	.byte	16,159,39,0,15,208,223,1
	.word	611
	.byte	16,207,223,1,0,15,248,1
	.word	611
	.byte	16,247,1,0,15,244,29
	.word	611
	.byte	16,243,29,0,15,188,3
	.word	611
	.byte	16,187,3,0,15,232,3
	.word	611
	.byte	16,231,3,0,15,252,23
	.word	611
	.byte	16,251,23,0,14
	.word	118290
	.byte	15,228,63
	.word	611
	.byte	16,227,63,0,15,144,1
	.word	118446
	.byte	16,17,0,14
	.word	119098
	.byte	15,240,30
	.word	611
	.byte	16,239,30,0,15,80
	.word	118514
	.byte	16,9,0,14
	.word	119124
	.byte	15,176,31
	.word	611
	.byte	16,175,31,0,15,152,7
	.word	611
	.byte	16,151,7,0,14
	.word	118591
	.byte	15,48
	.word	611
	.byte	16,47,0,14
	.word	118665
	.byte	15,164,23
	.word	611
	.byte	16,163,23,0,15,64
	.word	118846
	.byte	16,7,0,14
	.word	119190
	.byte	15,192,23
	.word	611
	.byte	16,191,23,0,15,28
	.word	611
	.byte	16,27,0,15,180,1
	.word	611
	.byte	16,179,1,0,15,172,1
	.word	611
	.byte	16,171,1,0,15,64
	.word	112419
	.byte	16,15,0,15,64
	.word	611
	.byte	16,63,0,15,64
	.word	111406
	.byte	16,15,0,10
	.byte	'_Ifx_CPU',0,23,130,18,25,128,128,8,13
	.byte	'reserved_0',0
	.word	118916
	.byte	128,34,2,35,0,13
	.byte	'FLASHCON0',0
	.word	114008
	.byte	4,3,35,128,34,13
	.byte	'FLASHCON1',0
	.word	114075
	.byte	4,3,35,132,34,13
	.byte	'FLASHCON2',0
	.word	114142
	.byte	4,3,35,136,34,13
	.byte	'FLASHCON3',0
	.word	114209
	.byte	4,3,35,140,34,13
	.byte	'FLASHCON4',0
	.word	114276
	.byte	4,3,35,144,34,13
	.byte	'reserved_1114',0
	.word	118927
	.byte	236,253,2,3,35,148,34,13
	.byte	'KRST0',0
	.word	114949
	.byte	4,4,35,128,160,3,13
	.byte	'KRST1',0
	.word	115012
	.byte	4,4,35,132,160,3,13
	.byte	'KRSTCLR',0
	.word	115075
	.byte	4,4,35,136,160,3,13
	.byte	'reserved_D00C',0
	.word	118940
	.byte	244,31,4,35,140,160,3,13
	.byte	'RGN',0
	.word	118961
	.byte	128,1,4,35,128,192,3,13
	.byte	'reserved_E080',0
	.word	4452
	.byte	8,4,35,128,193,3,13
	.byte	'SPR_SPROT_RGNACCENA_R0',0
	.word	116893
	.byte	4,4,35,136,193,3,13
	.byte	'SPR_SPROT_RGNACCENB_R0',0
	.word	116972
	.byte	4,4,35,140,193,3,13
	.byte	'reserved_E090',0
	.word	4452
	.byte	8,4,35,144,193,3,13
	.byte	'SPR_SPROT_RGNACCENA_R1',0
	.word	116893
	.byte	4,4,35,152,193,3,13
	.byte	'SPR_SPROT_RGNACCENB_R1',0
	.word	116972
	.byte	4,4,35,156,193,3,13
	.byte	'reserved_E0A0',0
	.word	4452
	.byte	8,4,35,160,193,3,13
	.byte	'SPR_SPROT_RGNACCENA_R2',0
	.word	116893
	.byte	4,4,35,168,193,3,13
	.byte	'SPR_SPROT_RGNACCENB_R2',0
	.word	116972
	.byte	4,4,35,172,193,3,13
	.byte	'reserved_E0B0',0
	.word	4452
	.byte	8,4,35,176,193,3,13
	.byte	'SPR_SPROT_RGNACCENA_R3',0
	.word	116893
	.byte	4,4,35,184,193,3,13
	.byte	'SPR_SPROT_RGNACCENB_R3',0
	.word	116972
	.byte	4,4,35,188,193,3,13
	.byte	'reserved_E0C0',0
	.word	4452
	.byte	8,4,35,192,193,3,13
	.byte	'SPR_SPROT_RGNACCENA_R4',0
	.word	116893
	.byte	4,4,35,200,193,3,13
	.byte	'SPR_SPROT_RGNACCENB_R4',0
	.word	116972
	.byte	4,4,35,204,193,3,13
	.byte	'reserved_E0D0',0
	.word	4452
	.byte	8,4,35,208,193,3,13
	.byte	'SPR_SPROT_RGNACCENA_R5',0
	.word	116893
	.byte	4,4,35,216,193,3,13
	.byte	'SPR_SPROT_RGNACCENB_R5',0
	.word	116972
	.byte	4,4,35,220,193,3,13
	.byte	'reserved_E0E0',0
	.word	4452
	.byte	8,4,35,224,193,3,13
	.byte	'SPR_SPROT_RGNACCENA_R6',0
	.word	116893
	.byte	4,4,35,232,193,3,13
	.byte	'SPR_SPROT_RGNACCENB_R6',0
	.word	116972
	.byte	4,4,35,236,193,3,13
	.byte	'reserved_E0F0',0
	.word	4452
	.byte	8,4,35,240,193,3,13
	.byte	'SPR_SPROT_RGNACCENA_R7',0
	.word	116893
	.byte	4,4,35,248,193,3,13
	.byte	'SPR_SPROT_RGNACCENB_R7',0
	.word	116972
	.byte	4,4,35,252,193,3,13
	.byte	'SFR_SPROT_ACCENA_W',0
	.word	116677
	.byte	4,4,35,128,194,3,13
	.byte	'SFR_SPROT_ACCENB_W',0
	.word	116753
	.byte	4,4,35,132,194,3,13
	.byte	'reserved_E108',0
	.word	4452
	.byte	8,4,35,136,194,3,13
	.byte	'LPB_SPROT_ACCENA_R',0
	.word	115201
	.byte	4,4,35,144,194,3,13
	.byte	'LPB_SPROT_ACCENB_R',0
	.word	115277
	.byte	4,4,35,148,194,3,13
	.byte	'reserved_E118',0
	.word	118966
	.byte	232,1,4,35,152,194,3,13
	.byte	'DLMU_SPROT_RGNLA0',0
	.word	113363
	.byte	4,4,35,128,196,3,13
	.byte	'DLMU_SPROT_RGNUA0',0
	.word	113437
	.byte	4,4,35,132,196,3,13
	.byte	'DLMU_SPROT_RGNACCENA_W0',0
	.word	113123
	.byte	4,4,35,136,196,3,13
	.byte	'DLMU_SPROT_RGNACCENB_W0',0
	.word	113283
	.byte	4,4,35,140,196,3,13
	.byte	'DLMU_SPROT_RGNLA1',0
	.word	113363
	.byte	4,4,35,144,196,3,13
	.byte	'DLMU_SPROT_RGNUA1',0
	.word	113437
	.byte	4,4,35,148,196,3,13
	.byte	'DLMU_SPROT_RGNACCENA_W1',0
	.word	113123
	.byte	4,4,35,152,196,3,13
	.byte	'DLMU_SPROT_RGNACCENB_W1',0
	.word	113283
	.byte	4,4,35,156,196,3,13
	.byte	'DLMU_SPROT_RGNLA2',0
	.word	113363
	.byte	4,4,35,160,196,3,13
	.byte	'DLMU_SPROT_RGNUA2',0
	.word	113437
	.byte	4,4,35,164,196,3,13
	.byte	'DLMU_SPROT_RGNACCENA_W2',0
	.word	113123
	.byte	4,4,35,168,196,3,13
	.byte	'DLMU_SPROT_RGNACCENB_W2',0
	.word	113283
	.byte	4,4,35,172,196,3,13
	.byte	'DLMU_SPROT_RGNLA3',0
	.word	113363
	.byte	4,4,35,176,196,3,13
	.byte	'DLMU_SPROT_RGNUA3',0
	.word	113437
	.byte	4,4,35,180,196,3,13
	.byte	'DLMU_SPROT_RGNACCENA_W3',0
	.word	113123
	.byte	4,4,35,184,196,3,13
	.byte	'DLMU_SPROT_RGNACCENB_W3',0
	.word	113283
	.byte	4,4,35,188,196,3,13
	.byte	'DLMU_SPROT_RGNLA4',0
	.word	113363
	.byte	4,4,35,192,196,3,13
	.byte	'DLMU_SPROT_RGNUA4',0
	.word	113437
	.byte	4,4,35,196,196,3,13
	.byte	'DLMU_SPROT_RGNACCENA_W4',0
	.word	113123
	.byte	4,4,35,200,196,3,13
	.byte	'DLMU_SPROT_RGNACCENB_W4',0
	.word	113283
	.byte	4,4,35,204,196,3,13
	.byte	'DLMU_SPROT_RGNLA5',0
	.word	113363
	.byte	4,4,35,208,196,3,13
	.byte	'DLMU_SPROT_RGNUA5',0
	.word	113437
	.byte	4,4,35,212,196,3,13
	.byte	'DLMU_SPROT_RGNACCENA_W5',0
	.word	113123
	.byte	4,4,35,216,196,3,13
	.byte	'DLMU_SPROT_RGNACCENB_W5',0
	.word	113283
	.byte	4,4,35,220,196,3,13
	.byte	'DLMU_SPROT_RGNLA6',0
	.word	113363
	.byte	4,4,35,224,196,3,13
	.byte	'DLMU_SPROT_RGNUA6',0
	.word	113437
	.byte	4,4,35,228,196,3,13
	.byte	'DLMU_SPROT_RGNACCENA_W6',0
	.word	113123
	.byte	4,4,35,232,196,3,13
	.byte	'DLMU_SPROT_RGNACCENB_W6',0
	.word	113283
	.byte	4,4,35,236,196,3,13
	.byte	'DLMU_SPROT_RGNLA7',0
	.word	113363
	.byte	4,4,35,240,196,3,13
	.byte	'DLMU_SPROT_RGNUA7',0
	.word	113437
	.byte	4,4,35,244,196,3,13
	.byte	'DLMU_SPROT_RGNACCENA_W7',0
	.word	113123
	.byte	4,4,35,248,196,3,13
	.byte	'DLMU_SPROT_RGNACCENB_W7',0
	.word	113283
	.byte	4,4,35,252,196,3,13
	.byte	'reserved_E280',0
	.word	4452
	.byte	8,4,35,128,197,3,13
	.byte	'DLMU_SPROT_RGNACCENA_R0',0
	.word	113043
	.byte	4,4,35,136,197,3,13
	.byte	'DLMU_SPROT_RGNACCENB_R0',0
	.word	113203
	.byte	4,4,35,140,197,3,13
	.byte	'reserved_E290',0
	.word	4452
	.byte	8,4,35,144,197,3,13
	.byte	'DLMU_SPROT_RGNACCENA_R1',0
	.word	113043
	.byte	4,4,35,152,197,3,13
	.byte	'DLMU_SPROT_RGNACCENB_R1',0
	.word	113203
	.byte	4,4,35,156,197,3,13
	.byte	'reserved_E2A0',0
	.word	4452
	.byte	8,4,35,160,197,3,13
	.byte	'DLMU_SPROT_RGNACCENA_R2',0
	.word	113043
	.byte	4,4,35,168,197,3,13
	.byte	'DLMU_SPROT_RGNACCENB_R2',0
	.word	113203
	.byte	4,4,35,172,197,3,13
	.byte	'reserved_E2B0',0
	.word	4452
	.byte	8,4,35,176,197,3,13
	.byte	'DLMU_SPROT_RGNACCENA_R3',0
	.word	113043
	.byte	4,4,35,184,197,3,13
	.byte	'DLMU_SPROT_RGNACCENB_R3',0
	.word	113203
	.byte	4,4,35,188,197,3,13
	.byte	'reserved_E2C0',0
	.word	4452
	.byte	8,4,35,192,197,3,13
	.byte	'DLMU_SPROT_RGNACCENA_R4',0
	.word	113043
	.byte	4,4,35,200,197,3,13
	.byte	'DLMU_SPROT_RGNACCENB_R4',0
	.word	113203
	.byte	4,4,35,204,197,3,13
	.byte	'reserved_E2D0',0
	.word	4452
	.byte	8,4,35,208,197,3,13
	.byte	'DLMU_SPROT_RGNACCENA_R5',0
	.word	113043
	.byte	4,4,35,216,197,3,13
	.byte	'DLMU_SPROT_RGNACCENB_R5',0
	.word	113203
	.byte	4,4,35,220,197,3,13
	.byte	'reserved_E2E0',0
	.word	4452
	.byte	8,4,35,224,197,3,13
	.byte	'DLMU_SPROT_RGNACCENA_R6',0
	.word	113043
	.byte	4,4,35,232,197,3,13
	.byte	'DLMU_SPROT_RGNACCENB_R6',0
	.word	113203
	.byte	4,4,35,236,197,3,13
	.byte	'reserved_E2F0',0
	.word	4452
	.byte	8,4,35,240,197,3,13
	.byte	'DLMU_SPROT_RGNACCENA_R7',0
	.word	113043
	.byte	4,4,35,248,197,3,13
	.byte	'DLMU_SPROT_RGNACCENB_R7',0
	.word	113203
	.byte	4,4,35,252,197,3,13
	.byte	'reserved_E300',0
	.word	118977
	.byte	128,48,4,35,128,198,3,13
	.byte	'OSEL',0
	.word	115542
	.byte	4,4,35,128,246,3,13
	.byte	'reserved_FB04',0
	.word	4792
	.byte	12,4,35,132,246,3,13
	.byte	'BLK',0
	.word	118998
	.byte	128,3,4,35,144,246,3,13
	.byte	'reserved_FC90',0
	.word	119003
	.byte	160,39,4,35,144,249,3,13
	.byte	'SEGEN',0
	.word	116614
	.byte	4,4,35,176,160,4,13
	.byte	'reserved_11034',0
	.word	119014
	.byte	208,223,1,4,35,180,160,4,13
	.byte	'TASK_ASI',0
	.word	117178
	.byte	4,4,35,132,128,6,13
	.byte	'reserved_18008',0
	.word	119027
	.byte	248,1,4,35,136,128,6,13
	.byte	'PMA0',0
	.word	116041
	.byte	4,4,35,128,130,6,13
	.byte	'PMA1',0
	.word	116103
	.byte	4,4,35,132,130,6,13
	.byte	'PMA2',0
	.word	116165
	.byte	4,4,35,136,130,6,13
	.byte	'reserved_1810C',0
	.word	119038
	.byte	244,29,4,35,140,130,6,13
	.byte	'DCON2',0
	.word	112730
	.byte	4,4,35,128,160,6,13
	.byte	'reserved_19004',0
	.word	4452
	.byte	8,4,35,132,160,6,13
	.byte	'SMACON',0
	.word	116829
	.byte	4,4,35,140,160,6,13
	.byte	'DSTR',0
	.word	113822
	.byte	4,4,35,144,160,6,13
	.byte	'reserved_19014',0
	.word	2632
	.byte	4,4,35,148,160,6,13
	.byte	'DATR',0
	.word	112478
	.byte	4,4,35,152,160,6,13
	.byte	'DEADD',0
	.word	112854
	.byte	4,4,35,156,160,6,13
	.byte	'DIEAR',0
	.word	112917
	.byte	4,4,35,160,160,6,13
	.byte	'DIETR',0
	.word	112980
	.byte	4,4,35,164,160,6,13
	.byte	'reserved_19028',0
	.word	3823
	.byte	24,4,35,168,160,6,13
	.byte	'DCON0',0
	.word	112667
	.byte	4,4,35,192,160,6,13
	.byte	'reserved_19044',0
	.word	119049
	.byte	188,3,4,35,196,160,6,13
	.byte	'PSTR',0
	.word	116227
	.byte	4,4,35,128,164,6,13
	.byte	'PCON1',0
	.word	115727
	.byte	4,4,35,132,164,6,13
	.byte	'PCON2',0
	.word	115790
	.byte	4,4,35,136,164,6,13
	.byte	'PCON0',0
	.word	115664
	.byte	4,4,35,140,164,6,13
	.byte	'PIEAR',0
	.word	115915
	.byte	4,4,35,144,164,6,13
	.byte	'PIETR',0
	.word	115978
	.byte	4,4,35,148,164,6,13
	.byte	'reserved_19218',0
	.word	119060
	.byte	232,3,4,35,152,164,6,13
	.byte	'COMPAT',0
	.word	111911
	.byte	4,4,35,128,168,6,13
	.byte	'reserved_19404',0
	.word	119071
	.byte	252,23,4,35,132,168,6,13
	.byte	'FPU_TRAP',0
	.word	119082
	.byte	28,4,35,128,192,6,13
	.byte	'reserved_1A01C',0
	.word	119087
	.byte	228,63,4,35,156,192,6,13
	.byte	'DPR',0
	.word	119108
	.byte	144,1,4,35,128,128,7,13
	.byte	'reserved_1C090',0
	.word	119113
	.byte	240,30,4,35,144,129,7,13
	.byte	'CPR',0
	.word	119133
	.byte	80,4,35,128,160,7,13
	.byte	'reserved_1D050',0
	.word	119138
	.byte	176,31,4,35,208,160,7,13
	.byte	'CPXE_0',0
	.word	112230
	.byte	4,4,35,128,192,7,13
	.byte	'CPXE_1',0
	.word	112230
	.byte	4,4,35,132,192,7,13
	.byte	'CPXE_2',0
	.word	112230
	.byte	4,4,35,136,192,7,13
	.byte	'CPXE_3',0
	.word	112230
	.byte	4,4,35,140,192,7,13
	.byte	'DPRE_0',0
	.word	113572
	.byte	4,4,35,144,192,7,13
	.byte	'DPRE_1',0
	.word	113572
	.byte	4,4,35,148,192,7,13
	.byte	'DPRE_2',0
	.word	113572
	.byte	4,4,35,152,192,7,13
	.byte	'DPRE_3',0
	.word	113572
	.byte	4,4,35,156,192,7,13
	.byte	'DPWE_0',0
	.word	113760
	.byte	4,4,35,160,192,7,13
	.byte	'DPWE_1',0
	.word	113760
	.byte	4,4,35,164,192,7,13
	.byte	'DPWE_2',0
	.word	113760
	.byte	4,4,35,168,192,7,13
	.byte	'DPWE_3',0
	.word	113760
	.byte	4,4,35,172,192,7,13
	.byte	'reserved_1E030',0
	.word	80465
	.byte	16,4,35,176,192,7,13
	.byte	'CPXE_4',0
	.word	112230
	.byte	4,4,35,192,192,7,13
	.byte	'CPXE_5',0
	.word	112230
	.byte	4,4,35,196,192,7,13
	.byte	'reserved_1E048',0
	.word	4452
	.byte	8,4,35,200,192,7,13
	.byte	'DPRE_4',0
	.word	113572
	.byte	4,4,35,208,192,7,13
	.byte	'DPRE_5',0
	.word	113572
	.byte	4,4,35,212,192,7,13
	.byte	'reserved_1E058',0
	.word	4452
	.byte	8,4,35,216,192,7,13
	.byte	'DPWE_4',0
	.word	113760
	.byte	4,4,35,224,192,7,13
	.byte	'DPWE_5',0
	.word	113760
	.byte	4,4,35,228,192,7,13
	.byte	'reserved_1E068',0
	.word	119149
	.byte	152,7,4,35,232,192,7,13
	.byte	'TPS',0
	.word	119160
	.byte	16,4,35,128,200,7,13
	.byte	'reserved_1E410',0
	.word	119165
	.byte	48,4,35,144,200,7,13
	.byte	'TPS_EXTIM',0
	.word	119174
	.byte	28,4,35,192,200,7,13
	.byte	'reserved_1E45C',0
	.word	119179
	.byte	164,23,4,35,220,200,7,13
	.byte	'TR',0
	.word	119199
	.byte	64,4,35,128,224,7,13
	.byte	'reserved_1F040',0
	.word	119204
	.byte	192,23,4,35,192,224,7,13
	.byte	'CCTRL',0
	.word	111848
	.byte	4,4,35,128,248,7,13
	.byte	'CCNT',0
	.word	111786
	.byte	4,4,35,132,248,7,13
	.byte	'ICNT',0
	.word	114765
	.byte	4,4,35,136,248,7,13
	.byte	'M1CNT',0
	.word	115353
	.byte	4,4,35,140,248,7,13
	.byte	'M2CNT',0
	.word	115416
	.byte	4,4,35,144,248,7,13
	.byte	'M3CNT',0
	.word	115479
	.byte	4,4,35,148,248,7,13
	.byte	'reserved_1FC18',0
	.word	118966
	.byte	232,1,4,35,152,248,7,13
	.byte	'DBGSR',0
	.word	112540
	.byte	4,4,35,128,250,7,13
	.byte	'reserved_1FD04',0
	.word	2632
	.byte	4,4,35,132,250,7,13
	.byte	'EXEVT',0
	.word	113884
	.byte	4,4,35,136,250,7,13
	.byte	'CREVT',0
	.word	112292
	.byte	4,4,35,140,250,7,13
	.byte	'SWEVT',0
	.word	117051
	.byte	4,4,35,144,250,7,13
	.byte	'reserved_1FD14',0
	.word	119215
	.byte	28,4,35,148,250,7,13
	.byte	'TRIG_ACC',0
	.word	117905
	.byte	4,4,35,176,250,7,13
	.byte	'reserved_1FD34',0
	.word	4792
	.byte	12,4,35,180,250,7,13
	.byte	'DMS',0
	.word	113511
	.byte	4,4,35,192,250,7,13
	.byte	'DCX',0
	.word	112793
	.byte	4,4,35,196,250,7,13
	.byte	'DBGTCR',0
	.word	112603
	.byte	4,4,35,200,250,7,13
	.byte	'reserved_1FD4C',0
	.word	119224
	.byte	180,1,4,35,204,250,7,13
	.byte	'PCXI',0
	.word	115853
	.byte	4,4,35,128,252,7,13
	.byte	'PSW',0
	.word	116289
	.byte	4,4,35,132,252,7,13
	.byte	'PC',0
	.word	115604
	.byte	4,4,35,136,252,7,13
	.byte	'reserved_1FE0C',0
	.word	4452
	.byte	8,4,35,140,252,7,13
	.byte	'SYSCON',0
	.word	117114
	.byte	4,4,35,148,252,7,13
	.byte	'CPU_ID',0
	.word	112166
	.byte	4,4,35,152,252,7,13
	.byte	'CORE_ID',0
	.word	111975
	.byte	4,4,35,156,252,7,13
	.byte	'BIV',0
	.word	111465
	.byte	4,4,35,160,252,7,13
	.byte	'BTV',0
	.word	111725
	.byte	4,4,35,164,252,7,13
	.byte	'ISP',0
	.word	114888
	.byte	4,4,35,168,252,7,13
	.byte	'ICR',0
	.word	114827
	.byte	4,4,35,172,252,7,13
	.byte	'reserved_1FE30',0
	.word	4452
	.byte	8,4,35,176,252,7,13
	.byte	'FCX',0
	.word	113947
	.byte	4,4,35,184,252,7,13
	.byte	'LCX',0
	.word	115140
	.byte	4,4,35,188,252,7,13
	.byte	'reserved_1FE40',0
	.word	80465
	.byte	16,4,35,192,252,7,13
	.byte	'CUS_ID',0
	.word	112355
	.byte	4,4,35,208,252,7,13
	.byte	'reserved_1FE54',0
	.word	119235
	.byte	172,1,4,35,212,252,7,13
	.byte	'D',0
	.word	119246
	.byte	64,4,35,128,254,7,13
	.byte	'reserved_1FF40',0
	.word	119255
	.byte	64,4,35,192,254,7,13
	.byte	'A',0
	.word	119264
	.byte	64,4,35,128,255,7,13
	.byte	'reserved_1FFC0',0
	.word	119255
	.byte	64,4,35,192,255,7,0,14
	.word	119273
	.byte	32
	.byte	'Ifx_CPU',0,23,210,19,3
	.word	124371
	.byte	17,15,124,9,1,18
	.byte	'IfxCpu_Id_0',0,0,18
	.byte	'IfxCpu_Id_1',0,1,18
	.byte	'IfxCpu_Id_2',0,2,18
	.byte	'IfxCpu_Id_3',0,3,18
	.byte	'IfxCpu_Id_4',0,4,18
	.byte	'IfxCpu_Id_6',0,6,18
	.byte	'IfxCpu_Id_none',0,7,0,32
	.byte	'IfxCpu_Id',0,15,133,1,3
	.word	124393
	.byte	32
	.byte	'IfxCpu_ResourceCpu',0,15,170,1,3
	.word	42104
	.byte	10
	.byte	'_Ifx_STM_ACCEN0_Bits',0,24,68,16,4,11
	.byte	'EN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_STM_ACCEN0_Bits',0,24,102,3
	.word	124547
	.byte	10
	.byte	'_Ifx_STM_ACCEN1_Bits',0,24,105,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_ACCEN1_Bits',0,24,108,3
	.word	125104
	.byte	10
	.byte	'_Ifx_STM_CAP_Bits',0,24,111,16,4,11
	.byte	'STMCAP_63_32',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_CAP_Bits',0,24,114,3
	.word	125181
	.byte	10
	.byte	'_Ifx_STM_CAPSV_Bits',0,24,117,16,4,11
	.byte	'STMCAP_63_32',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_CAPSV_Bits',0,24,120,3
	.word	125254
	.byte	10
	.byte	'_Ifx_STM_CLC_Bits',0,24,123,16,4,11
	.byte	'DISR',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_STM_CLC_Bits',0,24,130,1,3
	.word	125331
	.byte	10
	.byte	'_Ifx_STM_CMCON_Bits',0,24,133,1,16,4,11
	.byte	'MSIZE0',0,1
	.word	611
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	611
	.byte	3,0,2,35,0,11
	.byte	'MSTART0',0,1
	.word	611
	.byte	5,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	611
	.byte	3,0,2,35,1,11
	.byte	'MSIZE1',0,1
	.word	611
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	611
	.byte	3,0,2,35,2,11
	.byte	'MSTART1',0,1
	.word	611
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	611
	.byte	3,0,2,35,3,0,32
	.byte	'Ifx_STM_CMCON_Bits',0,24,143,1,3
	.word	125473
	.byte	10
	.byte	'_Ifx_STM_CMP_Bits',0,24,146,1,16,4,11
	.byte	'CMPVAL',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_CMP_Bits',0,24,149,1,3
	.word	125693
	.byte	10
	.byte	'_Ifx_STM_ICR_Bits',0,24,152,1,16,4,11
	.byte	'CMP0EN',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CMP0IR',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CMP0OS',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'CMP1EN',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'CMP1IR',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'CMP1OS',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	436
	.byte	25,0,2,35,0,0,32
	.byte	'Ifx_STM_ICR_Bits',0,24,162,1,3
	.word	125762
	.byte	10
	.byte	'_Ifx_STM_ID_Bits',0,24,165,1,16,4,11
	.byte	'MODREV',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	611
	.byte	8,0,2,35,1,11
	.byte	'MODNUM',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_STM_ID_Bits',0,24,170,1,3
	.word	125965
	.byte	10
	.byte	'_Ifx_STM_ISCR_Bits',0,24,173,1,16,4,11
	.byte	'CMP0IRR',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'CMP0IRS',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'CMP1IRR',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'CMP1IRS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_STM_ISCR_Bits',0,24,180,1,3
	.word	126069
	.byte	10
	.byte	'_Ifx_STM_KRST0_Bits',0,24,183,1,16,4,11
	.byte	'RST',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	436
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_STM_KRST0_Bits',0,24,188,1,3
	.word	126220
	.byte	10
	.byte	'_Ifx_STM_KRST1_Bits',0,24,191,1,16,4,11
	.byte	'RST',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	436
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_STM_KRST1_Bits',0,24,195,1,3
	.word	126331
	.byte	10
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,24,198,1,16,4,11
	.byte	'CLR',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	436
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_STM_KRSTCLR_Bits',0,24,202,1,3
	.word	126423
	.byte	10
	.byte	'_Ifx_STM_OCS_Bits',0,24,205,1,16,4,11
	.byte	'reserved_0',0,1
	.word	611
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	436
	.byte	21,8,2,35,0,11
	.byte	'SUS',0,1
	.word	611
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	611
	.byte	2,0,2,35,3,0,32
	.byte	'Ifx_STM_OCS_Bits',0,24,213,1,3
	.word	126519
	.byte	10
	.byte	'_Ifx_STM_TIM0_Bits',0,24,216,1,16,4,11
	.byte	'STM_31_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM0_Bits',0,24,219,1,3
	.word	126687
	.byte	10
	.byte	'_Ifx_STM_TIM0SV_Bits',0,24,222,1,16,4,11
	.byte	'STM_31_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM0SV_Bits',0,24,225,1,3
	.word	126760
	.byte	10
	.byte	'_Ifx_STM_TIM1_Bits',0,24,228,1,16,4,11
	.byte	'STM_35_4',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM1_Bits',0,24,231,1,3
	.word	126837
	.byte	10
	.byte	'_Ifx_STM_TIM2_Bits',0,24,234,1,16,4,11
	.byte	'STM_39_8',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM2_Bits',0,24,237,1,3
	.word	126910
	.byte	10
	.byte	'_Ifx_STM_TIM3_Bits',0,24,240,1,16,4,11
	.byte	'STM_43_12',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM3_Bits',0,24,243,1,3
	.word	126983
	.byte	10
	.byte	'_Ifx_STM_TIM4_Bits',0,24,246,1,16,4,11
	.byte	'STM_47_16',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM4_Bits',0,24,249,1,3
	.word	127057
	.byte	10
	.byte	'_Ifx_STM_TIM5_Bits',0,24,252,1,16,4,11
	.byte	'STM_51_20',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM5_Bits',0,24,255,1,3
	.word	127131
	.byte	10
	.byte	'_Ifx_STM_TIM6_Bits',0,24,130,2,16,4,11
	.byte	'STM_63_32',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM6_Bits',0,24,133,2,3
	.word	127205
	.byte	12,24,141,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	124547
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ACCEN0',0,24,146,2,3
	.word	127279
	.byte	12,24,149,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	125104
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ACCEN1',0,24,154,2,3
	.word	127343
	.byte	12,24,157,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	125181
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CAP',0,24,162,2,3
	.word	127407
	.byte	12,24,165,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	125254
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CAPSV',0,24,170,2,3
	.word	127468
	.byte	12,24,173,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	125331
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CLC',0,24,178,2,3
	.word	127531
	.byte	12,24,181,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	125473
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CMCON',0,24,186,2,3
	.word	127592
	.byte	12,24,189,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	125693
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CMP',0,24,194,2,3
	.word	127655
	.byte	12,24,197,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	125762
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ICR',0,24,202,2,3
	.word	127716
	.byte	12,24,205,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	125965
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ID',0,24,210,2,3
	.word	127777
	.byte	12,24,213,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126069
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ISCR',0,24,218,2,3
	.word	127837
	.byte	12,24,221,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126220
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_KRST0',0,24,226,2,3
	.word	127899
	.byte	12,24,229,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126331
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_KRST1',0,24,234,2,3
	.word	127962
	.byte	12,24,237,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126423
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_KRSTCLR',0,24,242,2,3
	.word	128025
	.byte	12,24,245,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126519
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_OCS',0,24,250,2,3
	.word	128090
	.byte	12,24,253,2,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126687
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM0',0,24,130,3,3
	.word	128151
	.byte	12,24,133,3,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126760
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM0SV',0,24,138,3,3
	.word	128213
	.byte	12,24,141,3,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126837
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM1',0,24,146,3,3
	.word	128277
	.byte	12,24,149,3,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126910
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM2',0,24,154,3,3
	.word	128339
	.byte	12,24,157,3,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	126983
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM3',0,24,162,3,3
	.word	128401
	.byte	12,24,165,3,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	127057
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM4',0,24,170,3,3
	.word	128463
	.byte	12,24,173,3,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	127131
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM5',0,24,178,3,3
	.word	128525
	.byte	12,24,181,3,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	127205
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM6',0,24,186,3,3
	.word	128587
	.byte	17,14,141,1,9,1,18
	.byte	'IfxCpu_CounterMode_normal',0,0,18
	.byte	'IfxCpu_CounterMode_task',0,1,0,32
	.byte	'IfxCpu_CounterMode',0,14,145,1,3
	.word	128649
	.byte	19,14,198,1,9,6,13
	.byte	'counter',0
	.word	42351
	.byte	4,2,35,0,13
	.byte	'overlfow',0
	.word	611
	.byte	1,2,35,4,0,32
	.byte	'IfxCpu_Counter',0,14,202,1,3
	.word	128738
	.byte	19,14,210,1,9,32,13
	.byte	'instruction',0
	.word	128738
	.byte	6,2,35,0,13
	.byte	'clock',0
	.word	128738
	.byte	6,2,35,6,13
	.byte	'counter1',0
	.word	128738
	.byte	6,2,35,12,13
	.byte	'counter2',0
	.word	128738
	.byte	6,2,35,18,13
	.byte	'counter3',0
	.word	128738
	.byte	6,2,35,24,0,32
	.byte	'IfxCpu_Perf',0,14,217,1,3
	.word	128804
	.byte	10
	.byte	'_Ifx_SMU_ACCEN0_Bits',0,25,68,16,4,11
	.byte	'EN0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SMU_ACCEN0_Bits',0,25,102,3
	.word	128922
	.byte	10
	.byte	'_Ifx_SMU_ACCEN1_Bits',0,25,105,16,4,11
	.byte	'reserved_0',0,4
	.word	436
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SMU_ACCEN1_Bits',0,25,108,3
	.word	129479
	.byte	10
	.byte	'_Ifx_SMU_AD_Bits',0,25,111,16,4,11
	.byte	'DF0',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'DF1',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'DF2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'DF3',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'DF4',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'DF5',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'DF6',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'DF7',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'DF8',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'DF9',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'DF10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'DF11',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'DF12',0,1
	.word	611
	.byte	1,3,2,35,1,11
	.byte	'DF13',0,1
	.word	611
	.byte	1,2,2,35,1,11
	.byte	'DF14',0,1
	.word	611
	.byte	1,1,2,35,1,11
	.byte	'DF15',0,1
	.word	611
	.byte	1,0,2,35,1,11
	.byte	'DF16',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'DF17',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'DF18',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'DF19',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'DF20',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'DF21',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'DF22',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'DF23',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'DF24',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'DF25',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'DF26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'DF27',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'DF28',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'DF29',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'DF30',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'DF31',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SMU_AD_Bits',0,25,145,1,3
	.word	129556
	.byte	10
	.byte	'_Ifx_SMU_AEX_Bits',0,25,148,1,16,4,11
	.byte	'IRQ0STS',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'IRQ1STS',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'IRQ2STS',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'RST0STS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'RST1STS',0,1
	.word	611
	.byte	1,3,2,35,0,11
	.byte	'RST2STS',0,1
	.word	611
	.byte	1,2,2,35,0,11
	.byte	'RST3STS',0,1
	.word	611
	.byte	1,1,2,35,0,11
	.byte	'RST4STS',0,1
	.word	611
	.byte	1,0,2,35,0,11
	.byte	'RST5STS',0,1
	.word	611
	.byte	1,7,2,35,1,11
	.byte	'NMISTS',0,1
	.word	611
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	611
	.byte	1,5,2,35,1,11
	.byte	'EMSSTS',0,1
	.word	611
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	611
	.byte	4,0,2,35,1,11
	.byte	'IRQ0AEM',0,1
	.word	611
	.byte	1,7,2,35,2,11
	.byte	'IRQ1AEM',0,1
	.word	611
	.byte	1,6,2,35,2,11
	.byte	'IRQ2AEM',0,1
	.word	611
	.byte	1,5,2,35,2,11
	.byte	'RST0AEM',0,1
	.word	611
	.byte	1,4,2,35,2,11
	.byte	'RST1AEM',0,1
	.word	611
	.byte	1,3,2,35,2,11
	.byte	'RST2AEM',0,1
	.word	611
	.byte	1,2,2,35,2,11
	.byte	'RST3AEM',0,1
	.word	611
	.byte	1,1,2,35,2,11
	.byte	'RST4AEM',0,1
	.word	611
	.byte	1,0,2,35,2,11
	.byte	'RST5AEM',0,1
	.word	611
	.byte	1,7,2,35,3,11
	.byte	'NMIAEM',0,1
	.word	611
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	611
	.byte	1,5,2,35,3,11
	.byte	'EMSAEM',0,1
	.word	611
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	611
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SMU_AEX_Bits',0,25,176,1,3
	.word	130106
	.byte	10
	.byte	'_Ifx_SMU_AEXCLR_Bits',0,25,179,1,16,4,11
	.byte	'IRQ0CLR',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'IRQ1CLR',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'IRQ2CLR',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'RST0CLR',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'RST1CLR',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'RST2CLR',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'RST3CLR',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'RST4CLR',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'RST5CLR',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'NMICLR',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'EMSCLR',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'reserved_12',0,4
	.word	459
	.byte	4,16,2,35,0,11
	.byte	'IRQ0AEMCLR',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'IRQ1AEMCLR',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'IRQ2AEMCLR',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'RST0AEMCLR',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'RST1AEMCLR',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'RST2AEMCLR',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'RST3AEMCLR',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'RST4AEMCLR',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'RST5AEMCLR',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'NMIAEMCLR',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'EMSAEMCLR',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'reserved_28',0,4
	.word	459
	.byte	4,0,2,35,0,0,32
	.byte	'Ifx_SMU_AEXCLR_Bits',0,25,207,1,3
	.word	130663
	.byte	10
	.byte	'_Ifx_SMU_AFCNT_Bits',0,25,210,1,16,4,11
	.byte	'FCNT',0,1
	.word	611
	.byte	4,4,2,35,0,11
	.byte	'ACNT',0,2
	.word	628
	.byte	12,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	628
	.byte	14,2,2,35,2,11
	.byte	'FCO',0,1
	.word	611
	.byte	1,1,2,35,3,11
	.byte	'ACO',0,1
	.word	611
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SMU_AFCNT_Bits',0,25,217,1,3
	.word	131259
	.byte	10
	.byte	'_Ifx_SMU_AG_Bits',0,25,220,1,16,4,11
	.byte	'SF0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'SF1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'SF2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'SF3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'SF4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'SF5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'SF6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'SF7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'SF8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'SF9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'SF10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'SF11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'SF12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'SF13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'SF14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'SF15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'SF16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'SF17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'SF18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'SF19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'SF20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'SF21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'SF22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'SF23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'SF24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'SF25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'SF26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'SF27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'SF28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'SF29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'SF30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'SF31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_SMU_AG_Bits',0,25,254,1,3
	.word	131399
	.byte	10
	.byte	'_Ifx_SMU_AGC_Bits',0,25,129,2,16,4,11
	.byte	'IGCS0',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'IGCS1',0,4
	.word	459
	.byte	3,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'IGCS2',0,4
	.word	459
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	459
	.byte	5,16,2,35,0,11
	.byte	'RCS',0,4
	.word	459
	.byte	6,10,2,35,0,11
	.byte	'reserved_22',0,4
	.word	459
	.byte	2,8,2,35,0,11
	.byte	'PES',0,4
	.word	459
	.byte	5,3,2,35,0,11
	.byte	'EFRST',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'reserved_30',0,4
	.word	459
	.byte	2,0,2,35,0,0,32
	.byte	'Ifx_SMU_AGC_Bits',0,25,142,2,3
	.word	131950
	.byte	10
	.byte	'_Ifx_SMU_AGCF_Bits',0,25,145,2,16,4,11
	.byte	'CF0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'CF1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'CF2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'CF3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'CF4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'CF5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'CF6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'CF7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'CF8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'CF9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'CF10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'CF11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'CF12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'CF13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'CF14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'CF15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'CF16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'CF17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'CF18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'CF19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'CF20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'CF21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'CF22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'CF23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'CF24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'CF25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'CF26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'CF27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'CF28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'CF29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'CF30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'CF31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_SMU_AGCF_Bits',0,25,179,2,3
	.word	132212
	.byte	10
	.byte	'_Ifx_SMU_AGFSP_Bits',0,25,182,2,16,4,11
	.byte	'FE0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'FE1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'FE2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'FE3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'FE4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'FE5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'FE6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'FE7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'FE8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'FE9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'FE10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'FE11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'FE12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'FE13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'FE14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'FE15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'FE16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'FE17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'FE18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'FE19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'FE20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'FE21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'FE22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'FE23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'FE24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'FE25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'FE26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'FE27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'FE28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'FE29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'FE30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'FE31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_SMU_AGFSP_Bits',0,25,216,2,3
	.word	132767
	.byte	10
	.byte	'_Ifx_SMU_CLC_Bits',0,25,219,2,16,4,11
	.byte	'DISR',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	611
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_SMU_CLC_Bits',0,25,226,2,3
	.word	133324
	.byte	10
	.byte	'_Ifx_SMU_CMD_Bits',0,25,229,2,16,4,11
	.byte	'CMD',0,4
	.word	459
	.byte	4,28,2,35,0,11
	.byte	'ARG',0,4
	.word	459
	.byte	4,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SMU_CMD_Bits',0,25,234,2,3
	.word	133467
	.byte	10
	.byte	'_Ifx_SMU_DBG_Bits',0,25,237,2,16,4,11
	.byte	'SSM',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	436
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SMU_DBG_Bits',0,25,241,2,3
	.word	133570
	.byte	10
	.byte	'_Ifx_SMU_FSP_Bits',0,25,244,2,16,4,11
	.byte	'PRE1',0,4
	.word	459
	.byte	3,29,2,35,0,11
	.byte	'PRE2',0,4
	.word	459
	.byte	2,27,2,35,0,11
	.byte	'MODE',0,4
	.word	459
	.byte	2,25,2,35,0,11
	.byte	'PES',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'TFSP_LOW',0,4
	.word	459
	.byte	14,10,2,35,0,11
	.byte	'TFSP_HIGH',0,4
	.word	459
	.byte	10,0,2,35,0,0,32
	.byte	'Ifx_SMU_FSP_Bits',0,25,252,2,3
	.word	133658
	.byte	10
	.byte	'_Ifx_SMU_ID_Bits',0,25,255,2,16,4,11
	.byte	'MOD_REV',0,1
	.word	611
	.byte	8,0,2,35,0,11
	.byte	'MOD_TYPE',0,1
	.word	611
	.byte	8,0,2,35,1,11
	.byte	'MOD_NUMBER',0,2
	.word	628
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SMU_ID_Bits',0,25,132,3,3
	.word	133813
	.byte	10
	.byte	'_Ifx_SMU_KEYS_Bits',0,25,135,3,16,4,11
	.byte	'CFGLCK',0,4
	.word	459
	.byte	8,24,2,35,0,11
	.byte	'PERLCK',0,4
	.word	459
	.byte	8,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_SMU_KEYS_Bits',0,25,140,3,3
	.word	133923
	.byte	10
	.byte	'_Ifx_SMU_OCS_Bits',0,25,143,3,16,4,11
	.byte	'TGS',0,1
	.word	611
	.byte	2,6,2,35,0,11
	.byte	'TGB',0,1
	.word	611
	.byte	1,5,2,35,0,11
	.byte	'TG_P',0,1
	.word	611
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	436
	.byte	20,8,2,35,0,11
	.byte	'SUS',0,1
	.word	611
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	611
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	611
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	611
	.byte	2,0,2,35,3,0,32
	.byte	'Ifx_SMU_OCS_Bits',0,25,153,3,3
	.word	134035
	.byte	10
	.byte	'_Ifx_SMU_PCTL_Bits',0,25,156,3,16,4,11
	.byte	'HWDIR',0,4
	.word	459
	.byte	2,30,2,35,0,11
	.byte	'HWEN',0,4
	.word	459
	.byte	2,28,2,35,0,11
	.byte	'GFSCU_EN',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'GFSTS_EN',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'reserved_6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'PCS',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	459
	.byte	6,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	459
	.byte	9,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	459
	.byte	9,0,2,35,0,0,32
	.byte	'Ifx_SMU_PCTL_Bits',0,25,167,3,3
	.word	134227
	.byte	10
	.byte	'_Ifx_SMU_RMCTL_Bits',0,25,170,3,16,4,11
	.byte	'TE0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'TE1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'TE2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'TE3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'TE4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'TE5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'TE6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'TE7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'TE8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'TE9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'TE10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'reserved_12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'reserved_18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'reserved_19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'reserved_22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'reserved_24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'reserved_27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'reserved_28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'reserved_30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_SMU_RMCTL_Bits',0,25,204,3,3
	.word	134458
	.byte	10
	.byte	'_Ifx_SMU_RMEF_Bits',0,25,207,3,16,4,11
	.byte	'EF0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'EF1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'EF2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'EF3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'EF4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'EF5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'EF6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'EF7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'EF8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'EF9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'EF10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'reserved_12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'reserved_18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'reserved_19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'reserved_22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'reserved_24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'reserved_27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'reserved_28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'reserved_30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_SMU_RMEF_Bits',0,25,241,3,3
	.word	135162
	.byte	10
	.byte	'_Ifx_SMU_RMSTS_Bits',0,25,244,3,16,4,11
	.byte	'STS0',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'STS1',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'STS2',0,4
	.word	459
	.byte	1,29,2,35,0,11
	.byte	'STS3',0,4
	.word	459
	.byte	1,28,2,35,0,11
	.byte	'STS4',0,4
	.word	459
	.byte	1,27,2,35,0,11
	.byte	'STS5',0,4
	.word	459
	.byte	1,26,2,35,0,11
	.byte	'STS6',0,4
	.word	459
	.byte	1,25,2,35,0,11
	.byte	'STS7',0,4
	.word	459
	.byte	1,24,2,35,0,11
	.byte	'STS8',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'STS9',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'STS10',0,4
	.word	459
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	459
	.byte	1,20,2,35,0,11
	.byte	'reserved_12',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	459
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	459
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	459
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'reserved_18',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'reserved_19',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	459
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	459
	.byte	1,10,2,35,0,11
	.byte	'reserved_22',0,4
	.word	459
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	459
	.byte	1,8,2,35,0,11
	.byte	'reserved_24',0,4
	.word	459
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	1,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	459
	.byte	1,5,2,35,0,11
	.byte	'reserved_27',0,4
	.word	459
	.byte	1,4,2,35,0,11
	.byte	'reserved_28',0,4
	.word	459
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	459
	.byte	1,2,2,35,0,11
	.byte	'reserved_30',0,4
	.word	459
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	459
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_SMU_RMSTS_Bits',0,25,150,4,3
	.word	135864
	.byte	10
	.byte	'_Ifx_SMU_RTAC00_Bits',0,25,153,4,16,4,11
	.byte	'GID0',0,4
	.word	459
	.byte	4,28,2,35,0,11
	.byte	'ALID0',0,4
	.word	459
	.byte	5,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	459
	.byte	7,16,2,35,0,11
	.byte	'GID1',0,4
	.word	459
	.byte	4,12,2,35,0,11
	.byte	'ALID1',0,4
	.word	459
	.byte	5,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_SMU_RTAC00_Bits',0,25,161,4,3
	.word	136579
	.byte	10
	.byte	'_Ifx_SMU_RTAC01_Bits',0,25,164,4,16,4,11
	.byte	'GID2',0,4
	.word	459
	.byte	4,28,2,35,0,11
	.byte	'ALID2',0,4
	.word	459
	.byte	5,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	459
	.byte	7,16,2,35,0,11
	.byte	'GID3',0,4
	.word	459
	.byte	4,12,2,35,0,11
	.byte	'ALID3',0,4
	.word	459
	.byte	5,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_SMU_RTAC01_Bits',0,25,172,4,3
	.word	136747
	.byte	10
	.byte	'_Ifx_SMU_RTAC10_Bits',0,25,175,4,16,4,11
	.byte	'GID0',0,4
	.word	459
	.byte	4,28,2,35,0,11
	.byte	'ALID0',0,4
	.word	459
	.byte	5,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	459
	.byte	7,16,2,35,0,11
	.byte	'GID1',0,4
	.word	459
	.byte	4,12,2,35,0,11
	.byte	'ALID1',0,4
	.word	459
	.byte	5,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_SMU_RTAC10_Bits',0,25,183,4,3
	.word	136915
	.byte	10
	.byte	'_Ifx_SMU_RTAC11_Bits',0,25,186,4,16,4,11
	.byte	'GID2',0,4
	.word	459
	.byte	4,28,2,35,0,11
	.byte	'ALID2',0,4
	.word	459
	.byte	5,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	459
	.byte	7,16,2,35,0,11
	.byte	'GID3',0,4
	.word	459
	.byte	4,12,2,35,0,11
	.byte	'ALID3',0,4
	.word	459
	.byte	5,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	459
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_SMU_RTAC11_Bits',0,25,194,4,3
	.word	137083
	.byte	10
	.byte	'_Ifx_SMU_RTC_Bits',0,25,197,4,16,4,11
	.byte	'RT0E',0,4
	.word	459
	.byte	1,31,2,35,0,11
	.byte	'RT1E',0,4
	.word	459
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	459
	.byte	6,24,2,35,0,11
	.byte	'RTD',0,4
	.word	459
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SMU_RTC_Bits',0,25,203,4,3
	.word	137251
	.byte	10
	.byte	'_Ifx_SMU_STS_Bits',0,25,206,4,16,4,11
	.byte	'CMD',0,4
	.word	459
	.byte	4,28,2,35,0,11
	.byte	'ARG',0,4
	.word	459
	.byte	4,24,2,35,0,11
	.byte	'RES',0,4
	.word	459
	.byte	1,23,2,35,0,11
	.byte	'ASCE',0,4
	.word	459
	.byte	1,22,2,35,0,11
	.byte	'FSP',0,4
	.word	459
	.byte	2,20,2,35,0,11
	.byte	'FSTS',0,4
	.word	459
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	459
	.byte	3,16,2,35,0,11
	.byte	'RTS0',0,4
	.word	459
	.byte	1,15,2,35,0,11
	.byte	'RTME0',0,4
	.word	459
	.byte	1,14,2,35,0,11
	.byte	'RTS1',0,4
	.word	459
	.byte	1,13,2,35,0,11
	.byte	'RTME1',0,4
	.word	459
	.byte	1,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	459
	.byte	12,0,2,35,0,0,32
	.byte	'Ifx_SMU_STS_Bits',0,25,220,4,3
	.word	137371
	.byte	12,25,228,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	128922
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_ACCEN0',0,25,233,4,3
	.word	137626
	.byte	12,25,236,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	129479
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_ACCEN1',0,25,241,4,3
	.word	137690
	.byte	12,25,244,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	129556
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_AD',0,25,249,4,3
	.word	137754
	.byte	12,25,252,4,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	130106
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_AEX',0,25,129,5,3
	.word	137814
	.byte	12,25,132,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	130663
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_AEXCLR',0,25,137,5,3
	.word	137875
	.byte	12,25,140,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131259
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_AFCNT',0,25,145,5,3
	.word	137939
	.byte	12,25,148,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131399
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_AG',0,25,153,5,3
	.word	138002
	.byte	12,25,156,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131950
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_AGC',0,25,161,5,3
	.word	138062
	.byte	12,25,164,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132212
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_AGCF',0,25,169,5,3
	.word	138123
	.byte	12,25,172,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132767
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_AGFSP',0,25,177,5,3
	.word	138185
	.byte	12,25,180,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133324
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_CLC',0,25,185,5,3
	.word	138248
	.byte	12,25,188,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133467
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_CMD',0,25,193,5,3
	.word	138309
	.byte	12,25,196,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133570
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_DBG',0,25,201,5,3
	.word	138370
	.byte	12,25,204,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133658
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_FSP',0,25,209,5,3
	.word	138431
	.byte	12,25,212,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133813
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_ID',0,25,217,5,3
	.word	138492
	.byte	12,25,220,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133923
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_KEYS',0,25,225,5,3
	.word	138552
	.byte	12,25,228,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	134035
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_OCS',0,25,233,5,3
	.word	138614
	.byte	12,25,236,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	134227
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_PCTL',0,25,241,5,3
	.word	138675
	.byte	12,25,244,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	134458
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_RMCTL',0,25,249,5,3
	.word	138737
	.byte	12,25,252,5,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	135162
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_RMEF',0,25,129,6,3
	.word	138800
	.byte	12,25,132,6,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	135864
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_RMSTS',0,25,137,6,3
	.word	138862
	.byte	12,25,140,6,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136579
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_RTAC00',0,25,145,6,3
	.word	138925
	.byte	12,25,148,6,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136747
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_RTAC01',0,25,153,6,3
	.word	138989
	.byte	12,25,156,6,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136915
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_RTAC10',0,25,161,6,3
	.word	139053
	.byte	12,25,164,6,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	137083
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_RTAC11',0,25,169,6,3
	.word	139117
	.byte	12,25,172,6,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	137251
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_RTC',0,25,177,6,3
	.word	139181
	.byte	12,25,180,6,9,4,13
	.byte	'U',0
	.word	436
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	452
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	137371
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SMU_STS',0,25,185,6,3
	.word	139242
	.byte	17,16,210,2,9,1,18
	.byte	'IfxScuCcu_LowPowerDivRatio_divBy30',0,1,18
	.byte	'IfxScuCcu_LowPowerDivRatio_divBy60',0,2,18
	.byte	'IfxScuCcu_LowPowerDivRatio_divBy120',0,3,18
	.byte	'IfxScuCcu_LowPowerDivRatio_divBy240',0,4,0,32
	.byte	'IfxScuCcu_LowPowerDivRatio',0,16,216,2,3
	.word	139303
	.byte	17,16,220,2,9,1,18
	.byte	'IfxScuCcu_ModulationAmplitude_0p5',0,0,18
	.byte	'IfxScuCcu_ModulationAmplitude_1p0',0,1,18
	.byte	'IfxScuCcu_ModulationAmplitude_1p25',0,2,18
	.byte	'IfxScuCcu_ModulationAmplitude_1p5',0,3,18
	.byte	'IfxScuCcu_ModulationAmplitude_2p0',0,4,18
	.byte	'IfxScuCcu_ModulationAmplitude_2p5',0,5,18
	.byte	'IfxScuCcu_ModulationAmplitude_count',0,6,0,32
	.byte	'IfxScuCcu_ModulationAmplitude',0,16,229,2,3
	.word	139496
	.byte	17,16,254,3,9,1,18
	.byte	'IfxScuCcu_PllInputClockSelection_fOsc1',0,0,18
	.byte	'IfxScuCcu_PllInputClockSelection_fOsc0',0,1,18
	.byte	'IfxScuCcu_PllInputClockSelection_fSysclk',0,2,0,32
	.byte	'IfxScuCcu_PllInputClockSelection',0,16,131,4,3
	.word	139797
	.byte	17,16,135,4,9,1,18
	.byte	'IfxScuCcu_Traprequest_esr0',0,0,18
	.byte	'IfxScuCcu_Traprequest_esr1',0,1,18
	.byte	'IfxScuCcu_Traprequest_trap2',0,2,18
	.byte	'IfxScuCcu_Traprequest_smu',0,3,0,32
	.byte	'IfxScuCcu_Traprequest',0,16,141,4,3
	.word	139971
	.byte	17,16,147,4,9,1,18
	.byte	'IfxScuCcu_ModEn_disabled',0,0,18
	.byte	'IfxScuCcu_ModEn_enabled',0,1,0,32
	.byte	'IfxScuCcu_ModEn',0,16,151,4,3
	.word	140125
	.byte	19,16,162,4,9,6,13
	.byte	'pDivider',0
	.word	611
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	611
	.byte	1,2,35,1,13
	.byte	'k2Divider',0
	.word	611
	.byte	1,2,35,2,13
	.byte	'k3Divider',0
	.word	611
	.byte	1,2,35,3,13
	.byte	'k3DividerBypass',0
	.word	611
	.byte	1,2,35,4,0,32
	.byte	'IfxScuCcu_PerPllConfig',0,16,171,4,3
	.word	140210
	.byte	19,16,176,4,9,4,13
	.byte	'pDivider',0
	.word	611
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	611
	.byte	1,2,35,1,13
	.byte	'k2Divider',0
	.word	611
	.byte	1,2,35,2,0,32
	.byte	'IfxScuCcu_SysPllConfig',0,16,181,4,3
	.word	140348
	.byte	19,16,189,4,9,8,13
	.byte	'value',0
	.word	42351
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	42351
	.byte	4,2,35,4,0,32
	.byte	'IfxScuCcu_CcuconRegConfig',0,16,193,4,3
	.word	140442
	.byte	19,16,197,4,9,6,13
	.byte	'k2Step',0
	.word	611
	.byte	1,2,35,0,13
	.byte	'waitTime',0
	.word	232
	.byte	4,2,35,2,0,32
	.byte	'IfxScuCcu_PllStepConfig',0,16,201,4,3
	.word	140513
	.byte	19,16,205,4,9,16,13
	.byte	'xtalFrequency',0
	.word	42351
	.byte	4,2,35,0,13
	.byte	'pllInputClockSelection',0
	.word	139797
	.byte	1,2,35,4,13
	.byte	'sysPllConfig',0
	.word	140348
	.byte	4,2,35,6,13
	.byte	'perPllConfig',0
	.word	140210
	.byte	6,2,35,10,0,32
	.byte	'IfxScuCcu_pllsParameterConfig',0,16,211,4,3
	.word	140587
	.byte	19,16,219,4,9,8,13
	.byte	'value',0
	.word	42351
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	42351
	.byte	4,2,35,4,0,32
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,16,223,4,3
	.word	140732
	.byte	19,16,231,4,9,80,13
	.byte	'ccucon0',0
	.word	140442
	.byte	8,2,35,0,13
	.byte	'ccucon1',0
	.word	140442
	.byte	8,2,35,8,13
	.byte	'ccucon2',0
	.word	140442
	.byte	8,2,35,16,13
	.byte	'ccucon5',0
	.word	140442
	.byte	8,2,35,24,13
	.byte	'ccucon6',0
	.word	140442
	.byte	8,2,35,32,13
	.byte	'ccucon7',0
	.word	140442
	.byte	8,2,35,40,13
	.byte	'ccucon8',0
	.word	140442
	.byte	8,2,35,48,13
	.byte	'ccucon9',0
	.word	140442
	.byte	8,2,35,56,13
	.byte	'ccucon10',0
	.word	140442
	.byte	8,2,35,64,13
	.byte	'ccucon11',0
	.word	140442
	.byte	8,2,35,72,0,32
	.byte	'IfxScuCcu_ClockDistributionConfig',0,16,243,4,3
	.word	140808
	.byte	19,16,247,4,9,20,13
	.byte	'pllsParameters',0
	.word	140587
	.byte	16,2,35,0,13
	.byte	'waitTime',0
	.word	232
	.byte	4,2,35,16,0,32
	.byte	'IfxScuCcu_InitialStepConfig',0,16,251,4,3
	.word	141030
	.byte	20
	.word	140513
	.byte	3
	.word	141116
	.byte	19,16,255,4,9,8,13
	.byte	'numOfSteps',0
	.word	611
	.byte	1,2,35,0,13
	.byte	'pllSteps',0
	.word	141121
	.byte	4,2,35,4,0,32
	.byte	'IfxScuCcu_PllThrottleConfig',0,16,131,5,3
	.word	141126
	.byte	19,16,137,5,9,2,13
	.byte	'Mod_Enable',0
	.word	140125
	.byte	1,2,35,0,13
	.byte	'Mod_Amp',0
	.word	139496
	.byte	1,2,35,1,0,32
	.byte	'IfxScuCcu_Mod_Config',0,16,141,5,3
	.word	141208
	.byte	32
	.byte	'IfxPsi5_Psi5',0,17,166,1,3
	.word	44357
	.byte	32
	.byte	'IfxPsi5_Psi5_ChannelTrigger',0,17,174,1,3
	.word	45514
	.byte	32
	.byte	'IfxPsi5_Psi5_Clock',0,17,183,1,3
	.word	44636
	.byte	32
	.byte	'IfxPsi5_Psi5_FrameData',0,17,199,1,3
	.word	47791
	.byte	32
	.byte	'IfxPsi5_Psi5_InputOutputControl',0,17,208,1,3
	.word	47324
	.byte	32
	.byte	'IfxPsi5_Psi5_Message',0,17,219,1,3
	.word	48222
	.byte	32
	.byte	'IfxPsi5_Psi5_PulseGeneration',0,17,232,1,3
	.word	45320
	.byte	32
	.byte	'IfxPsi5_Psi5_Rdm',0,17,240,1,3
	.word	47749
	.byte	32
	.byte	'IfxPsi5_Psi5_Rds',0,17,247,1,3
	.word	48200
	.byte	32
	.byte	'IfxPsi5_Psi5_ReceiveControl',0,17,137,2,3
	.word	46135
	.byte	32
	.byte	'IfxPsi5_Psi5_TimeStampConfig',0,17,145,2,3
	.word	44880
	.byte	32
	.byte	'IfxPsi5_Psi5_TransmitControl',0,17,159,2,3
	.word	46478
	.byte	32
	.byte	'IfxPsi5_Psi5_PinsConfig',0,17,172,2,3
	.word	47425
	.byte	32
	.byte	'IfxPsi5_Psi5_Channel',0,17,183,2,3
	.word	45139
	.byte	32
	.byte	'IfxPsi5_Psi5_ChannelConfig',0,17,198,2,3
	.word	47519
	.byte	32
	.byte	'IfxPsi5_Psi5_Config',0,17,212,2,3
	.word	44943
	.byte	32
	.byte	'IfxPsi5_Psi5_Frame',0,17,220,2,3
	.word	48051
	.byte	32
	.byte	'IfxPsi5_Psi5_SerialMessage',0,17,228,2,3
	.word	48351
	.byte	19,17,232,2,9,4,11
	.byte	'a',0,1
	.word	611
	.byte	1,7,2,35,0,11
	.byte	'b',0,4
	.word	42351
	.byte	31,0,2,35,0,0,32
	.byte	'IfxPsi5_Psi5_StartupOptions',0,17,236,2,3
	.word	141867
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L87:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,4,1,58,15,59
	.byte	15,57,15,11,15,0,0,18,40,0,3,8,28,13,0,0,19,19,1,58,15,59,15,57,15,11,15,0,0,20,38,0,73,19,0,0,21,11,1
	.byte	0,0,22,46,1,3,8,54,15,39,12,63,12,60,12,0,0,23,5,0,73,19,0,0,24,46,1,3,8,73,19,54,15,39,12,63,12,60,12
	.byte	0,0,25,5,0,3,8,73,19,0,0,26,46,1,49,19,0,0,27,5,0,49,19,0,0,28,46,1,3,8,58,15,59,15,57,15,54,15,39,12
	.byte	63,12,60,12,0,0,29,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,30,29,1,49,19,0,0,31,11
	.byte	0,49,19,0,0,32,22,0,3,8,58,15,59,15,57,15,73,19,0,0,33,21,0,54,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L88:
	.word	.L422-.L421
.L421:
	.half	3
	.word	.L424-.L423
.L423:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxScuWdt.h',0,2,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxPort.h',0,4,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxSrc.h',0,5,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxPsi5.h',0,6,0,0
	.byte	'IfxPsi5_PinMap.h',0,7,0,0
	.byte	'IfxPsi5_regdef.h',0,3,0,0
	.byte	'IfxPsi5_cfg.h',0,8,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,8,0,0
	.byte	'IfxScuCcu.h',0,2,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.h',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0
	.byte	'Ifx_TypesReg.h',0,3,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'IfxScu_cfg.h',0,8,0,0
	.byte	'IfxSrc_cfg.h',0,8,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'IfxSmu_regdef.h',0,3,0,0,0
.L424:
.L422:
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_deInitModule')
	.sect	'.debug_info'
.L89:
	.word	250
	.half	3
	.word	.L90
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L92,.L91
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_deInitModule',0,1,54,6,1,1,1
	.word	.L56,.L164,.L55
	.byte	4
	.byte	'psi5',0,1,54,46
	.word	.L165,.L166
	.byte	5
	.word	.L56,.L164
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_deInitModule')
	.sect	'.debug_abbrev'
.L90:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_deInitModule')
	.sect	'.debug_line'
.L91:
	.word	.L426-.L425
.L425:
	.half	3
	.word	.L428-.L427
.L427:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L428:
	.byte	5,29,7,0,5,2
	.word	.L56
	.byte	3,55,1,5,1,9
	.half	.L93-.L56
	.byte	3,3,0,1,1
.L426:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_deInitModule')
	.sect	'.debug_ranges'
.L92:
	.word	-1,.L56,0,.L93-.L56,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_enableModule')
	.sect	'.debug_info'
.L94:
	.word	250
	.half	3
	.word	.L95
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L97,.L96
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_enableModule',0,1,62,6,1,1,1
	.word	.L58,.L167,.L57
	.byte	4
	.byte	'psi5',0,1,62,42
	.word	.L168,.L169
	.byte	5
	.word	.L58,.L167
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_enableModule')
	.sect	'.debug_abbrev'
.L95:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_enableModule')
	.sect	'.debug_line'
.L96:
	.word	.L430-.L429
.L429:
	.half	3
	.word	.L432-.L431
.L431:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L432:
	.byte	5,19,7,0,5,2
	.word	.L58
	.byte	3,63,1,5,17,1,5,1,9
	.half	.L433-.L58
	.byte	3,1,1,7,9
	.half	.L98-.L433
	.byte	0,1,1
.L430:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_enableModule')
	.sect	'.debug_ranges'
.L97:
	.word	-1,.L58,0,.L98-.L58,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_initModule')
	.sect	'.debug_info'
.L99:
	.word	346
	.half	3
	.word	.L100
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L102,.L101
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_initModule',0,1,202,2,9
	.word	.L170
	.byte	1,1,1
	.word	.L66,.L171,.L65
	.byte	4
	.byte	'psi5',0,1,202,2,47
	.word	.L165,.L172
	.byte	4
	.byte	'config',0,1,202,2,80
	.word	.L173,.L174
	.byte	5
	.word	.L66,.L171
	.byte	6
	.byte	'status',0,1,204,2,15
	.word	.L170,.L175
	.byte	6
	.byte	'psi5SFR',0,1,205,2,15
	.word	.L168,.L176
	.byte	5
	.word	.L177,.L171
	.byte	6
	.byte	'passwd',0,1,209,2,15
	.word	.L178,.L179
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_initModule')
	.sect	'.debug_abbrev'
.L100:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_initModule')
	.sect	'.debug_line'
.L101:
	.word	.L435-.L434
.L434:
	.half	3
	.word	.L437-.L436
.L436:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L437:
	.byte	5,9,7,0,5,2
	.word	.L66
	.byte	3,201,2,1,5,23,9
	.half	.L371-.L66
	.byte	3,2,1,5,31,3,1,1,5,16,9
	.half	.L372-.L371
	.byte	3,2,1,5,56,9
	.half	.L177-.L372
	.byte	3,2,1,5,22,9
	.half	.L370-.L177
	.byte	1,5,31,9
	.half	.L374-.L370
	.byte	3,1,1,9
	.half	.L373-.L374
	.byte	3,1,1,5,54,9
	.half	.L376-.L373
	.byte	3,2,1,5,5,9
	.half	.L378-.L376
	.byte	1,5,54,7,9
	.half	.L438-.L378
	.byte	3,9,1,5,5,9
	.half	.L380-.L438
	.byte	1,5,54,7,9
	.half	.L439-.L380
	.byte	3,9,1,5,5,9
	.half	.L382-.L439
	.byte	1,5,54,7,9
	.half	.L440-.L382
	.byte	3,9,1,5,5,9
	.half	.L384-.L440
	.byte	1,5,16,7,9
	.half	.L24-.L384
	.byte	3,2,1,5,9,3,2,1,5,29,9
	.half	.L27-.L24
	.byte	3,5,1,5,5,9
	.half	.L28-.L27
	.byte	3,2,1,5,1,3,1,1,7,9
	.half	.L103-.L28
	.byte	0,1,1
.L435:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_initModule')
	.sect	'.debug_ranges'
.L102:
	.word	-1,.L66,0,.L103-.L66,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_initModuleConfig')
	.sect	'.debug_info'
.L104:
	.word	303
	.half	3
	.word	.L105
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L107,.L106
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_initModuleConfig',0,1,255,2,6,1,1,1
	.word	.L68,.L180,.L67
	.byte	4
	.byte	'config',0,1,255,2,57
	.word	.L181,.L182
	.byte	4
	.byte	'psi5',0,1,255,2,75
	.word	.L168,.L183
	.byte	5
	.word	.L68,.L180
	.byte	6
	.byte	'spbFrequency',0,1,129,3,12
	.word	.L184,.L185
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_initModuleConfig')
	.sect	'.debug_abbrev'
.L105:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_initModuleConfig')
	.sect	'.debug_line'
.L106:
	.word	.L442-.L441
.L441:
	.half	3
	.word	.L444-.L443
.L443:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L444:
	.byte	5,6,7,0,5,2
	.word	.L68
	.byte	3,254,2,1,5,52,9
	.half	.L387-.L68
	.byte	3,2,1,5,54,9
	.half	.L385-.L387
	.byte	3,2,1,9
	.half	.L388-.L385
	.byte	3,1,1,5,56,9
	.half	.L445-.L388
	.byte	3,1,1,5,54,1,5,56,9
	.half	.L389-.L445
	.byte	3,1,1,5,54,1,5,56,9
	.half	.L446-.L389
	.byte	3,1,1,5,54,9
	.half	.L447-.L446
	.byte	1,5,56,9
	.half	.L448-.L447
	.byte	3,1,1,5,54,1,9
	.half	.L449-.L448
	.byte	3,1,1,5,56,9
	.half	.L450-.L449
	.byte	3,1,1,5,54,9
	.half	.L451-.L450
	.byte	1,9
	.half	.L452-.L451
	.byte	3,1,1,9
	.half	.L453-.L452
	.byte	3,1,1,5,56,9
	.half	.L454-.L453
	.byte	3,1,1,5,54,9
	.half	.L455-.L454
	.byte	1,9
	.half	.L456-.L455
	.byte	3,1,1,5,56,9
	.half	.L457-.L456
	.byte	3,1,1,5,54,1,9
	.half	.L458-.L457
	.byte	3,1,1,9
	.half	.L459-.L458
	.byte	3,1,1,9
	.half	.L460-.L459
	.byte	3,1,1,9
	.half	.L461-.L460
	.byte	3,1,1,9
	.half	.L462-.L461
	.byte	3,1,1,9
	.half	.L463-.L462
	.byte	3,1,1,5,1,9
	.half	.L464-.L463
	.byte	3,1,1,7,9
	.half	.L108-.L464
	.byte	0,1,1
.L442:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_initModuleConfig')
	.sect	'.debug_ranges'
.L107:
	.word	-1,.L68,0,.L108-.L68,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_resetModule')
	.sect	'.debug_info'
.L109:
	.word	272
	.half	3
	.word	.L110
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L112,.L111
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_resetModule',0,1,156,4,6,1,1,1
	.word	.L82,.L186,.L81
	.byte	4
	.byte	'psi5',0,1,156,4,41
	.word	.L168,.L187
	.byte	5
	.word	.L82,.L186
	.byte	6
	.byte	'passwd',0,1,158,4,12
	.word	.L178,.L188
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_resetModule')
	.sect	'.debug_abbrev'
.L110:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_resetModule')
	.sect	'.debug_line'
.L111:
	.word	.L466-.L465
.L465:
	.half	3
	.word	.L468-.L467
.L467:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L468:
	.byte	5,6,7,0,5,2
	.word	.L82
	.byte	3,155,4,1,5,53,9
	.half	.L417-.L82
	.byte	3,2,1,5,19,9
	.half	.L416-.L417
	.byte	1,5,34,9
	.half	.L419-.L416
	.byte	3,2,1,5,18,9
	.half	.L418-.L419
	.byte	3,1,1,5,16,9
	.half	.L469-.L418
	.byte	3,3,1,5,23,9
	.half	.L470-.L469
	.byte	3,125,1,5,18,9
	.half	.L471-.L470
	.byte	3,1,1,5,23,9
	.half	.L472-.L471
	.byte	1,5,25,9
	.half	.L53-.L472
	.byte	3,2,1,5,38,9
	.half	.L473-.L53
	.byte	1,5,32,7,9
	.half	.L474-.L473
	.byte	3,6,1,5,20,3,127,1,5,25,9
	.half	.L420-.L474
	.byte	1,5,32,9
	.half	.L475-.L420
	.byte	3,1,1,5,1,7,9
	.half	.L113-.L475
	.byte	3,1,0,1,1
.L466:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_resetModule')
	.sect	'.debug_ranges'
.L112:
	.word	-1,.L82,0,.L113-.L82,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_initChannel')
	.sect	'.debug_info'
.L114:
	.word	1052
	.half	3
	.word	.L115
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L117,.L116
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_initChannel',0,1,95,9
	.word	.L170
	.byte	1,1,1
	.word	.L62,.L189,.L61
	.byte	4
	.byte	'channel',0,1,95,56
	.word	.L190,.L191
	.byte	4
	.byte	'config',0,1,95,99
	.word	.L192,.L193
	.byte	5
	.word	.L62,.L189
	.byte	6
	.byte	'wdtIdx',0,1,97,18
	.word	.L184,.L194
	.byte	6
	.byte	'passwd',0,1,100,18
	.word	.L178,.L195
	.byte	5
	.word	.L196,.L189
	.byte	6
	.byte	'psi5',0,1,104,18
	.word	.L168,.L197
	.byte	6
	.byte	'psi5Ch',0,1,105,18
	.word	.L198,.L199
	.byte	5
	.word	.L200,.L189
	.byte	6
	.byte	'tempPGC',0,1,110,21
	.word	.L201,.L202
	.byte	5
	.word	.L203,.L189
	.byte	6
	.byte	'tempCTV',0,1,141,1,21
	.word	.L204,.L205
	.byte	5
	.word	.L206,.L189
	.byte	6
	.byte	'tempRCRA',0,1,151,1,22
	.word	.L207,.L208
	.byte	7
	.word	.L209
	.byte	6
	.byte	'tempRCRB',0,1,162,1,22
	.word	.L215,.L216
	.byte	7
	.word	.L217
	.byte	6
	.byte	'tempRCRC',0,1,189,1,22
	.word	.L219,.L220
	.byte	7
	.word	.L221
	.byte	6
	.byte	'tempRFC',0,1,196,1,21
	.word	.L223,.L224
	.byte	7
	.word	.L225
	.byte	6
	.byte	'tempSCR',0,1,200,1,21
	.word	.L227,.L228
	.byte	7
	.word	.L229
	.byte	6
	.byte	'tempIOCR',0,1,211,1,22
	.word	.L231,.L232
	.byte	5
	.word	.L233,.L189
	.byte	6
	.byte	'pins',0,1,222,1,36
	.word	.L234,.L235
	.byte	5
	.word	.L236,.L17
	.byte	6
	.byte	'rx',0,1,226,1,30
	.word	.L237,.L238
	.byte	8
	.word	.L239,.L240,.L241
	.byte	9
	.word	.L242,.L243
	.byte	9
	.word	.L244,.L245
	.byte	9
	.word	.L246,.L247
	.byte	10
	.word	.L248,.L249
	.byte	8
	.word	.L251,.L252,.L253
	.byte	9
	.word	.L254,.L255
	.byte	9
	.word	.L256,.L257
	.byte	9
	.word	.L258,.L259
	.byte	11
	.word	.L260,.L252,.L253
	.byte	0,12
	.word	.L261,.L262,.L18
	.byte	8
	.word	.L263,.L264,.L18
	.byte	9
	.word	.L265,.L266
	.byte	9
	.word	.L267,.L268
	.byte	12
	.word	.L269,.L264,.L18
	.byte	6
	.byte	'passwd',0,2,230,5,12
	.word	.L178,.L270
	.byte	0,0,0,0,0,8
	.word	.L239,.L250,.L18
	.byte	9
	.word	.L242,.L243
	.byte	9
	.word	.L244,.L245
	.byte	9
	.word	.L246,.L247
	.byte	0,5
	.word	.L18,.L17
	.byte	6
	.byte	'tx',0,1,233,1,31
	.word	.L271,.L272
	.byte	8
	.word	.L273,.L274,.L275
	.byte	9
	.word	.L276,.L277
	.byte	9
	.word	.L278,.L279
	.byte	9
	.word	.L280,.L281
	.byte	10
	.word	.L282,.L283
	.byte	8
	.word	.L285,.L286,.L287
	.byte	9
	.word	.L288,.L289
	.byte	9
	.word	.L290,.L291
	.byte	9
	.word	.L292,.L293
	.byte	9
	.word	.L294,.L295
	.byte	11
	.word	.L296,.L286,.L287
	.byte	0,0,0,8
	.word	.L273,.L284,.L17
	.byte	9
	.word	.L276,.L277
	.byte	9
	.word	.L278,.L279
	.byte	9
	.word	.L280,.L281
	.byte	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_initChannel')
	.sect	'.debug_abbrev'
.L115:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,11,1,85,6,0,0,8,29,1,49,16,17,1,18,1,0,0,9,5,0,49,16,2,6,0
	.byte	0,10,11,1,49,16,85,6,0,0,11,11,0,49,16,17,1,18,1,0,0,12,11,1,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_initChannel')
	.sect	'.debug_line'
.L116:
	.word	.L477-.L476
.L476:
	.half	3
	.word	.L479-.L478
.L478:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std',0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0
	.byte	'IfxPsi5.h',0,1,0,0
	.byte	'IfxPort.h',0,2,0,0,0
.L479:
	.byte	5,9,7,0,5,2
	.word	.L62
	.byte	3,222,0,1,5,59,9
	.half	.L345-.L62
	.byte	3,5,1,5,25,9
	.half	.L342-.L345
	.byte	1,5,31,9
	.half	.L347-.L342
	.byte	3,2,1,5,33,9
	.half	.L196-.L347
	.byte	3,2,1,5,43,9
	.half	.L480-.L196
	.byte	3,1,1,5,36,9
	.half	.L481-.L480
	.byte	1,5,41,3,127,1,5,36,9
	.half	.L349-.L481
	.byte	3,1,1,5,24,9
	.half	.L350-.L349
	.byte	3,1,1,5,48,9
	.half	.L482-.L350
	.byte	3,1,1,5,24,9
	.half	.L483-.L482
	.byte	1,5,32,9
	.half	.L484-.L483
	.byte	3,1,1,5,24,9
	.half	.L485-.L484
	.byte	1,5,45,9
	.half	.L200-.L485
	.byte	3,3,1,5,20,9
	.half	.L352-.L200
	.byte	1,5,45,3,1,1,5,20,9
	.half	.L486-.L352
	.byte	1,5,45,3,1,1,5,20,9
	.half	.L487-.L486
	.byte	1,5,45,3,1,1,5,20,9
	.half	.L488-.L487
	.byte	1,5,45,3,1,1,5,20,9
	.half	.L489-.L488
	.byte	1,5,45,3,1,1,5,20,9
	.half	.L490-.L489
	.byte	1,5,36,3,2,1,5,10,9
	.half	.L491-.L490
	.byte	3,2,1,7,9
	.half	.L492-.L491
	.byte	3,6,1,7,9
	.half	.L493-.L492
	.byte	3,6,1,7,9
	.half	.L494-.L493
	.byte	1,5,18,9
	.half	.L10-.L494
	.byte	3,117,1,5,23,9
	.half	.L495-.L10
	.byte	1,9
	.half	.L496-.L495
	.byte	3,1,1,5,9,3,2,1,5,18,9
	.half	.L11-.L496
	.byte	3,3,1,5,23,9
	.half	.L497-.L11
	.byte	1,9
	.half	.L498-.L497
	.byte	3,1,1,9
	.half	.L499-.L498
	.byte	3,1,1,5,9,3,1,1,5,18,9
	.half	.L12-.L499
	.byte	3,3,1,5,23,9
	.half	.L500-.L12
	.byte	1,9
	.half	.L501-.L500
	.byte	3,1,1,9
	.half	.L502-.L501
	.byte	3,1,1,5,19,9
	.half	.L13-.L502
	.byte	3,4,1,5,39,9
	.half	.L203-.L13
	.byte	3,9,1,5,43,9
	.half	.L503-.L203
	.byte	3,122,1,5,15,9
	.half	.L504-.L503
	.byte	3,6,1,5,19,9
	.half	.L354-.L504
	.byte	3,122,1,5,43,3,1,1,5,47,9
	.half	.L353-.L354
	.byte	3,3,1,5,43,9
	.half	.L505-.L353
	.byte	3,125,1,5,19,9
	.half	.L506-.L505
	.byte	1,3,1,1,5,59,9
	.half	.L16-.L506
	.byte	3,4,1,5,31,9
	.half	.L507-.L16
	.byte	1,5,47,3,126,1,5,59,7,9
	.half	.L206-.L507
	.byte	3,6,1,9
	.half	.L508-.L206
	.byte	3,1,1,5,66,9
	.half	.L210-.L508
	.byte	3,193,0,1,5,21,9
	.half	.L211-.L210
	.byte	3,191,127,1,5,59,3,1,1,5,29,9
	.half	.L212-.L211
	.byte	3,194,0,1,5,21,9
	.half	.L213-.L212
	.byte	3,190,127,1,5,59,3,1,1,5,21,9
	.half	.L509-.L213
	.byte	1,5,59,3,1,1,5,21,9
	.half	.L510-.L509
	.byte	1,5,59,3,1,1,5,21,9
	.half	.L511-.L510
	.byte	1,5,45,3,1,1,5,21,9
	.half	.L512-.L511
	.byte	1,5,45,3,1,1,5,21,9
	.half	.L513-.L512
	.byte	1,3,1,1,5,67,9
	.half	.L214-.L513
	.byte	3,3,1,9
	.half	.L355-.L214
	.byte	3,1,1,5,21,9
	.half	.L356-.L355
	.byte	1,5,67,3,1,1,5,21,9
	.half	.L514-.L356
	.byte	1,5,67,3,1,1,5,21,9
	.half	.L515-.L514
	.byte	1,5,67,3,1,1,5,21,9
	.half	.L516-.L515
	.byte	1,5,67,3,1,1,5,21,9
	.half	.L517-.L516
	.byte	1,5,57,3,1,1,5,21,9
	.half	.L518-.L517
	.byte	1,5,57,3,1,1,5,21,9
	.half	.L519-.L518
	.byte	1,5,57,3,1,1,5,21,9
	.half	.L520-.L519
	.byte	1,5,57,3,1,1,5,21,9
	.half	.L521-.L520
	.byte	1,5,57,3,1,1,5,21,9
	.half	.L522-.L521
	.byte	1,5,57,3,1,1,5,21,9
	.half	.L523-.L522
	.byte	1,5,62,3,1,1,5,21,9
	.half	.L524-.L523
	.byte	1,5,62,3,1,1,5,21,9
	.half	.L525-.L524
	.byte	1,5,62,3,1,1,5,21,9
	.half	.L526-.L525
	.byte	1,5,62,3,1,1,5,21,9
	.half	.L527-.L526
	.byte	1,5,62,3,1,1,5,21,9
	.half	.L528-.L527
	.byte	1,5,62,3,1,1,5,21,9
	.half	.L529-.L528
	.byte	1,5,53,3,1,1,5,21,9
	.half	.L530-.L529
	.byte	1,5,53,3,1,1,5,21,9
	.half	.L531-.L530
	.byte	1,5,53,3,1,1,5,21,9
	.half	.L532-.L531
	.byte	1,5,53,3,1,1,5,21,9
	.half	.L533-.L532
	.byte	1,5,53,3,1,1,5,21,9
	.half	.L534-.L533
	.byte	1,5,53,3,1,1,5,21,9
	.half	.L535-.L534
	.byte	1,3,1,1,5,44,9
	.half	.L218-.L535
	.byte	3,3,1,9
	.half	.L357-.L218
	.byte	3,1,1,5,20,9
	.half	.L358-.L357
	.byte	1,5,44,3,1,1,5,20,9
	.half	.L536-.L358
	.byte	1,5,44,3,1,1,5,20,9
	.half	.L537-.L536
	.byte	1,3,1,1,5,60,9
	.half	.L222-.L537
	.byte	3,3,1,5,36,9
	.half	.L359-.L222
	.byte	1,5,21,3,1,1,5,14,9
	.half	.L538-.L359
	.byte	1,5,36,9
	.half	.L539-.L538
	.byte	1,5,40,9
	.half	.L226-.L539
	.byte	3,3,1,9
	.half	.L540-.L226
	.byte	3,1,1,5,19,9
	.half	.L360-.L540
	.byte	1,5,40,3,1,1,5,19,9
	.half	.L541-.L360
	.byte	1,5,40,3,1,1,5,19,9
	.half	.L542-.L541
	.byte	1,5,40,3,1,1,5,19,9
	.half	.L543-.L542
	.byte	1,5,40,3,1,1,5,19,9
	.half	.L544-.L543
	.byte	1,5,40,3,1,1,5,19,9
	.half	.L545-.L544
	.byte	1,5,40,3,1,1,5,19,9
	.half	.L546-.L545
	.byte	1,3,1,1,5,50,9
	.half	.L230-.L546
	.byte	3,3,1,9
	.half	.L361-.L230
	.byte	3,1,1,5,22,9
	.half	.L362-.L361
	.byte	3,127,1,9
	.half	.L547-.L362
	.byte	3,1,1,5,50,3,1,1,5,22,9
	.half	.L548-.L547
	.byte	1,3,1,1,5,11,9
	.half	.L549-.L548
	.byte	3,3,1,5,98,9
	.half	.L550-.L549
	.byte	1,5,14,9
	.half	.L551-.L550
	.byte	3,127,1,5,41,9
	.half	.L363-.L551
	.byte	3,1,1,5,89,9
	.half	.L552-.L363
	.byte	1,5,63,9
	.half	.L553-.L552
	.byte	1,5,21,9
	.half	.L554-.L553
	.byte	3,127,1,5,29,9
	.half	.L555-.L554
	.byte	3,3,1,5,49,9
	.half	.L233-.L555
	.byte	3,2,1,5,5,9
	.half	.L346-.L233
	.byte	3,2,1,5,39,7,9
	.half	.L236-.L346
	.byte	3,2,1,5,9,9
	.half	.L351-.L236
	.byte	3,2,1,4,2,5,16,7,9
	.half	.L240-.L351
	.byte	3,226,3,1,4,1,5,39,9
	.half	.L241-.L240
	.byte	3,160,124,1,5,53,9
	.half	.L556-.L241
	.byte	1,4,2,5,5,9
	.half	.L250-.L556
	.byte	3,224,3,1,5,54,7,9
	.half	.L252-.L250
	.byte	3,2,1,4,3,5,40,9
	.half	.L557-.L252
	.byte	3,87,1,4,2,9
	.half	.L253-.L557
	.byte	3,42,1,5,54,9
	.half	.L558-.L253
	.byte	1,5,65,9
	.half	.L559-.L558
	.byte	1,5,43,9
	.half	.L262-.L559
	.byte	3,2,1,5,33,9
	.half	.L560-.L262
	.byte	3,127,1,5,40,9
	.half	.L561-.L560
	.byte	3,1,1,5,62,9
	.half	.L344-.L561
	.byte	3,1,1,5,53,9
	.half	.L264-.L344
	.byte	3,26,1,5,19,9
	.half	.L365-.L264
	.byte	1,5,31,9
	.half	.L348-.L365
	.byte	3,1,1,5,19,9
	.half	.L366-.L348
	.byte	3,1,1,5,25,9
	.half	.L562-.L366
	.byte	1,5,29,9
	.half	.L563-.L562
	.byte	3,1,1,4,1,5,40,9
	.half	.L18-.L563
	.byte	3,128,124,1,5,9,9
	.half	.L364-.L18
	.byte	3,2,1,4,2,5,16,7,9
	.half	.L274-.L364
	.byte	3,232,3,1,4,1,5,39,9
	.half	.L275-.L274
	.byte	3,154,124,1,5,54,9
	.half	.L564-.L275
	.byte	1,4,2,5,5,9
	.half	.L284-.L564
	.byte	3,230,3,1,5,80,7,9
	.half	.L286-.L284
	.byte	3,2,1,5,55,9
	.half	.L565-.L286
	.byte	1,4,3,5,61,9
	.half	.L566-.L565
	.byte	3,80,1,5,40,1,4,2,9
	.half	.L287-.L566
	.byte	3,49,1,5,54,9
	.half	.L567-.L287
	.byte	1,5,65,9
	.half	.L568-.L567
	.byte	1,4,1,5,12,9
	.half	.L17-.L568
	.byte	3,155,124,1,5,1,3,1,1,7,9
	.half	.L118-.L17
	.byte	0,1,1
.L477:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_initChannel')
	.sect	'.debug_ranges'
.L117:
	.word	-1,.L62,0,.L118-.L62,0,0
.L209:
	.word	-1,.L62,.L210-.L62,.L211-.L62,.L212-.L62,.L213-.L62,.L214-.L62,.L189-.L62,0,0
.L217:
	.word	-1,.L62,.L210-.L62,.L211-.L62,.L212-.L62,.L213-.L62,.L218-.L62,.L189-.L62,0,0
.L221:
	.word	-1,.L62,.L210-.L62,.L211-.L62,.L212-.L62,.L213-.L62,.L222-.L62,.L189-.L62,0,0
.L225:
	.word	-1,.L62,.L210-.L62,.L211-.L62,.L212-.L62,.L213-.L62,.L226-.L62,.L189-.L62,0,0
.L229:
	.word	-1,.L62,.L210-.L62,.L211-.L62,.L212-.L62,.L213-.L62,.L230-.L62,.L189-.L62,0,0
.L249:
	.word	-1,.L62,.L240-.L62,.L241-.L62,.L250-.L62,.L18-.L62,0,0
.L283:
	.word	-1,.L62,.L274-.L62,.L275-.L62,.L284-.L62,.L17-.L62,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_initChannelConfig')
	.sect	'.debug_info'
.L119:
	.word	277
	.half	3
	.word	.L120
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L122,.L121
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_initChannelConfig',0,1,245,1,6,1,1,1
	.word	.L64,.L297,.L63
	.byte	4
	.byte	'config',0,1,245,1,65
	.word	.L298,.L299
	.byte	4
	.byte	'psi5',0,1,245,1,87
	.word	.L165,.L300
	.byte	5
	.word	.L64,.L297
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_initChannelConfig')
	.sect	'.debug_abbrev'
.L120:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_initChannelConfig')
	.sect	'.debug_line'
.L121:
	.word	.L570-.L569
.L569:
	.half	3
	.word	.L572-.L571
.L571:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L572:
	.byte	5,68,7,0,5,2
	.word	.L64
	.byte	3,246,1,1,5,20,9
	.half	.L573-.L64
	.byte	3,206,0,1,9
	.half	.L368-.L573
	.byte	3,1,1,5,1,9
	.half	.L369-.L368
	.byte	3,1,1,7,9
	.half	.L123-.L369
	.byte	0,1,1
.L570:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_initChannelConfig')
	.sect	'.debug_ranges'
.L122:
	.word	-1,.L64,0,.L123-.L64,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_readChannelFrame')
	.sect	'.debug_info'
.L124:
	.word	278
	.half	3
	.word	.L125
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L127,.L126
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_readChannelFrame',0,1,130,4,9
	.word	.L170
	.byte	1,1,1
	.word	.L76,.L301,.L75
	.byte	4
	.byte	'channel',0,1,130,4,61
	.word	.L190,.L302
	.byte	4
	.byte	'frame',0,1,130,4,90
	.word	.L303,.L304
	.byte	5
	.word	.L305
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_readChannelFrame')
	.sect	'.debug_abbrev'
.L125:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_readChannelFrame')
	.sect	'.debug_line'
.L126:
	.word	.L575-.L574
.L574:
	.half	3
	.word	.L577-.L576
.L576:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L577:
	.byte	5,16,7,0,5,2
	.word	.L76
	.byte	3,131,4,1,5,62,9
	.half	.L415-.L76
	.byte	1,5,5,9
	.half	.L578-.L415
	.byte	1,5,72,7,9
	.half	.L579-.L578
	.byte	3,2,1,5,87,9
	.half	.L580-.L579
	.byte	1,5,63,9
	.half	.L581-.L580
	.byte	1,5,72,9
	.half	.L582-.L581
	.byte	3,1,1,5,87,9
	.half	.L583-.L582
	.byte	1,5,63,9
	.half	.L584-.L583
	.byte	1,5,16,9
	.half	.L585-.L584
	.byte	3,2,1,5,59,9
	.half	.L586-.L585
	.byte	1,5,16,9
	.half	.L587-.L586
	.byte	3,2,1,5,62,9
	.half	.L588-.L587
	.byte	3,126,1,5,1,9
	.half	.L589-.L588
	.byte	3,8,1,5,16,7,9
	.half	.L49-.L589
	.byte	3,126,1,5,1,3,2,1,7,9
	.half	.L128-.L49
	.byte	0,1,1
.L575:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_readChannelFrame')
	.sect	'.debug_ranges'
.L127:
	.word	-1,.L76,0,.L128-.L76,0,0
.L305:
	.word	-1,.L76,0,.L301-.L76,-1,.L78,0,.L163-.L78,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_readChannelSerialMessage')
	.sect	'.debug_info'
.L129:
	.word	310
	.half	3
	.word	.L130
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L132,.L131
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_readChannelSerialMessage',0,1,148,4,9
	.word	.L170
	.byte	1,1,1
	.word	.L80,.L306,.L79
	.byte	4
	.byte	'channel',0,1,148,4,69
	.word	.L190,.L307
	.byte	4
	.byte	'slot',0,1,148,4,91
	.word	.L308,.L309
	.byte	4
	.byte	'message',0,1,148,4,125
	.word	.L310,.L311
	.byte	5
	.word	.L80,.L306
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_readChannelSerialMessage')
	.sect	'.debug_abbrev'
.L130:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_readChannelSerialMessage')
	.sect	'.debug_line'
.L131:
	.word	.L591-.L590
.L590:
	.half	3
	.word	.L593-.L592
.L592:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L593:
	.byte	5,33,7,0,5,2
	.word	.L80
	.byte	3,149,4,1,5,12,9
	.half	.L594-.L80
	.byte	3,2,1,5,47,9
	.half	.L595-.L594
	.byte	3,126,1,5,53,9
	.half	.L596-.L595
	.byte	1,5,24,9
	.half	.L597-.L596
	.byte	1,5,1,9
	.half	.L598-.L597
	.byte	3,3,1,7,9
	.half	.L133-.L598
	.byte	0,1,1
.L591:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_readChannelSerialMessage')
	.sect	'.debug_ranges'
.L132:
	.word	-1,.L80,0,.L133-.L80,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_sendChannelData')
	.sect	'.debug_info'
.L134:
	.word	280
	.half	3
	.word	.L135
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L137,.L136
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_sendChannelData',0,1,174,4,9
	.word	.L170
	.byte	1,1,1
	.word	.L84,.L312,.L83
	.byte	4
	.byte	'channel',0,1,174,4,60
	.word	.L190,.L313
	.byte	4
	.byte	'data',0,1,174,4,76
	.word	.L314,.L315
	.byte	5
	.word	.L84,.L312
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_sendChannelData')
	.sect	'.debug_abbrev'
.L135:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_sendChannelData')
	.sect	'.debug_line'
.L136:
	.word	.L600-.L599
.L599:
	.half	3
	.word	.L602-.L601
.L601:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L602:
	.byte	5,12,7,0,5,2
	.word	.L84
	.byte	3,177,4,1,5,30,9
	.half	.L603-.L84
	.byte	1,5,12,9
	.half	.L604-.L603
	.byte	3,1,1,5,30,9
	.half	.L605-.L604
	.byte	1,5,16,9
	.half	.L606-.L605
	.byte	3,2,1,5,62,9
	.half	.L607-.L606
	.byte	1,5,1,9
	.half	.L608-.L607
	.byte	3,8,1,7,9
	.half	.L138-.L608
	.byte	0,1,1
.L600:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_sendChannelData')
	.sect	'.debug_ranges'
.L137:
	.word	-1,.L84,0,.L138-.L84,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_getFracDivClock')
	.sect	'.debug_info'
.L139:
	.word	295
	.half	3
	.word	.L140
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L142,.L141
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_getFracDivClock',0,1,68,8
	.word	.L184
	.byte	1,1,1
	.word	.L60,.L316,.L59
	.byte	4
	.byte	'psi5',0,1,68,47
	.word	.L168,.L317
	.byte	5
	.word	.L60,.L316
	.byte	6
	.byte	'result',0,1,70,12
	.word	.L184,.L318
	.byte	6
	.byte	'fPsi5',0,1,71,12
	.word	.L184,.L319
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_getFracDivClock')
	.sect	'.debug_abbrev'
.L140:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_getFracDivClock')
	.sect	'.debug_line'
.L141:
	.word	.L610-.L609
.L609:
	.half	3
	.word	.L612-.L611
.L611:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L612:
	.byte	5,8,7,0,5,2
	.word	.L60
	.byte	3,195,0,1,5,45,9
	.half	.L340-.L60
	.byte	3,3,1,5,24,9
	.half	.L339-.L340
	.byte	3,2,1,5,45,9
	.half	.L613-.L339
	.byte	3,126,1,5,24,9
	.half	.L341-.L613
	.byte	3,2,1,5,10,9
	.half	.L614-.L341
	.byte	3,2,1,7,9
	.half	.L615-.L614
	.byte	3,3,1,7,9
	.half	.L616-.L615
	.byte	3,3,1,7,9
	.half	.L617-.L616
	.byte	1,5,59,9
	.half	.L3-.L617
	.byte	3,126,1,5,27,9
	.half	.L618-.L3
	.byte	1,5,59,9
	.half	.L619-.L618
	.byte	1,5,46,9
	.half	.L620-.L619
	.byte	1,5,24,9
	.half	.L621-.L620
	.byte	1,5,1,9
	.half	.L6-.L621
	.byte	3,13,1,5,60,7,9
	.half	.L4-.L6
	.byte	3,118,1,5,19,9
	.half	.L622-.L4
	.byte	1,5,60,9
	.half	.L623-.L622
	.byte	1,5,47,9
	.half	.L624-.L623
	.byte	1,5,1,3,10,1,5,16,7,9
	.half	.L5-.L624
	.byte	3,124,1,5,1,3,4,1,7,9
	.half	.L143-.L5
	.byte	0,1,1
.L610:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_getFracDivClock')
	.sect	'.debug_ranges'
.L142:
	.word	-1,.L60,0,.L143-.L60,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPsi5_Psi5_initializeClock')
	.sect	'.debug_info'
.L144:
	.word	492
	.half	3
	.word	.L145
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L147,.L146
	.byte	2
	.word	.L85
	.byte	3
	.byte	'IfxPsi5_Psi5_initializeClock',0,1,153,3,8
	.word	.L184
	.byte	1,1,1
	.word	.L70,.L320,.L69
	.byte	4
	.byte	'psi5',0,1,153,3,47
	.word	.L168,.L321
	.byte	4
	.byte	'clock',0,1,153,3,79
	.word	.L322,.L323
	.byte	5
	.word	.L324
	.byte	6
	.byte	'step',0,1,155,3,25
	.word	.L314,.L325
	.byte	6
	.byte	'result',0,1,156,3,25
	.word	.L184,.L326
	.byte	6
	.byte	'divMode',0,1,157,3,25
	.word	.L327,.L328
	.byte	6
	.byte	'clockType',0,1,158,3,25
	.word	.L329,.L330
	.byte	6
	.byte	'clockFrequency',0,1,159,3,25
	.word	.L184,.L331
	.byte	6
	.byte	'fInput',0,1,160,3,25
	.word	.L184,.L332
	.byte	6
	.byte	'tempFDR',0,1,161,3,25
	.word	.L333,.L334
	.byte	6
	.byte	'tempFDRL',0,1,161,3,34
	.word	.L333,.L335
	.byte	6
	.byte	'tempFDRH',0,1,161,3,44
	.word	.L333,.L336
	.byte	6
	.byte	'tempFDRT',0,1,161,3,54
	.word	.L333,.L337
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPsi5_Psi5_initializeClock')
	.sect	'.debug_abbrev'
.L145:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0
	.byte	3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxPsi5_Psi5_initializeClock')
	.sect	'.debug_line'
.L146:
	.word	.L626-.L625
.L625:
	.half	3
	.word	.L628-.L627
.L627:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L628:
	.byte	5,8,7,0,5,2
	.word	.L70
	.byte	3,152,3,1,5,47,9
	.half	.L391-.L70
	.byte	3,4,1,9
	.half	.L393-.L391
	.byte	3,1,1,9
	.half	.L394-.L393
	.byte	3,1,1,5,5,9
	.half	.L395-.L394
	.byte	3,4,1,5,43,7,9
	.half	.L629-.L395
	.byte	3,2,1,5,45,9
	.half	.L390-.L629
	.byte	1,5,47,9
	.half	.L30-.L390
	.byte	3,4,1,5,16,9
	.half	.L396-.L30
	.byte	1,5,9,9
	.half	.L397-.L396
	.byte	3,2,1,5,20,7,9
	.half	.L630-.L397
	.byte	3,2,1,5,1,3,210,0,1,5,10,7,9
	.half	.L31-.L630
	.byte	3,184,127,1,7,9
	.half	.L631-.L31
	.byte	3,15,1,7,9
	.half	.L632-.L631
	.byte	1,5,45,9
	.half	.L34-.L632
	.byte	3,114,1,5,16,9
	.half	.L633-.L34
	.byte	1,5,35,9
	.half	.L634-.L633
	.byte	1,5,40,9
	.half	.L635-.L634
	.byte	3,2,1,5,18,9
	.half	.L392-.L635
	.byte	1,5,37,9
	.half	.L399-.L392
	.byte	3,9,1,5,27,9
	.half	.L636-.L399
	.byte	1,5,56,9
	.half	.L637-.L636
	.byte	1,5,34,9
	.half	.L638-.L637
	.byte	1,5,9,9
	.half	.L403-.L638
	.byte	3,1,1,5,25,9
	.half	.L35-.L403
	.byte	3,3,1,5,72,9
	.half	.L639-.L35
	.byte	1,5,70,9
	.half	.L640-.L639
	.byte	1,5,40,9
	.half	.L400-.L640
	.byte	3,2,1,5,51,9
	.half	.L405-.L400
	.byte	3,9,1,5,18,9
	.half	.L407-.L405
	.byte	1,5,9,3,1,1,5,18,9
	.half	.L36-.L407
	.byte	3,4,1,5,16,9
	.half	.L408-.L36
	.byte	3,1,1,5,5,9
	.half	.L37-.L408
	.byte	3,4,1,5,14,7,9
	.half	.L409-.L37
	.byte	3,4,1,7,9
	.half	.L641-.L409
	.byte	3,7,1,7,9
	.half	.L642-.L641
	.byte	3,7,1,7,9
	.half	.L643-.L642
	.byte	3,7,1,5,1,7,9
	.half	.L39-.L643
	.byte	3,10,1,5,28,7,9
	.half	.L40-.L39
	.byte	3,98,1,9
	.half	.L406-.L40
	.byte	3,3,1,5,1,9
	.half	.L411-.L406
	.byte	3,27,1,5,29,7,9
	.half	.L41-.L411
	.byte	3,105,1,9
	.half	.L412-.L41
	.byte	3,3,1,5,1,9
	.half	.L644-.L412
	.byte	3,20,1,5,29,7,9
	.half	.L42-.L644
	.byte	3,112,1,9
	.half	.L413-.L42
	.byte	3,3,1,5,1,9
	.half	.L645-.L413
	.byte	3,13,1,5,29,7,9
	.half	.L43-.L645
	.byte	3,119,1,9
	.half	.L414-.L43
	.byte	3,3,1,5,1,9
	.half	.L646-.L414
	.byte	3,6,1,7,9
	.half	.L148-.L646
	.byte	0,1,1
.L626:
	.sdecl	'.debug_ranges',debug,cluster('IfxPsi5_Psi5_initializeClock')
	.sect	'.debug_ranges'
.L147:
	.word	-1,.L70,0,.L148-.L70,0,0
.L324:
	.word	-1,.L70,0,.L320-.L70,-1,.L72,0,.L158-.L72,-1,.L74,0,.L153-.L74,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_6')
	.sect	'.debug_info'
.L149:
	.word	207
	.half	3
	.word	.L150
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L152,.L151
	.byte	2
	.word	.L85
	.byte	3
	.byte	'.cocofun_6',0,1,153,3,8,1
	.word	.L74,.L153,.L73
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_6')
	.sect	'.debug_abbrev'
.L150:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_6')
	.sect	'.debug_line'
.L151:
	.word	.L648-.L647
.L647:
	.half	3
	.word	.L650-.L649
.L649:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L650:
	.byte	5,28,7,0,5,2
	.word	.L74
	.byte	3,224,3,1,9
	.half	.L410-.L74
	.byte	3,1,1,9
	.half	.L651-.L410
	.byte	3,1,1,9
	.half	.L153-.L651
	.byte	0,1,1,5,29,0,5,2
	.word	.L74
	.byte	3,231,3,1,9
	.half	.L410-.L74
	.byte	3,1,1,9
	.half	.L651-.L410
	.byte	3,1,1,5,28,3,121,1,7,9
	.half	.L153-.L651
	.byte	0,1,1,5,29,0,5,2
	.word	.L74
	.byte	3,238,3,1,9
	.half	.L410-.L74
	.byte	3,1,1,9
	.half	.L651-.L410
	.byte	3,1,1,5,28,3,114,1,7,9
	.half	.L153-.L651
	.byte	0,1,1,5,29,0,5,2
	.word	.L74
	.byte	3,245,3,1,9
	.half	.L410-.L74
	.byte	3,1,1,9
	.half	.L651-.L410
	.byte	3,1,1,5,28,3,107,1,7,9
	.half	.L153-.L651
	.byte	0,1,1
.L648:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_6')
	.sect	'.debug_ranges'
.L152:
	.word	-1,.L74,0,.L153-.L74,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_7')
	.sect	'.debug_info'
.L154:
	.word	207
	.half	3
	.word	.L155
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L157,.L156
	.byte	2
	.word	.L85
	.byte	3
	.byte	'.cocofun_7',0,1,153,3,8,1
	.word	.L72,.L158,.L71
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_7')
	.sect	'.debug_abbrev'
.L155:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_7')
	.sect	'.debug_line'
.L156:
	.word	.L653-.L652
.L652:
	.half	3
	.word	.L655-.L654
.L654:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L655:
	.byte	5,40,7,0,5,2
	.word	.L72
	.byte	3,185,3,1,5,18,9
	.half	.L398-.L72
	.byte	1,9
	.half	.L158-.L398
	.byte	0,1,1,5,40,0,5,2
	.word	.L72
	.byte	3,200,3,1,5,18,9
	.half	.L398-.L72
	.byte	1,9
	.half	.L401-.L398
	.byte	3,113,1,7,9
	.half	.L158-.L401
	.byte	0,1,1
.L653:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_7')
	.sect	'.debug_ranges'
.L157:
	.word	-1,.L72,0,.L158-.L72,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_8')
	.sect	'.debug_info'
.L159:
	.word	207
	.half	3
	.word	.L160
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L162,.L161
	.byte	2
	.word	.L85
	.byte	3
	.byte	'.cocofun_8',0,1,130,4,9,1
	.word	.L78,.L163,.L77
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_8')
	.sect	'.debug_abbrev'
.L160:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_8')
	.sect	'.debug_line'
.L161:
	.word	.L657-.L656
.L656:
	.half	3
	.word	.L659-.L658
.L658:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5\\IfxPsi5_Psi5.c',0,0,0,0,0
.L659:
	.byte	5,16,7,0,5,2
	.word	.L78
	.byte	3,131,4,1,5,24,9
	.half	.L660-.L78
	.byte	1,5,48,9
	.half	.L661-.L660
	.byte	1,5,40,9
	.half	.L662-.L661
	.byte	1,9
	.half	.L163-.L662
	.byte	0,1,1,5,16,0,5,2
	.word	.L78
	.byte	3,136,4,1,5,24,9
	.half	.L660-.L78
	.byte	1,5,47,9
	.half	.L661-.L660
	.byte	1,5,39,9
	.half	.L662-.L661
	.byte	1,5,40,9
	.half	.L663-.L662
	.byte	3,123,1,7,9
	.half	.L163-.L663
	.byte	0,1,1,5,16,0,5,2
	.word	.L78
	.byte	3,180,4,1,5,24,9
	.half	.L660-.L78
	.byte	1,5,48,9
	.half	.L661-.L660
	.byte	1,5,40,9
	.half	.L662-.L661
	.byte	1,9
	.half	.L663-.L662
	.byte	3,79,1,7,9
	.half	.L163-.L663
	.byte	0,1,1
.L657:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_8')
	.sect	'.debug_ranges'
.L162:
	.word	-1,.L78,0,.L163-.L78,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_6')
	.sect	'.debug_loc'
.L73:
	.word	-1,.L74,0,.L153-.L74
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_7')
	.sect	'.debug_loc'
.L71:
	.word	-1,.L72,0,.L158-.L72
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_8')
	.sect	'.debug_loc'
.L77:
	.word	-1,.L78,0,.L163-.L78
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_deInitModule')
	.sect	'.debug_loc'
.L55:
	.word	-1,.L56,0,.L164-.L56
	.half	2
	.byte	138,0
	.word	0,0
.L166:
	.word	-1,.L56,0,.L338-.L56
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_enableModule')
	.sect	'.debug_loc'
.L57:
	.word	-1,.L58,0,.L167-.L58
	.half	2
	.byte	138,0
	.word	0,0
.L169:
	.word	-1,.L58,0,.L167-.L58
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_getFracDivClock')
	.sect	'.debug_loc'
.L59:
	.word	-1,.L60,0,.L316-.L60
	.half	2
	.byte	138,0
	.word	0,0
.L319:
	.word	-1,.L60,.L341-.L60,.L316-.L60
	.half	1
	.byte	82
	.word	0,0
.L317:
	.word	-1,.L60,0,.L339-.L60
	.half	1
	.byte	100
	.word	.L340-.L60,.L316-.L60
	.half	1
	.byte	111
	.word	0,0
.L318:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_initChannel')
	.sect	'.debug_loc'
.L61:
	.word	-1,.L62,0,.L189-.L62
	.half	2
	.byte	138,0
	.word	0,0
.L268:
	.word	0,0
.L191:
	.word	-1,.L62,0,.L342-.L62
	.half	1
	.byte	100
	.word	.L343-.L62,.L344-.L62
	.half	1
	.byte	108
	.word	0,0
.L193:
	.word	-1,.L62,0,.L342-.L62
	.half	1
	.byte	101
	.word	.L345-.L62,.L346-.L62
	.half	1
	.byte	109
	.word	0,0
.L295:
	.word	0,0
.L245:
	.word	0,0
.L259:
	.word	0,0
.L293:
	.word	0,0
.L279:
	.word	0,0
.L247:
	.word	0,0
.L281:
	.word	0,0
.L195:
	.word	-1,.L62,.L342-.L62,.L196-.L62
	.half	1
	.byte	82
	.word	.L347-.L62,.L348-.L62
	.half	1
	.byte	88
	.word	.L213-.L62,.L233-.L62
	.half	1
	.byte	84
	.word	0,0
.L270:
	.word	-1,.L62,.L365-.L62,.L366-.L62
	.half	1
	.byte	82
	.word	.L348-.L62,.L18-.L62
	.half	1
	.byte	88
	.word	0,0
.L257:
	.word	0,0
.L291:
	.word	0,0
.L235:
	.word	-1,.L62,.L346-.L62,.L189-.L62
	.half	1
	.byte	109
	.word	0,0
.L255:
	.word	0,0
.L289:
	.word	0,0
.L197:
	.word	-1,.L62,.L349-.L62,.L233-.L62
	.half	1
	.byte	98
	.word	0,0
.L199:
	.word	-1,.L62,.L350-.L62,.L351-.L62
	.half	1
	.byte	111
	.word	0,0
.L266:
	.word	0,0
.L238:
	.word	-1,.L62,.L351-.L62,.L364-.L62
	.half	1
	.byte	111
	.word	0,0
.L243:
	.word	0,0
.L205:
	.word	-1,.L62,.L354-.L62,.L210-.L62
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L232:
	.word	-1,.L62,.L362-.L62,.L363-.L62
	.half	1
	.byte	95
	.word	0,0
.L202:
	.word	-1,.L62,.L352-.L62,.L353-.L62
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L208:
	.word	-1,.L62,.L211-.L62,.L355-.L62
	.half	1
	.byte	95
	.word	0,0
.L216:
	.word	-1,.L62,.L356-.L62,.L357-.L62
	.half	1
	.byte	95
	.word	0,0
.L220:
	.word	-1,.L62,.L358-.L62,.L359-.L62
	.half	1
	.byte	95
	.word	0,0
.L224:
	.word	-1,.L62,.L359-.L62,.L360-.L62
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L228:
	.word	-1,.L62,.L360-.L62,.L361-.L62
	.half	1
	.byte	95
	.word	0,0
.L272:
	.word	-1,.L62,.L364-.L62,.L17-.L62
	.half	1
	.byte	111
	.word	0,0
.L277:
	.word	0,0
.L194:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_initChannelConfig')
	.sect	'.debug_loc'
.L63:
	.word	-1,.L64,0,.L297-.L64
	.half	2
	.byte	138,0
	.word	0,0
.L299:
	.word	-1,.L64,0,.L23-.L64
	.half	1
	.byte	100
	.word	.L367-.L64,.L297-.L64
	.half	1
	.byte	98
	.word	.L368-.L64,.L369-.L64
	.half	1
	.byte	100
	.word	0,0
.L300:
	.word	-1,.L64,0,.L297-.L64
	.half	1
	.byte	101
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_initModule')
	.sect	'.debug_loc'
.L65:
	.word	-1,.L66,0,.L171-.L66
	.half	2
	.byte	138,0
	.word	0,0
.L174:
	.word	-1,.L66,0,.L370-.L66
	.half	1
	.byte	101
	.word	.L371-.L66,.L171-.L66
	.half	1
	.byte	111
	.word	0,0
.L179:
	.word	-1,.L66,.L370-.L66,.L373-.L66
	.half	1
	.byte	82
	.word	.L374-.L66,.L171-.L66
	.half	1
	.byte	88
	.word	0,0
.L172:
	.word	-1,.L66,0,.L370-.L66
	.half	1
	.byte	100
	.word	0,0
.L176:
	.word	-1,.L66,.L372-.L66,.L171-.L66
	.half	1
	.byte	108
	.word	.L375-.L66,.L376-.L66
	.half	1
	.byte	100
	.word	.L377-.L66,.L378-.L66
	.half	1
	.byte	100
	.word	.L379-.L66,.L380-.L66
	.half	1
	.byte	100
	.word	.L381-.L66,.L382-.L66
	.half	1
	.byte	100
	.word	.L383-.L66,.L384-.L66
	.half	1
	.byte	100
	.word	0,0
.L175:
	.word	-1,.L66,.L372-.L66,.L171-.L66
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_initModuleConfig')
	.sect	'.debug_loc'
.L67:
	.word	-1,.L68,0,.L180-.L68
	.half	2
	.byte	138,0
	.word	0,0
.L182:
	.word	-1,.L68,0,.L385-.L68
	.half	1
	.byte	100
	.word	.L386-.L68,.L180-.L68
	.half	1
	.byte	111
	.word	0,0
.L183:
	.word	-1,.L68,0,.L385-.L68
	.half	1
	.byte	101
	.word	.L387-.L68,.L180-.L68
	.half	1
	.byte	108
	.word	0,0
.L185:
	.word	-1,.L68,.L388-.L68,.L389-.L68
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_initializeClock')
	.sect	'.debug_loc'
.L69:
	.word	-1,.L70,0,.L320-.L70
	.half	2
	.byte	138,0
	.word	0,0
.L323:
	.word	-1,.L70,0,.L390-.L70
	.half	1
	.byte	101
	.word	.L30-.L70,.L396-.L70
	.half	1
	.byte	101
	.word	0,0
.L331:
	.word	-1,.L70,.L395-.L70,.L392-.L70
	.half	1
	.byte	88
	.word	.L398-.L70,.L158-.L70
	.half	1
	.byte	88
	.word	.L399-.L70,.L400-.L70
	.half	1
	.byte	88
	.word	.L404-.L70,.L400-.L70
	.half	5
	.byte	144,32,157,32,0
	.word	.L405-.L70,.L406-.L70
	.half	1
	.byte	88
	.word	.L74-.L70,.L153-.L70
	.half	1
	.byte	88
	.word	.L411-.L70,.L320-.L70
	.half	1
	.byte	88
	.word	0,0
.L330:
	.word	-1,.L70,.L394-.L70,.L392-.L70
	.half	1
	.byte	90
	.word	.L398-.L70,.L158-.L70
	.half	1
	.byte	90
	.word	.L399-.L70,.L400-.L70
	.half	1
	.byte	90
	.word	.L405-.L70,.L406-.L70
	.half	1
	.byte	90
	.word	.L74-.L70,.L153-.L70
	.half	1
	.byte	90
	.word	.L411-.L70,.L320-.L70
	.half	1
	.byte	90
	.word	0,0
.L328:
	.word	-1,.L70,.L393-.L70,.L392-.L70
	.half	1
	.byte	89
	.word	.L398-.L70,.L158-.L70
	.half	1
	.byte	89
	.word	.L399-.L70,.L400-.L70
	.half	1
	.byte	89
	.word	.L405-.L70,.L406-.L70
	.half	1
	.byte	89
	.word	.L74-.L70,.L153-.L70
	.half	1
	.byte	89
	.word	.L411-.L70,.L320-.L70
	.half	1
	.byte	89
	.word	0,0
.L332:
	.word	-1,.L70,.L396-.L70,.L31-.L70
	.half	1
	.byte	82
	.word	.L397-.L70,.L392-.L70
	.half	1
	.byte	91
	.word	.L398-.L70,.L158-.L70
	.half	1
	.byte	91
	.word	.L399-.L70,.L400-.L70
	.half	1
	.byte	91
	.word	.L402-.L70,.L403-.L70
	.half	1
	.byte	84
	.word	.L405-.L70,.L407-.L70
	.half	1
	.byte	91
	.word	.L36-.L70,.L37-.L70
	.half	1
	.byte	91
	.word	0,0
.L321:
	.word	-1,.L70,0,.L390-.L70
	.half	1
	.byte	100
	.word	.L391-.L70,.L392-.L70
	.half	1
	.byte	111
	.word	.L30-.L70,.L396-.L70
	.half	1
	.byte	100
	.word	.L398-.L70,.L158-.L70
	.half	1
	.byte	111
	.word	.L399-.L70,.L400-.L70
	.half	1
	.byte	111
	.word	.L405-.L70,.L406-.L70
	.half	1
	.byte	111
	.word	.L74-.L70,.L153-.L70
	.half	1
	.byte	111
	.word	.L411-.L70,.L320-.L70
	.half	1
	.byte	111
	.word	0,0
.L326:
	.word	-1,.L70,.L37-.L70,.L409-.L70
	.half	1
	.byte	82
	.word	0,0
.L325:
	.word	-1,.L70,.L401-.L70,.L158-.L70
	.half	2
	.byte	144,38
	.word	.L399-.L70,.L35-.L70
	.half	2
	.byte	144,38
	.word	.L408-.L70,.L37-.L70
	.half	2
	.byte	144,38
	.word	0,0
.L334:
	.word	-1,.L70,.L410-.L70,.L153-.L70
	.half	1
	.byte	95
	.word	.L411-.L70,.L412-.L70
	.half	1
	.byte	95
	.word	0,0
.L336:
	.word	-1,.L70,.L410-.L70,.L153-.L70
	.half	1
	.byte	95
	.word	.L413-.L70,.L414-.L70
	.half	1
	.byte	95
	.word	0,0
.L335:
	.word	-1,.L70,.L410-.L70,.L153-.L70
	.half	1
	.byte	95
	.word	.L412-.L70,.L413-.L70
	.half	1
	.byte	95
	.word	0,0
.L337:
	.word	-1,.L70,.L410-.L70,.L153-.L70
	.half	1
	.byte	95
	.word	.L414-.L70,.L320-.L70
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_readChannelFrame')
	.sect	'.debug_loc'
.L75:
	.word	-1,.L76,0,.L301-.L76
	.half	2
	.byte	138,0
	.word	0,0
.L302:
	.word	-1,.L76,.L78-.L76,.L163-.L76
	.half	1
	.byte	100
	.word	.L415-.L76,.L301-.L76
	.half	1
	.byte	100
	.word	0,0
.L304:
	.word	-1,.L76,.L78-.L76,.L163-.L76
	.half	1
	.byte	101
	.word	.L415-.L76,.L301-.L76
	.half	1
	.byte	101
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_readChannelSerialMessage')
	.sect	'.debug_loc'
.L79:
	.word	-1,.L80,0,.L306-.L80
	.half	2
	.byte	138,0
	.word	0,0
.L307:
	.word	-1,.L80,0,.L306-.L80
	.half	1
	.byte	100
	.word	0,0
.L311:
	.word	-1,.L80,0,.L306-.L80
	.half	1
	.byte	101
	.word	0,0
.L309:
	.word	-1,.L80,0,.L306-.L80
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_resetModule')
	.sect	'.debug_loc'
.L81:
	.word	-1,.L82,0,.L186-.L82
	.half	2
	.byte	138,0
	.word	0,0
.L188:
	.word	-1,.L82,.L416-.L82,.L418-.L82
	.half	1
	.byte	82
	.word	.L419-.L82,.L186-.L82
	.half	1
	.byte	88
	.word	.L420-.L82,.L186-.L82
	.half	1
	.byte	84
	.word	0,0
.L187:
	.word	-1,.L82,0,.L416-.L82
	.half	1
	.byte	100
	.word	.L417-.L82,.L186-.L82
	.half	1
	.byte	111
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxPsi5_Psi5_sendChannelData')
	.sect	'.debug_loc'
.L83:
	.word	-1,.L84,0,.L312-.L84
	.half	2
	.byte	138,0
	.word	0,0
.L313:
	.word	-1,.L84,.L78-.L84,.L163-.L84
	.half	1
	.byte	100
	.word	0,.L312-.L84
	.half	1
	.byte	100
	.word	0,0
.L315:
	.word	-1,.L84,.L78-.L84,.L163-.L84
	.half	2
	.byte	144,34
	.word	0,.L312-.L84
	.half	2
	.byte	144,34
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L664:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_deInitModule')
	.sect	'.debug_frame'
	.word	12
	.word	.L664,.L56,.L164-.L56
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_enableModule')
	.sect	'.debug_frame'
	.word	24
	.word	.L664,.L58,.L167-.L58
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_getFracDivClock')
	.sect	'.debug_frame'
	.word	12
	.word	.L664,.L60,.L316-.L60
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_initChannel')
	.sect	'.debug_frame'
	.word	12
	.word	.L664,.L62,.L189-.L62
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_initChannelConfig')
	.sect	'.debug_frame'
	.word	16
	.word	.L664,.L64,.L297-.L64
	.byte	8,19,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_initModule')
	.sect	'.debug_frame'
	.word	12
	.word	.L664,.L66,.L171-.L66
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_initModuleConfig')
	.sect	'.debug_frame'
	.word	12
	.word	.L664,.L68,.L180-.L68
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_initializeClock')
	.sect	'.debug_frame'
	.word	12
	.word	.L664,.L70,.L320-.L70
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_readChannelFrame')
	.sect	'.debug_frame'
	.word	20
	.word	.L664,.L76,.L301-.L76
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_readChannelSerialMessage')
	.sect	'.debug_frame'
	.word	20
	.word	.L664,.L80,.L306-.L80
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_resetModule')
	.sect	'.debug_frame'
	.word	12
	.word	.L664,.L82,.L186-.L82
	.sdecl	'.debug_frame',debug,cluster('IfxPsi5_Psi5_sendChannelData')
	.sect	'.debug_frame'
	.word	24
	.word	.L664,.L84,.L312-.L84
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L665:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_7')
	.sect	'.debug_frame'
	.word	24
	.word	.L665,.L72,.L158-.L72
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_6')
	.sect	'.debug_frame'
	.word	24
	.word	.L665,.L74,.L153-.L74
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_8')
	.sect	'.debug_frame'
	.word	24
	.word	.L665,.L78,.L163-.L78
	.byte	8,18,8,19,8,20,8,21,8,22,8,23


	; Module end
