<stg><name>v4l2_detect_cvt</name>


<trans_list>

<trans id="150" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="!4"/>
<literal name="vsync_read" val="!5"/>
<literal name="vsync_read" val="!6"/>
<literal name="vsync_read" val="!7"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="or_ln77" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="2" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_height), !map !140

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %hfreq), !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsync), !map !150

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %active_width), !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %polarities), !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %interlaced), !map !162

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_width), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_height), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_hfrontporch), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_vfrontporch), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_hsync), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_vsync), !map !186

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_hbackporch), !map !190

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_vbackporch), !map !194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_il_vbackporch), !map !198

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_il_vfrontporch), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_il_vsync), !map !206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_pixelclock), !map !210

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_flags), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_standards), !map !218

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_interlaced), !map !222

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_bt_polarities), !map !226

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fmt_type), !map !230

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !234

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @v4l2_detect_cvt_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %interlaced_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %interlaced)

]]></Node>
<StgValue><ssdm name="interlaced_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %polarities_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %polarities)

]]></Node>
<StgValue><ssdm name="polarities_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %active_width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %active_width)

]]></Node>
<StgValue><ssdm name="active_width_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %vsync_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsync)

]]></Node>
<StgValue><ssdm name="vsync_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %hfreq_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hfreq)

]]></Node>
<StgValue><ssdm name="hfreq_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %frame_height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_height)

]]></Node>
<StgValue><ssdm name="frame_height_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %vsync_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %icmp_ln58 = icmp ne i30 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %icmp_ln58_1 = icmp ult i32 %vsync_read, 9

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %icmp_ln61 = icmp eq i32 %polarities_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %and_ln61_1 = and i1 %icmp_ln58, %icmp_ln61

]]></Node>
<StgValue><ssdm name="and_ln61_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %and_ln61 = and i1 %and_ln61_1, %icmp_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:37  br i1 %and_ln61, label %._crit_edge27, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge27:0  %tmp_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %vsync_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge27:1  %icmp_ln74 = icmp ne i29 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:2  %icmp_ln77 = icmp eq i32 %hfreq_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge27:3  %or_ln77 = or i1 %icmp_ln74, %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge27:4  br i1 %or_ln77, label %._crit_edge, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %v_bp = sub i32 1, %vsync_read

]]></Node>
<StgValue><ssdm name="v_bp"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:1  %trunc_ln99 = trunc i32 %v_bp to i1

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %v_bp, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3  %xor_ln101 = xor i1 %tmp_6, true

]]></Node>
<StgValue><ssdm name="xor_ln101"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:4  %and_ln101 = and i1 %trunc_ln99, %xor_ln101

]]></Node>
<StgValue><ssdm name="and_ln101"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:5  %zext_ln101 = zext i1 %and_ln101 to i32

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %icmp_ln105 = icmp eq i32 %interlaced_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %add_ln108 = add i32 1, %frame_height_read

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %sub_ln108 = sub i32 %add_ln108, %vsync_read

]]></Node>
<StgValue><ssdm name="sub_ln108"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %sub_ln108_1 = sub i32 %sub_ln108, %zext_ln101

]]></Node>
<StgValue><ssdm name="sub_ln108_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="32">
<![CDATA[
_ifconv:10  %trunc_ln106 = trunc i32 %vsync_read to i3

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ifconv:11  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln106, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:12  %zext_ln106 = zext i4 %shl_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:13  %shl_ln106_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %and_ln101, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln106_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:14  %zext_ln106_1 = zext i2 %shl_ln106_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %sub_ln106 = sub i32 %frame_height_read, %zext_ln106

]]></Node>
<StgValue><ssdm name="sub_ln106"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %sub_ln106_1 = sub i32 %sub_ln106, %zext_ln106_1

]]></Node>
<StgValue><ssdm name="sub_ln106_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln108_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln106_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:19  %select_ln105 = select i1 %icmp_ln105, i31 %tmp_1, i31 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:20  %image_height = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %select_ln105, i1 false)

]]></Node>
<StgValue><ssdm name="image_height"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
_ifconv:21  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %select_ln105, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:22  br i1 %tmp_9, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:0  switch i32 %vsync_read, label %._crit_edge [
    i32 4, label %2
    i32 5, label %3
    i32 6, label %4
    i32 7, label %5
    i32 8, label %._crit_edge34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %empty = icmp eq i32 %image_height, 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %empty_6 = icmp eq i32 %image_height, 768

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %empty_7 = or i1 %empty_6, %empty

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %empty_7, label %._crit_edge34, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="27" op_0_bw="31">
<![CDATA[
:0  %trunc_ln122 = trunc i31 %select_ln105 to i27

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:1  %shl_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln122, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="65" op_0_bw="32">
<![CDATA[
:2  %sext_ln122 = sext i32 %shl_ln3 to i65

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:3  %mul_ln122 = mul i65 %sext_ln122, 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
:5  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %select_ln105, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_21 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln122, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="31">
<![CDATA[
:0  %trunc_ln119 = trunc i31 %select_ln105 to i27

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:1  %shl_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln119, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="65" op_0_bw="32">
<![CDATA[
:2  %sext_ln119 = sext i32 %shl_ln2 to i65

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:3  %mul_ln119 = mul i65 %sext_ln119, 7635497416

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
:5  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %select_ln105, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_18 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln119, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="31">
<![CDATA[
:0  %trunc_ln116 = trunc i31 %select_ln105 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:1  %shl_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %trunc_ln116, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="65" op_0_bw="32">
<![CDATA[
:2  %sext_ln116 = sext i32 %shl_ln1 to i65

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:3  %mul_ln116 = mul i65 %sext_ln116, 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
:5  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %select_ln105, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="31" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_15 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %mul_ln116, i32 34, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %sub_ln122 = sub i65 0, %mul_ln122

]]></Node>
<StgValue><ssdm name="sub_ln122"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_20 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln122, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="29">
<![CDATA[
:7  %sext_ln122_1 = sext i29 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="29">
<![CDATA[
:9  %sext_ln122_2 = sext i29 %tmp_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln122_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %select_ln122 = select i1 %tmp_19, i32 %sext_ln122_1, i32 %sext_ln122_2

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %sub_ln122_1 = sub i32 0, %select_ln122

]]></Node>
<StgValue><ssdm name="sub_ln122_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %image_width_3 = select i1 %tmp_19, i32 %sub_ln122_1, i32 %sext_ln122_2

]]></Node>
<StgValue><ssdm name="image_width_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge34

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %sub_ln119 = sub i65 0, %mul_ln119

]]></Node>
<StgValue><ssdm name="sub_ln119"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_17 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln119, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="29">
<![CDATA[
:7  %sext_ln119_1 = sext i29 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln119_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="29">
<![CDATA[
:9  %sext_ln119_2 = sext i29 %tmp_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln119_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %select_ln119 = select i1 %tmp_16, i32 %sext_ln119_1, i32 %sext_ln119_2

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %sub_ln119_1 = sub i32 0, %select_ln119

]]></Node>
<StgValue><ssdm name="sub_ln119_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %image_width_2 = select i1 %tmp_16, i32 %sub_ln119_1, i32 %sext_ln119_2

]]></Node>
<StgValue><ssdm name="image_width_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge34

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %sub_ln116 = sub i65 0, %mul_ln116

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="31" op_0_bw="31" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %sub_ln116, i32 34, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="31">
<![CDATA[
:7  %sext_ln116_1 = sext i31 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="31">
<![CDATA[
:9  %sext_ln116_2 = sext i31 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %select_ln116 = select i1 %tmp_13, i32 %sext_ln116_1, i32 %sext_ln116_2

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %sub_ln116_1 = sub i32 0, %select_ln116

]]></Node>
<StgValue><ssdm name="sub_ln116_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %image_width = select i1 %tmp_13, i32 %sub_ln116_1, i32 %sext_ln116_2

]]></Node>
<StgValue><ssdm name="image_width"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge34

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
._crit_edge34:0  %image_width_1 = phi i32 [ %image_width_3, %4 ], [ %image_width_2, %3 ], [ %image_width, %2 ], [ %active_width_read, %1 ], [ 1280, %5 ]

]]></Node>
<StgValue><ssdm name="image_width_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge34:1  %tmp_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %image_width_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
._crit_edge34:2  %image_width_5 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="image_width_5"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_type, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln182"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:4  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_polarities, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_width, i32 %image_width_5)

]]></Node>
<StgValue><ssdm name="write_ln184"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:6  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_height, i32 %image_height)

]]></Node>
<StgValue><ssdm name="write_ln185"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_hfrontporch, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln186"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:8  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_vfrontporch, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln187"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:9  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_hsync, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln188"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:10  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_vsync, i32 %vsync_read)

]]></Node>
<StgValue><ssdm name="write_ln189"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge34:11  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_hbackporch, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge34:12  br i1 %icmp_ln105, label %6, label %7

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sub_ln196 = sub i32 %sub_ln106, %image_height

]]></Node>
<StgValue><ssdm name="sub_ln196"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln196, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="31">
<![CDATA[
:2  %zext_ln196 = zext i31 %lshr_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_vbackporch, i32 %zext_ln196)

]]></Node>
<StgValue><ssdm name="write_ln196"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sub_ln198 = sub i32 %sub_ln196, %zext_ln196

]]></Node>
<StgValue><ssdm name="sub_ln198"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_il_vbackporch, i32 %sub_ln198)

]]></Node>
<StgValue><ssdm name="write_ln198"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_il_vfrontporch, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_il_vsync, i32 %vsync_read)

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sub_ln193 = sub i32 %frame_height_read, %vsync_read

]]></Node>
<StgValue><ssdm name="sub_ln193"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sub_ln193_1 = sub i32 %sub_ln193, %image_height

]]></Node>
<StgValue><ssdm name="sub_ln193_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_vbackporch, i32 %sub_ln193_1)

]]></Node>
<StgValue><ssdm name="write_ln193"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
<literal name="icmp_ln105" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
<literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge36

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge36:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_interlaced, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln194"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge36:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fmt_bt_standards, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge36:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi i1 [ true, %._crit_edge36 ], [ false, %0 ], [ false, %._crit_edge27 ], [ false, %_ifconv ], [ false, %1 ], [ false, %5 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge:1  %zext_ln213 = zext i1 %p_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:2  ret i32 %zext_ln213

]]></Node>
<StgValue><ssdm name="ret_ln213"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="160" name="frame_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="frame_height"/></StgValue>
</port>
<port id="161" name="hfreq" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="hfreq"/></StgValue>
</port>
<port id="162" name="vsync" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="vsync"/></StgValue>
</port>
<port id="163" name="active_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="active_width"/></StgValue>
</port>
<port id="164" name="polarities" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="polarities"/></StgValue>
</port>
<port id="165" name="interlaced" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="interlaced"/></StgValue>
</port>
<port id="166" name="fmt_bt_width" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_width"/></StgValue>
</port>
<port id="167" name="fmt_bt_height" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_height"/></StgValue>
</port>
<port id="168" name="fmt_bt_hfrontporch" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_hfrontporch"/></StgValue>
</port>
<port id="169" name="fmt_bt_vfrontporch" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_vfrontporch"/></StgValue>
</port>
<port id="170" name="fmt_bt_hsync" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_hsync"/></StgValue>
</port>
<port id="171" name="fmt_bt_vsync" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_vsync"/></StgValue>
</port>
<port id="172" name="fmt_bt_hbackporch" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_hbackporch"/></StgValue>
</port>
<port id="173" name="fmt_bt_vbackporch" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_vbackporch"/></StgValue>
</port>
<port id="174" name="fmt_bt_il_vbackporch" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_il_vbackporch"/></StgValue>
</port>
<port id="175" name="fmt_bt_il_vfrontporch" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_il_vfrontporch"/></StgValue>
</port>
<port id="176" name="fmt_bt_il_vsync" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_il_vsync"/></StgValue>
</port>
<port id="177" name="fmt_bt_pixelclock" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_pixelclock"/></StgValue>
</port>
<port id="178" name="fmt_bt_flags" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_flags"/></StgValue>
</port>
<port id="179" name="fmt_bt_standards" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_standards"/></StgValue>
</port>
<port id="180" name="fmt_bt_interlaced" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_interlaced"/></StgValue>
</port>
<port id="181" name="fmt_bt_polarities" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_bt_polarities"/></StgValue>
</port>
<port id="182" name="fmt_type" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fmt_type"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="184" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="5">
</dataflow>
<dataflow id="185" from="frame_height" to="specbitsmap_ln0" fromId="160" toId="5">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="6">
</dataflow>
<dataflow id="187" from="hfreq" to="specbitsmap_ln0" fromId="161" toId="6">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="7">
</dataflow>
<dataflow id="189" from="vsync" to="specbitsmap_ln0" fromId="162" toId="7">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="8">
</dataflow>
<dataflow id="191" from="active_width" to="specbitsmap_ln0" fromId="163" toId="8">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="9">
</dataflow>
<dataflow id="193" from="polarities" to="specbitsmap_ln0" fromId="164" toId="9">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="10">
</dataflow>
<dataflow id="195" from="interlaced" to="specbitsmap_ln0" fromId="165" toId="10">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="11">
</dataflow>
<dataflow id="197" from="fmt_bt_width" to="specbitsmap_ln0" fromId="166" toId="11">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="12">
</dataflow>
<dataflow id="199" from="fmt_bt_height" to="specbitsmap_ln0" fromId="167" toId="12">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="13">
</dataflow>
<dataflow id="201" from="fmt_bt_hfrontporch" to="specbitsmap_ln0" fromId="168" toId="13">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="14">
</dataflow>
<dataflow id="203" from="fmt_bt_vfrontporch" to="specbitsmap_ln0" fromId="169" toId="14">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="15">
</dataflow>
<dataflow id="205" from="fmt_bt_hsync" to="specbitsmap_ln0" fromId="170" toId="15">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="16">
</dataflow>
<dataflow id="207" from="fmt_bt_vsync" to="specbitsmap_ln0" fromId="171" toId="16">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="17">
</dataflow>
<dataflow id="209" from="fmt_bt_hbackporch" to="specbitsmap_ln0" fromId="172" toId="17">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="211" from="fmt_bt_vbackporch" to="specbitsmap_ln0" fromId="173" toId="18">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="19">
</dataflow>
<dataflow id="213" from="fmt_bt_il_vbackporch" to="specbitsmap_ln0" fromId="174" toId="19">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="20">
</dataflow>
<dataflow id="215" from="fmt_bt_il_vfrontporch" to="specbitsmap_ln0" fromId="175" toId="20">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="21">
</dataflow>
<dataflow id="217" from="fmt_bt_il_vsync" to="specbitsmap_ln0" fromId="176" toId="21">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="22">
</dataflow>
<dataflow id="219" from="fmt_bt_pixelclock" to="specbitsmap_ln0" fromId="177" toId="22">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="23">
</dataflow>
<dataflow id="221" from="fmt_bt_flags" to="specbitsmap_ln0" fromId="178" toId="23">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="24">
</dataflow>
<dataflow id="223" from="fmt_bt_standards" to="specbitsmap_ln0" fromId="179" toId="24">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="25">
</dataflow>
<dataflow id="225" from="fmt_bt_interlaced" to="specbitsmap_ln0" fromId="180" toId="25">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="26">
</dataflow>
<dataflow id="227" from="fmt_bt_polarities" to="specbitsmap_ln0" fromId="181" toId="26">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="27">
</dataflow>
<dataflow id="229" from="fmt_type" to="specbitsmap_ln0" fromId="182" toId="27">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="183" toId="28">
</dataflow>
<dataflow id="232" from="StgValue_231" to="specbitsmap_ln0" fromId="231" toId="28">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="233" toId="29">
</dataflow>
<dataflow id="236" from="v4l2_detect_cvt_str" to="spectopmodule_ln0" fromId="235" toId="29">
</dataflow>
<dataflow id="238" from="_ssdm_op_Read.ap_auto.i32" to="interlaced_read" fromId="237" toId="30">
</dataflow>
<dataflow id="239" from="interlaced" to="interlaced_read" fromId="165" toId="30">
</dataflow>
<dataflow id="240" from="_ssdm_op_Read.ap_auto.i32" to="polarities_read" fromId="237" toId="31">
</dataflow>
<dataflow id="241" from="polarities" to="polarities_read" fromId="164" toId="31">
</dataflow>
<dataflow id="242" from="_ssdm_op_Read.ap_auto.i32" to="active_width_read" fromId="237" toId="32">
</dataflow>
<dataflow id="243" from="active_width" to="active_width_read" fromId="163" toId="32">
</dataflow>
<dataflow id="244" from="_ssdm_op_Read.ap_auto.i32" to="vsync_read" fromId="237" toId="33">
</dataflow>
<dataflow id="245" from="vsync" to="vsync_read" fromId="162" toId="33">
</dataflow>
<dataflow id="246" from="_ssdm_op_Read.ap_auto.i32" to="hfreq_read" fromId="237" toId="34">
</dataflow>
<dataflow id="247" from="hfreq" to="hfreq_read" fromId="161" toId="34">
</dataflow>
<dataflow id="248" from="_ssdm_op_Read.ap_auto.i32" to="frame_height_read" fromId="237" toId="35">
</dataflow>
<dataflow id="249" from="frame_height" to="frame_height_read" fromId="160" toId="35">
</dataflow>
<dataflow id="251" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp" fromId="250" toId="36">
</dataflow>
<dataflow id="252" from="vsync_read" to="tmp" fromId="33" toId="36">
</dataflow>
<dataflow id="254" from="StgValue_253" to="tmp" fromId="253" toId="36">
</dataflow>
<dataflow id="256" from="StgValue_255" to="tmp" fromId="255" toId="36">
</dataflow>
<dataflow id="257" from="tmp" to="icmp_ln58" fromId="36" toId="37">
</dataflow>
<dataflow id="259" from="StgValue_258" to="icmp_ln58" fromId="258" toId="37">
</dataflow>
<dataflow id="260" from="vsync_read" to="icmp_ln58_1" fromId="33" toId="38">
</dataflow>
<dataflow id="262" from="StgValue_261" to="icmp_ln58_1" fromId="261" toId="38">
</dataflow>
<dataflow id="263" from="polarities_read" to="icmp_ln61" fromId="31" toId="39">
</dataflow>
<dataflow id="264" from="StgValue_231" to="icmp_ln61" fromId="231" toId="39">
</dataflow>
<dataflow id="265" from="icmp_ln58" to="and_ln61_1" fromId="37" toId="40">
</dataflow>
<dataflow id="266" from="icmp_ln61" to="and_ln61_1" fromId="39" toId="40">
</dataflow>
<dataflow id="267" from="and_ln61_1" to="and_ln61" fromId="40" toId="41">
</dataflow>
<dataflow id="268" from="icmp_ln58_1" to="and_ln61" fromId="38" toId="41">
</dataflow>
<dataflow id="269" from="and_ln61" to="br_ln58" fromId="41" toId="42">
</dataflow>
<dataflow id="271" from="_ssdm_op_PartSelect.i29.i32.i32.i32" to="tmp_3" fromId="270" toId="43">
</dataflow>
<dataflow id="272" from="vsync_read" to="tmp_3" fromId="33" toId="43">
</dataflow>
<dataflow id="274" from="StgValue_273" to="tmp_3" fromId="273" toId="43">
</dataflow>
<dataflow id="275" from="StgValue_255" to="tmp_3" fromId="255" toId="43">
</dataflow>
<dataflow id="276" from="tmp_3" to="icmp_ln74" fromId="43" toId="44">
</dataflow>
<dataflow id="278" from="StgValue_277" to="icmp_ln74" fromId="277" toId="44">
</dataflow>
<dataflow id="279" from="hfreq_read" to="icmp_ln77" fromId="34" toId="45">
</dataflow>
<dataflow id="280" from="StgValue_231" to="icmp_ln77" fromId="231" toId="45">
</dataflow>
<dataflow id="281" from="icmp_ln74" to="or_ln77" fromId="44" toId="46">
</dataflow>
<dataflow id="282" from="icmp_ln77" to="or_ln77" fromId="45" toId="46">
</dataflow>
<dataflow id="283" from="or_ln77" to="br_ln74" fromId="46" toId="47">
</dataflow>
<dataflow id="285" from="StgValue_284" to="v_bp" fromId="284" toId="48">
</dataflow>
<dataflow id="286" from="vsync_read" to="v_bp" fromId="33" toId="48">
</dataflow>
<dataflow id="287" from="v_bp" to="trunc_ln99" fromId="48" toId="49">
</dataflow>
<dataflow id="289" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_6" fromId="288" toId="50">
</dataflow>
<dataflow id="290" from="v_bp" to="tmp_6" fromId="48" toId="50">
</dataflow>
<dataflow id="291" from="StgValue_273" to="tmp_6" fromId="273" toId="50">
</dataflow>
<dataflow id="292" from="tmp_6" to="xor_ln101" fromId="50" toId="51">
</dataflow>
<dataflow id="294" from="StgValue_293" to="xor_ln101" fromId="293" toId="51">
</dataflow>
<dataflow id="295" from="trunc_ln99" to="and_ln101" fromId="49" toId="52">
</dataflow>
<dataflow id="296" from="xor_ln101" to="and_ln101" fromId="51" toId="52">
</dataflow>
<dataflow id="297" from="and_ln101" to="zext_ln101" fromId="52" toId="53">
</dataflow>
<dataflow id="298" from="interlaced_read" to="icmp_ln105" fromId="30" toId="54">
</dataflow>
<dataflow id="299" from="StgValue_231" to="icmp_ln105" fromId="231" toId="54">
</dataflow>
<dataflow id="300" from="StgValue_284" to="add_ln108" fromId="284" toId="55">
</dataflow>
<dataflow id="301" from="frame_height_read" to="add_ln108" fromId="35" toId="55">
</dataflow>
<dataflow id="302" from="add_ln108" to="sub_ln108" fromId="55" toId="56">
</dataflow>
<dataflow id="303" from="vsync_read" to="sub_ln108" fromId="33" toId="56">
</dataflow>
<dataflow id="304" from="sub_ln108" to="sub_ln108_1" fromId="56" toId="57">
</dataflow>
<dataflow id="305" from="zext_ln101" to="sub_ln108_1" fromId="53" toId="57">
</dataflow>
<dataflow id="306" from="vsync_read" to="trunc_ln106" fromId="33" toId="58">
</dataflow>
<dataflow id="308" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="shl_ln" fromId="307" toId="59">
</dataflow>
<dataflow id="309" from="trunc_ln106" to="shl_ln" fromId="58" toId="59">
</dataflow>
<dataflow id="311" from="StgValue_310" to="shl_ln" fromId="310" toId="59">
</dataflow>
<dataflow id="312" from="shl_ln" to="zext_ln106" fromId="59" toId="60">
</dataflow>
<dataflow id="314" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="shl_ln106_1" fromId="313" toId="61">
</dataflow>
<dataflow id="315" from="and_ln101" to="shl_ln106_1" fromId="52" toId="61">
</dataflow>
<dataflow id="316" from="StgValue_310" to="shl_ln106_1" fromId="310" toId="61">
</dataflow>
<dataflow id="317" from="shl_ln106_1" to="zext_ln106_1" fromId="61" toId="62">
</dataflow>
<dataflow id="318" from="frame_height_read" to="sub_ln106" fromId="35" toId="63">
</dataflow>
<dataflow id="319" from="zext_ln106" to="sub_ln106" fromId="60" toId="63">
</dataflow>
<dataflow id="320" from="sub_ln106" to="sub_ln106_1" fromId="63" toId="64">
</dataflow>
<dataflow id="321" from="zext_ln106_1" to="sub_ln106_1" fromId="62" toId="64">
</dataflow>
<dataflow id="323" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_1" fromId="322" toId="65">
</dataflow>
<dataflow id="324" from="sub_ln108_1" to="tmp_1" fromId="57" toId="65">
</dataflow>
<dataflow id="325" from="StgValue_284" to="tmp_1" fromId="284" toId="65">
</dataflow>
<dataflow id="326" from="StgValue_255" to="tmp_1" fromId="255" toId="65">
</dataflow>
<dataflow id="327" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_2" fromId="322" toId="66">
</dataflow>
<dataflow id="328" from="sub_ln106_1" to="tmp_2" fromId="64" toId="66">
</dataflow>
<dataflow id="329" from="StgValue_284" to="tmp_2" fromId="284" toId="66">
</dataflow>
<dataflow id="330" from="StgValue_255" to="tmp_2" fromId="255" toId="66">
</dataflow>
<dataflow id="331" from="icmp_ln105" to="select_ln105" fromId="54" toId="67">
</dataflow>
<dataflow id="332" from="tmp_1" to="select_ln105" fromId="65" toId="67">
</dataflow>
<dataflow id="333" from="tmp_2" to="select_ln105" fromId="66" toId="67">
</dataflow>
<dataflow id="335" from="_ssdm_op_BitConcatenate.i32.i31.i1" to="image_height" fromId="334" toId="68">
</dataflow>
<dataflow id="336" from="select_ln105" to="image_height" fromId="67" toId="68">
</dataflow>
<dataflow id="337" from="StgValue_310" to="image_height" fromId="310" toId="68">
</dataflow>
<dataflow id="339" from="_ssdm_op_BitSelect.i1.i31.i32" to="tmp_9" fromId="338" toId="69">
</dataflow>
<dataflow id="340" from="select_ln105" to="tmp_9" fromId="67" toId="69">
</dataflow>
<dataflow id="342" from="StgValue_341" to="tmp_9" fromId="341" toId="69">
</dataflow>
<dataflow id="343" from="tmp_9" to="br_ln110" fromId="69" toId="70">
</dataflow>
<dataflow id="344" from="vsync_read" to="switch_ln114" fromId="33" toId="71">
</dataflow>
<dataflow id="346" from="StgValue_345" to="switch_ln114" fromId="345" toId="71">
</dataflow>
<dataflow id="348" from="StgValue_347" to="switch_ln114" fromId="347" toId="71">
</dataflow>
<dataflow id="350" from="StgValue_349" to="switch_ln114" fromId="349" toId="71">
</dataflow>
<dataflow id="352" from="StgValue_351" to="switch_ln114" fromId="351" toId="71">
</dataflow>
<dataflow id="354" from="StgValue_353" to="switch_ln114" fromId="353" toId="71">
</dataflow>
<dataflow id="355" from="image_height" to="empty" fromId="68" toId="72">
</dataflow>
<dataflow id="357" from="StgValue_356" to="empty" fromId="356" toId="72">
</dataflow>
<dataflow id="358" from="image_height" to="empty_6" fromId="68" toId="73">
</dataflow>
<dataflow id="360" from="StgValue_359" to="empty_6" fromId="359" toId="73">
</dataflow>
<dataflow id="361" from="empty_6" to="empty_7" fromId="73" toId="74">
</dataflow>
<dataflow id="362" from="empty" to="empty_7" fromId="72" toId="74">
</dataflow>
<dataflow id="363" from="empty_7" to="br_ln106" fromId="74" toId="75">
</dataflow>
<dataflow id="364" from="select_ln105" to="trunc_ln122" fromId="67" toId="76">
</dataflow>
<dataflow id="366" from="_ssdm_op_BitConcatenate.i32.i27.i5" to="shl_ln3" fromId="365" toId="77">
</dataflow>
<dataflow id="367" from="trunc_ln122" to="shl_ln3" fromId="76" toId="77">
</dataflow>
<dataflow id="369" from="StgValue_368" to="shl_ln3" fromId="368" toId="77">
</dataflow>
<dataflow id="370" from="shl_ln3" to="sext_ln122" fromId="77" toId="78">
</dataflow>
<dataflow id="371" from="sext_ln122" to="mul_ln122" fromId="78" toId="79">
</dataflow>
<dataflow id="373" from="StgValue_372" to="mul_ln122" fromId="372" toId="79">
</dataflow>
<dataflow id="374" from="_ssdm_op_BitSelect.i1.i31.i32" to="tmp_19" fromId="338" toId="80">
</dataflow>
<dataflow id="375" from="select_ln105" to="tmp_19" fromId="67" toId="80">
</dataflow>
<dataflow id="377" from="StgValue_376" to="tmp_19" fromId="376" toId="80">
</dataflow>
<dataflow id="379" from="_ssdm_op_PartSelect.i29.i65.i32.i32" to="tmp_21" fromId="378" toId="81">
</dataflow>
<dataflow id="380" from="mul_ln122" to="tmp_21" fromId="79" toId="81">
</dataflow>
<dataflow id="382" from="StgValue_381" to="tmp_21" fromId="381" toId="81">
</dataflow>
<dataflow id="384" from="StgValue_383" to="tmp_21" fromId="383" toId="81">
</dataflow>
<dataflow id="385" from="select_ln105" to="trunc_ln119" fromId="67" toId="82">
</dataflow>
<dataflow id="386" from="_ssdm_op_BitConcatenate.i32.i27.i5" to="shl_ln2" fromId="365" toId="83">
</dataflow>
<dataflow id="387" from="trunc_ln119" to="shl_ln2" fromId="82" toId="83">
</dataflow>
<dataflow id="388" from="StgValue_368" to="shl_ln2" fromId="368" toId="83">
</dataflow>
<dataflow id="389" from="shl_ln2" to="sext_ln119" fromId="83" toId="84">
</dataflow>
<dataflow id="390" from="sext_ln119" to="mul_ln119" fromId="84" toId="85">
</dataflow>
<dataflow id="392" from="StgValue_391" to="mul_ln119" fromId="391" toId="85">
</dataflow>
<dataflow id="393" from="_ssdm_op_BitSelect.i1.i31.i32" to="tmp_16" fromId="338" toId="86">
</dataflow>
<dataflow id="394" from="select_ln105" to="tmp_16" fromId="67" toId="86">
</dataflow>
<dataflow id="395" from="StgValue_376" to="tmp_16" fromId="376" toId="86">
</dataflow>
<dataflow id="396" from="_ssdm_op_PartSelect.i29.i65.i32.i32" to="tmp_18" fromId="378" toId="87">
</dataflow>
<dataflow id="397" from="mul_ln119" to="tmp_18" fromId="85" toId="87">
</dataflow>
<dataflow id="398" from="StgValue_381" to="tmp_18" fromId="381" toId="87">
</dataflow>
<dataflow id="399" from="StgValue_383" to="tmp_18" fromId="383" toId="87">
</dataflow>
<dataflow id="400" from="select_ln105" to="trunc_ln116" fromId="67" toId="88">
</dataflow>
<dataflow id="402" from="_ssdm_op_BitConcatenate.i32.i29.i3" to="shl_ln1" fromId="401" toId="89">
</dataflow>
<dataflow id="403" from="trunc_ln116" to="shl_ln1" fromId="88" toId="89">
</dataflow>
<dataflow id="405" from="StgValue_404" to="shl_ln1" fromId="404" toId="89">
</dataflow>
<dataflow id="406" from="shl_ln1" to="sext_ln116" fromId="89" toId="90">
</dataflow>
<dataflow id="407" from="sext_ln116" to="mul_ln116" fromId="90" toId="91">
</dataflow>
<dataflow id="409" from="StgValue_408" to="mul_ln116" fromId="408" toId="91">
</dataflow>
<dataflow id="410" from="_ssdm_op_BitSelect.i1.i31.i32" to="tmp_13" fromId="338" toId="92">
</dataflow>
<dataflow id="411" from="select_ln105" to="tmp_13" fromId="67" toId="92">
</dataflow>
<dataflow id="413" from="StgValue_412" to="tmp_13" fromId="412" toId="92">
</dataflow>
<dataflow id="415" from="_ssdm_op_PartSelect.i31.i65.i32.i32" to="tmp_15" fromId="414" toId="93">
</dataflow>
<dataflow id="416" from="mul_ln116" to="tmp_15" fromId="91" toId="93">
</dataflow>
<dataflow id="418" from="StgValue_417" to="tmp_15" fromId="417" toId="93">
</dataflow>
<dataflow id="419" from="StgValue_383" to="tmp_15" fromId="383" toId="93">
</dataflow>
<dataflow id="421" from="StgValue_420" to="sub_ln122" fromId="420" toId="94">
</dataflow>
<dataflow id="422" from="mul_ln122" to="sub_ln122" fromId="79" toId="94">
</dataflow>
<dataflow id="423" from="_ssdm_op_PartSelect.i29.i65.i32.i32" to="tmp_20" fromId="378" toId="95">
</dataflow>
<dataflow id="424" from="sub_ln122" to="tmp_20" fromId="94" toId="95">
</dataflow>
<dataflow id="425" from="StgValue_381" to="tmp_20" fromId="381" toId="95">
</dataflow>
<dataflow id="426" from="StgValue_383" to="tmp_20" fromId="383" toId="95">
</dataflow>
<dataflow id="427" from="tmp_20" to="sext_ln122_1" fromId="95" toId="96">
</dataflow>
<dataflow id="428" from="tmp_21" to="sext_ln122_2" fromId="81" toId="97">
</dataflow>
<dataflow id="429" from="tmp_19" to="select_ln122" fromId="80" toId="98">
</dataflow>
<dataflow id="430" from="sext_ln122_1" to="select_ln122" fromId="96" toId="98">
</dataflow>
<dataflow id="431" from="sext_ln122_2" to="select_ln122" fromId="97" toId="98">
</dataflow>
<dataflow id="432" from="StgValue_231" to="sub_ln122_1" fromId="231" toId="99">
</dataflow>
<dataflow id="433" from="select_ln122" to="sub_ln122_1" fromId="98" toId="99">
</dataflow>
<dataflow id="434" from="tmp_19" to="image_width_3" fromId="80" toId="100">
</dataflow>
<dataflow id="435" from="sub_ln122_1" to="image_width_3" fromId="99" toId="100">
</dataflow>
<dataflow id="436" from="sext_ln122_2" to="image_width_3" fromId="97" toId="100">
</dataflow>
<dataflow id="437" from="StgValue_420" to="sub_ln119" fromId="420" toId="102">
</dataflow>
<dataflow id="438" from="mul_ln119" to="sub_ln119" fromId="85" toId="102">
</dataflow>
<dataflow id="439" from="_ssdm_op_PartSelect.i29.i65.i32.i32" to="tmp_17" fromId="378" toId="103">
</dataflow>
<dataflow id="440" from="sub_ln119" to="tmp_17" fromId="102" toId="103">
</dataflow>
<dataflow id="441" from="StgValue_381" to="tmp_17" fromId="381" toId="103">
</dataflow>
<dataflow id="442" from="StgValue_383" to="tmp_17" fromId="383" toId="103">
</dataflow>
<dataflow id="443" from="tmp_17" to="sext_ln119_1" fromId="103" toId="104">
</dataflow>
<dataflow id="444" from="tmp_18" to="sext_ln119_2" fromId="87" toId="105">
</dataflow>
<dataflow id="445" from="tmp_16" to="select_ln119" fromId="86" toId="106">
</dataflow>
<dataflow id="446" from="sext_ln119_1" to="select_ln119" fromId="104" toId="106">
</dataflow>
<dataflow id="447" from="sext_ln119_2" to="select_ln119" fromId="105" toId="106">
</dataflow>
<dataflow id="448" from="StgValue_231" to="sub_ln119_1" fromId="231" toId="107">
</dataflow>
<dataflow id="449" from="select_ln119" to="sub_ln119_1" fromId="106" toId="107">
</dataflow>
<dataflow id="450" from="tmp_16" to="image_width_2" fromId="86" toId="108">
</dataflow>
<dataflow id="451" from="sub_ln119_1" to="image_width_2" fromId="107" toId="108">
</dataflow>
<dataflow id="452" from="sext_ln119_2" to="image_width_2" fromId="105" toId="108">
</dataflow>
<dataflow id="453" from="StgValue_420" to="sub_ln116" fromId="420" toId="110">
</dataflow>
<dataflow id="454" from="mul_ln116" to="sub_ln116" fromId="91" toId="110">
</dataflow>
<dataflow id="455" from="_ssdm_op_PartSelect.i31.i65.i32.i32" to="tmp_14" fromId="414" toId="111">
</dataflow>
<dataflow id="456" from="sub_ln116" to="tmp_14" fromId="110" toId="111">
</dataflow>
<dataflow id="457" from="StgValue_417" to="tmp_14" fromId="417" toId="111">
</dataflow>
<dataflow id="458" from="StgValue_383" to="tmp_14" fromId="383" toId="111">
</dataflow>
<dataflow id="459" from="tmp_14" to="sext_ln116_1" fromId="111" toId="112">
</dataflow>
<dataflow id="460" from="tmp_15" to="sext_ln116_2" fromId="93" toId="113">
</dataflow>
<dataflow id="461" from="tmp_13" to="select_ln116" fromId="92" toId="114">
</dataflow>
<dataflow id="462" from="sext_ln116_1" to="select_ln116" fromId="112" toId="114">
</dataflow>
<dataflow id="463" from="sext_ln116_2" to="select_ln116" fromId="113" toId="114">
</dataflow>
<dataflow id="464" from="StgValue_231" to="sub_ln116_1" fromId="231" toId="115">
</dataflow>
<dataflow id="465" from="select_ln116" to="sub_ln116_1" fromId="114" toId="115">
</dataflow>
<dataflow id="466" from="tmp_13" to="image_width" fromId="92" toId="116">
</dataflow>
<dataflow id="467" from="sub_ln116_1" to="image_width" fromId="115" toId="116">
</dataflow>
<dataflow id="468" from="sext_ln116_2" to="image_width" fromId="113" toId="116">
</dataflow>
<dataflow id="469" from="image_width_3" to="image_width_1" fromId="100" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="470" from="br_ln123" to="image_width_1" fromId="101" toId="118">
</dataflow>
<dataflow id="471" from="image_width_2" to="image_width_1" fromId="108" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="472" from="br_ln120" to="image_width_1" fromId="109" toId="118">
</dataflow>
<dataflow id="473" from="image_width" to="image_width_1" fromId="116" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="474" from="br_ln117" to="image_width_1" fromId="117" toId="118">
</dataflow>
<dataflow id="475" from="active_width_read" to="image_width_1" fromId="32" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="476" from="switch_ln114" to="image_width_1" fromId="71" toId="118">
</dataflow>
<dataflow id="478" from="StgValue_477" to="image_width_1" fromId="477" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="empty_7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="479" from="br_ln106" to="image_width_1" fromId="75" toId="118">
</dataflow>
<dataflow id="480" from="_ssdm_op_PartSelect.i29.i32.i32.i32" to="tmp_s" fromId="270" toId="119">
</dataflow>
<dataflow id="481" from="image_width_1" to="tmp_s" fromId="118" toId="119">
</dataflow>
<dataflow id="482" from="StgValue_273" to="tmp_s" fromId="273" toId="119">
</dataflow>
<dataflow id="483" from="StgValue_255" to="tmp_s" fromId="255" toId="119">
</dataflow>
<dataflow id="484" from="_ssdm_op_BitConcatenate.i32.i29.i3" to="image_width_5" fromId="401" toId="120">
</dataflow>
<dataflow id="485" from="tmp_s" to="image_width_5" fromId="119" toId="120">
</dataflow>
<dataflow id="486" from="StgValue_404" to="image_width_5" fromId="404" toId="120">
</dataflow>
<dataflow id="488" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln182" fromId="487" toId="121">
</dataflow>
<dataflow id="489" from="fmt_type" to="write_ln182" fromId="182" toId="121">
</dataflow>
<dataflow id="490" from="StgValue_231" to="write_ln182" fromId="231" toId="121">
</dataflow>
<dataflow id="491" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln183" fromId="487" toId="122">
</dataflow>
<dataflow id="492" from="fmt_bt_polarities" to="write_ln183" fromId="181" toId="122">
</dataflow>
<dataflow id="493" from="StgValue_231" to="write_ln183" fromId="231" toId="122">
</dataflow>
<dataflow id="494" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln184" fromId="487" toId="123">
</dataflow>
<dataflow id="495" from="fmt_bt_width" to="write_ln184" fromId="166" toId="123">
</dataflow>
<dataflow id="496" from="image_width_5" to="write_ln184" fromId="120" toId="123">
</dataflow>
<dataflow id="497" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln185" fromId="487" toId="124">
</dataflow>
<dataflow id="498" from="fmt_bt_height" to="write_ln185" fromId="167" toId="124">
</dataflow>
<dataflow id="499" from="image_height" to="write_ln185" fromId="68" toId="124">
</dataflow>
<dataflow id="500" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln186" fromId="487" toId="125">
</dataflow>
<dataflow id="501" from="fmt_bt_hfrontporch" to="write_ln186" fromId="168" toId="125">
</dataflow>
<dataflow id="502" from="StgValue_231" to="write_ln186" fromId="231" toId="125">
</dataflow>
<dataflow id="503" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln187" fromId="487" toId="126">
</dataflow>
<dataflow id="504" from="fmt_bt_vfrontporch" to="write_ln187" fromId="169" toId="126">
</dataflow>
<dataflow id="505" from="StgValue_231" to="write_ln187" fromId="231" toId="126">
</dataflow>
<dataflow id="506" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln188" fromId="487" toId="127">
</dataflow>
<dataflow id="507" from="fmt_bt_hsync" to="write_ln188" fromId="170" toId="127">
</dataflow>
<dataflow id="508" from="StgValue_231" to="write_ln188" fromId="231" toId="127">
</dataflow>
<dataflow id="509" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln189" fromId="487" toId="128">
</dataflow>
<dataflow id="510" from="fmt_bt_vsync" to="write_ln189" fromId="171" toId="128">
</dataflow>
<dataflow id="511" from="vsync_read" to="write_ln189" fromId="33" toId="128">
</dataflow>
<dataflow id="512" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln190" fromId="487" toId="129">
</dataflow>
<dataflow id="513" from="fmt_bt_hbackporch" to="write_ln190" fromId="172" toId="129">
</dataflow>
<dataflow id="514" from="StgValue_231" to="write_ln190" fromId="231" toId="129">
</dataflow>
<dataflow id="515" from="icmp_ln105" to="br_ln192" fromId="54" toId="130">
</dataflow>
<dataflow id="516" from="sub_ln106" to="sub_ln196" fromId="63" toId="131">
</dataflow>
<dataflow id="517" from="image_height" to="sub_ln196" fromId="68" toId="131">
</dataflow>
<dataflow id="518" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="lshr_ln" fromId="322" toId="132">
</dataflow>
<dataflow id="519" from="sub_ln196" to="lshr_ln" fromId="131" toId="132">
</dataflow>
<dataflow id="520" from="StgValue_284" to="lshr_ln" fromId="284" toId="132">
</dataflow>
<dataflow id="521" from="StgValue_255" to="lshr_ln" fromId="255" toId="132">
</dataflow>
<dataflow id="522" from="lshr_ln" to="zext_ln196" fromId="132" toId="133">
</dataflow>
<dataflow id="523" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln196" fromId="487" toId="134">
</dataflow>
<dataflow id="524" from="fmt_bt_vbackporch" to="write_ln196" fromId="173" toId="134">
</dataflow>
<dataflow id="525" from="zext_ln196" to="write_ln196" fromId="133" toId="134">
</dataflow>
<dataflow id="526" from="sub_ln196" to="sub_ln198" fromId="131" toId="135">
</dataflow>
<dataflow id="527" from="zext_ln196" to="sub_ln198" fromId="133" toId="135">
</dataflow>
<dataflow id="528" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln198" fromId="487" toId="136">
</dataflow>
<dataflow id="529" from="fmt_bt_il_vbackporch" to="write_ln198" fromId="174" toId="136">
</dataflow>
<dataflow id="530" from="sub_ln198" to="write_ln198" fromId="135" toId="136">
</dataflow>
<dataflow id="531" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln200" fromId="487" toId="137">
</dataflow>
<dataflow id="532" from="fmt_bt_il_vfrontporch" to="write_ln200" fromId="175" toId="137">
</dataflow>
<dataflow id="533" from="StgValue_231" to="write_ln200" fromId="231" toId="137">
</dataflow>
<dataflow id="534" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln201" fromId="487" toId="138">
</dataflow>
<dataflow id="535" from="fmt_bt_il_vsync" to="write_ln201" fromId="176" toId="138">
</dataflow>
<dataflow id="536" from="vsync_read" to="write_ln201" fromId="33" toId="138">
</dataflow>
<dataflow id="537" from="frame_height_read" to="sub_ln193" fromId="35" toId="140">
</dataflow>
<dataflow id="538" from="vsync_read" to="sub_ln193" fromId="33" toId="140">
</dataflow>
<dataflow id="539" from="sub_ln193" to="sub_ln193_1" fromId="140" toId="141">
</dataflow>
<dataflow id="540" from="image_height" to="sub_ln193_1" fromId="68" toId="141">
</dataflow>
<dataflow id="541" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln193" fromId="487" toId="142">
</dataflow>
<dataflow id="542" from="fmt_bt_vbackporch" to="write_ln193" fromId="173" toId="142">
</dataflow>
<dataflow id="543" from="sub_ln193_1" to="write_ln193" fromId="141" toId="142">
</dataflow>
<dataflow id="544" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln194" fromId="487" toId="144">
</dataflow>
<dataflow id="545" from="fmt_bt_interlaced" to="write_ln194" fromId="180" toId="144">
</dataflow>
<dataflow id="546" from="StgValue_231" to="write_ln194" fromId="231" toId="144">
</dataflow>
<dataflow id="547" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln207" fromId="487" toId="145">
</dataflow>
<dataflow id="548" from="fmt_bt_standards" to="write_ln207" fromId="179" toId="145">
</dataflow>
<dataflow id="549" from="StgValue_231" to="write_ln207" fromId="231" toId="145">
</dataflow>
<dataflow id="550" from="StgValue_293" to="p_0" fromId="293" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="8"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="7"/>
<literal name="empty_7" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="6"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="5"/>
</and_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="551" from="br_ln212" to="p_0" fromId="146" toId="147">
</dataflow>
<dataflow id="552" from="StgValue_310" to="p_0" fromId="310" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="553" from="br_ln58" to="p_0" fromId="42" toId="147">
</dataflow>
<dataflow id="554" from="StgValue_310" to="p_0" fromId="310" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="555" from="br_ln74" to="p_0" fromId="47" toId="147">
</dataflow>
<dataflow id="556" from="StgValue_310" to="p_0" fromId="310" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="557" from="br_ln110" to="p_0" fromId="70" toId="147">
</dataflow>
<dataflow id="558" from="StgValue_310" to="p_0" fromId="310" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
<literal name="or_ln77" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="vsync_read" val="!4"/>
<literal name="vsync_read" val="!5"/>
<literal name="vsync_read" val="!6"/>
<literal name="vsync_read" val="!7"/>
<literal name="vsync_read" val="!8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="559" from="switch_ln114" to="p_0" fromId="71" toId="147">
</dataflow>
<dataflow id="560" from="StgValue_310" to="p_0" fromId="310" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="empty_7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="561" from="br_ln106" to="p_0" fromId="75" toId="147">
</dataflow>
<dataflow id="562" from="p_0" to="zext_ln213" fromId="147" toId="148">
</dataflow>
<dataflow id="563" from="zext_ln213" to="ret_ln213" fromId="148" toId="149">
</dataflow>
<dataflow id="564" from="and_ln61" to="StgValue_1" fromId="41" toId="1">
</dataflow>
<dataflow id="565" from="or_ln77" to="StgValue_1" fromId="46" toId="1">
</dataflow>
<dataflow id="566" from="tmp_9" to="StgValue_1" fromId="69" toId="1">
</dataflow>
<dataflow id="567" from="vsync_read" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="568" from="and_ln61" to="StgValue_4" fromId="41" toId="4">
</dataflow>
<dataflow id="569" from="or_ln77" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="570" from="tmp_9" to="StgValue_4" fromId="69" toId="4">
</dataflow>
<dataflow id="571" from="vsync_read" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="572" from="tmp_19" to="StgValue_4" fromId="80" toId="4">
</dataflow>
<dataflow id="573" from="tmp_16" to="StgValue_4" fromId="86" toId="4">
</dataflow>
<dataflow id="574" from="tmp_13" to="StgValue_4" fromId="92" toId="4">
</dataflow>
<dataflow id="575" from="empty_7" to="StgValue_4" fromId="74" toId="4">
</dataflow>
<dataflow id="576" from="icmp_ln105" to="StgValue_4" fromId="54" toId="4">
</dataflow>
<dataflow id="577" from="vsync_read" to="StgValue_1" fromId="33" toId="1">
</dataflow>
</dataflows>


</stg>
