{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 11:45:51 2010 " "Info: Processing started: Mon Nov 29 11:45:51 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/rom/rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/ram/ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behav " "Info: Found design unit 1: vga-behav" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "test.vhd 2 1 " "Warning: Using design file test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behav " "Info: Found design unit 1: test-behav" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_h test.vhd(85) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(85): object \"pixel_h\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_v test.vhd(86) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(86): object \"pixel_v\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vgacko " "Info: Elaborating entity \"vga\" for hierarchy \"vga:vgacko\"" {  } { { "test.vhd" "vgacko" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sync vga.vhd(37) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(37): used explicit default value for signal \"sync\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blank vga.vhd(38) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(38): used explicit default value for signal \"blank\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "radka vga.vhd(102) " "Warning (10541): VHDL Signal Declaration warning at vga.vhd(102): used implicit default value for signal \"radka\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_data vga.vhd(114) " "Warning (10541): VHDL Signal Declaration warning at vga.vhd(114): used implicit default value for signal \"ram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_wren vga.vhd(116) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(116): used explicit default value for signal \"ram_wren\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram vga:vgacko\|ram:ram_inst " "Info: Elaborating entity \"ram\" for hierarchy \"vga:vgacko\|ram:ram_inst\"" {  } { { "../vga.vhd" "ram_inst" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../RAM/ram.vhd" "altsyncram_component" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Info: Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Info: Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Info: Parameter \"widthad_b\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ad72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad72 " "Info: Found entity 1: altsyncram_ad72" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad72 vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated " "Info: Elaborating entity \"altsyncram_ad72\" for hierarchy \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode2 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_ad72.tdf" "decode2" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Info: Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/mux_0kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|mux_0kb:mux4 " "Info: Elaborating entity \"mux_0kb\" for hierarchy \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|mux_0kb:mux4\"" {  } { { "db/altsyncram_ad72.tdf" "mux4" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom vga:vgacko\|rom:rom_inst " "Info: Elaborating entity \"rom\" for hierarchy \"vga:vgacko\|rom:rom_inst\"" {  } { { "../vga.vhd" "rom_inst" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ROM/rom.vhd" "altsyncram_component" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.hex " "Info: Parameter \"init_file\" = \"rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8t61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8t61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8t61 " "Info: Found entity 1: altsyncram_8t61" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8t61 vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated " "Info: Elaborating entity \"altsyncram_8t61\" for hierarchy \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "test.vhd" "Mod0" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "test.vhd" "Div0" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Info: Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Info: Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_08m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_08m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_08m " "Info: Found entity 1: lpm_divide_08m" {  } { { "db/lpm_divide_08m.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_divide_08m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Info: Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Info: Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bso.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bso.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bso " "Info: Found entity 1: lpm_divide_bso" {  } { { "db/lpm_divide_bso.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_divide_bso.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Info: Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/abs_divider_obg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Info: Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_jq9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_jq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_jq9 " "Info: Found entity 1: lpm_abs_jq9" {  } { { "db/lpm_abs_jq9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_jq9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_1s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1s9 " "Info: Found entity 1: lpm_abs_1s9" {  } { { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sync VCC " "Warning (13410): Pin \"sync\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blank VCC " "Warning (13410): Pin \"blank\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex\[22\] GND " "Warning (13410): Pin \"hex\[22\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex\[23\] GND " "Warning (13410): Pin \"hex\[23\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex\[27\] VCC " "Warning (13410): Pin \"hex\[27\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|horizontal_citac\[6\] High " "Critical Warning (18010): Register vga:vgacko\|horizontal_citac\[6\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|horizontal_citac\[5\] High " "Critical Warning (18010): Register vga:vgacko\|horizontal_citac\[5\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|vertikal_citac\[31\] Low " "Critical Warning (18010): Register vga:vgacko\|vertikal_citac\[31\] will power up to Low" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|vertikal_citac\[1\] High " "Critical Warning (18010): Register vga:vgacko\|vertikal_citac\[1\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|vertikal_citac\[0\] Low " "Critical Warning (18010): Register vga:vgacko\|vertikal_citac\[0\] will power up to Low" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[24\] High " "Critical Warning (18010): Register blikatko\[24\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[22\] High " "Critical Warning (18010): Register blikatko\[22\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[21\] High " "Critical Warning (18010): Register blikatko\[21\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[20\] High " "Critical Warning (18010): Register blikatko\[20\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[19\] High " "Critical Warning (18010): Register blikatko\[19\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[18\] High " "Critical Warning (18010): Register blikatko\[18\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[16\] High " "Critical Warning (18010): Register blikatko\[16\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[14\] High " "Critical Warning (18010): Register blikatko\[14\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[13\] High " "Critical Warning (18010): Register blikatko\[13\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[12\] High " "Critical Warning (18010): Register blikatko\[12\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[11\] High " "Critical Warning (18010): Register blikatko\[11\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "blikatko\[6\] High " "Critical Warning (18010): Register blikatko\[6\] will power up to High" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 212 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1023 " "Info: Implemented 1023 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Info: Implemented 91 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "871 " "Info: Implemented 871 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Info: Implemented 40 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 11:46:16 2010 " "Info: Processing ended: Mon Nov 29 11:46:16 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 11:46:18 2010 " "Info: Processing started: Mon Nov 29 11:46:18 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 3092 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 3093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 3094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vgacko\|pixel_clock2 " "Info: Destination node vga:vgacko\|pixel_clock2" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 201 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|pixel_clock2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:vgacko\|h_sync_b  " "Info: Automatically promoted node vga:vgacko\|h_sync_b " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vgacko\|Selector15~0 " "Info: Destination node vga:vgacko\|Selector15~0" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 252 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 1419 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vgacko\|Selector0~0 " "Info: Destination node vga:vgacko\|Selector0~0" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 1904 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vgacko\|stavovy~36 " "Info: Destination node vga:vgacko\|stavovy~36" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 119 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|stavovy~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 1911 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync " "Info: Destination node h_sync" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { h_sync } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync" } } } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|h_sync_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:vgacko\|pixel_clock2  " "Info: Automatically promoted node vga:vgacko\|pixel_clock2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vgacko\|h_sync_b " "Info: Destination node vga:vgacko\|h_sync_b" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|h_sync_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vgacko\|pixel_clock2~0 " "Info: Destination node vga:vgacko\|pixel_clock2~0" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 201 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|pixel_clock2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 2008 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixclk " "Info: Destination node pixclk" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pixclk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixclk" } } } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 201 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|pixel_clock2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2-test/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.221 ns register register " "Info: Estimated most critical path is register to register delay of 5.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vgacko\|znak_v\[2\] 1 REG LAB_X43_Y25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X43_Y25; Fanout = 8; REG Node = 'vga:vgacko\|znak_v\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|znak_v[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.495 ns) 1.056 ns vga:vgacko\|Add0~1 2 COMB LAB_X43_Y25 2 " "Info: 2: + IC(0.561 ns) + CELL(0.495 ns) = 1.056 ns; Loc. = LAB_X43_Y25; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { vga:vgacko|znak_v[2] vga:vgacko|Add0~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.514 ns vga:vgacko\|Add0~2 3 COMB LAB_X43_Y25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.514 ns; Loc. = LAB_X43_Y25; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|Add0~1 vga:vgacko|Add0~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.495 ns) 2.742 ns vga:vgacko\|Add1~7 4 COMB LAB_X44_Y25 2 " "Info: 4: + IC(0.733 ns) + CELL(0.495 ns) = 2.742 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:vgacko\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { vga:vgacko|Add0~2 vga:vgacko|Add1~7 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.200 ns vga:vgacko\|Add1~8 5 COMB LAB_X44_Y25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 3.200 ns; Loc. = LAB_X44_Y25; Fanout = 2; COMB Node = 'vga:vgacko\|Add1~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|Add1~7 vga:vgacko|Add1~8 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 4.427 ns vga:vgacko\|ram_address\[8\]~29 6 COMB LAB_X45_Y25 2 " "Info: 6: + IC(0.710 ns) + CELL(0.517 ns) = 4.427 ns; Loc. = LAB_X45_Y25; Fanout = 2; COMB Node = 'vga:vgacko\|ram_address\[8\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { vga:vgacko|Add1~8 vga:vgacko|ram_address[8]~29 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.507 ns vga:vgacko\|ram_address\[9\]~31 7 COMB LAB_X45_Y25 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.507 ns; Loc. = LAB_X45_Y25; Fanout = 2; COMB Node = 'vga:vgacko\|ram_address\[9\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { vga:vgacko|ram_address[8]~29 vga:vgacko|ram_address[9]~31 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.587 ns vga:vgacko\|ram_address\[10\]~33 8 COMB LAB_X45_Y25 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.587 ns; Loc. = LAB_X45_Y25; Fanout = 2; COMB Node = 'vga:vgacko\|ram_address\[10\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { vga:vgacko|ram_address[9]~31 vga:vgacko|ram_address[10]~33 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.667 ns vga:vgacko\|ram_address\[11\]~35 9 COMB LAB_X45_Y25 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.667 ns; Loc. = LAB_X45_Y25; Fanout = 1; COMB Node = 'vga:vgacko\|ram_address\[11\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { vga:vgacko|ram_address[10]~33 vga:vgacko|ram_address[11]~35 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.125 ns vga:vgacko\|ram_address\[12\]~36 10 COMB LAB_X45_Y25 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.125 ns; Loc. = LAB_X45_Y25; Fanout = 1; COMB Node = 'vga:vgacko\|ram_address\[12\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|ram_address[11]~35 vga:vgacko|ram_address[12]~36 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.221 ns vga:vgacko\|ram_address\[12\] 11 REG LAB_X45_Y25 1 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 5.221 ns; Loc. = LAB_X45_Y25; Fanout = 1; REG Node = 'vga:vgacko\|ram_address\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { vga:vgacko|ram_address[12]~36 vga:vgacko|ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 61.62 % ) " "Info: Total cell delay = 3.217 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.004 ns ( 38.38 % ) " "Info: Total interconnect delay = 2.004 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { vga:vgacko|znak_v[2] vga:vgacko|Add0~1 vga:vgacko|Add0~2 vga:vgacko|Add1~7 vga:vgacko|Add1~8 vga:vgacko|ram_address[8]~29 vga:vgacko|ram_address[9]~31 vga:vgacko|ram_address[10]~33 vga:vgacko|ram_address[11]~35 vga:vgacko|ram_address[12]~36 vga:vgacko|ram_address[12] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "91 " "Warning: Found 91 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_sync 0 " "Info: Pin \"h_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_sync 0 " "Info: Pin \"v_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixclk 0 " "Info: Pin \"pixclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[0\] 0 " "Info: Pin \"signal_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[1\] 0 " "Info: Pin \"signal_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[2\] 0 " "Info: Pin \"signal_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[3\] 0 " "Info: Pin \"signal_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[4\] 0 " "Info: Pin \"signal_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[5\] 0 " "Info: Pin \"signal_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[6\] 0 " "Info: Pin \"signal_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[7\] 0 " "Info: Pin \"signal_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[8\] 0 " "Info: Pin \"signal_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[9\] 0 " "Info: Pin \"signal_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[0\] 0 " "Info: Pin \"signal_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[1\] 0 " "Info: Pin \"signal_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[2\] 0 " "Info: Pin \"signal_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[3\] 0 " "Info: Pin \"signal_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[4\] 0 " "Info: Pin \"signal_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[5\] 0 " "Info: Pin \"signal_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[6\] 0 " "Info: Pin \"signal_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[7\] 0 " "Info: Pin \"signal_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[8\] 0 " "Info: Pin \"signal_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[9\] 0 " "Info: Pin \"signal_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[0\] 0 " "Info: Pin \"signal_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[1\] 0 " "Info: Pin \"signal_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[2\] 0 " "Info: Pin \"signal_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[3\] 0 " "Info: Pin \"signal_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[4\] 0 " "Info: Pin \"signal_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[5\] 0 " "Info: Pin \"signal_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[6\] 0 " "Info: Pin \"signal_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[7\] 0 " "Info: Pin \"signal_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[8\] 0 " "Info: Pin \"signal_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[9\] 0 " "Info: Pin \"signal_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sync 0 " "Info: Pin \"sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Info: Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[0\] 0 " "Info: Pin \"hex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[1\] 0 " "Info: Pin \"hex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[2\] 0 " "Info: Pin \"hex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[3\] 0 " "Info: Pin \"hex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[4\] 0 " "Info: Pin \"hex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[5\] 0 " "Info: Pin \"hex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[6\] 0 " "Info: Pin \"hex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[7\] 0 " "Info: Pin \"hex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[8\] 0 " "Info: Pin \"hex\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[9\] 0 " "Info: Pin \"hex\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[10\] 0 " "Info: Pin \"hex\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[11\] 0 " "Info: Pin \"hex\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[12\] 0 " "Info: Pin \"hex\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[13\] 0 " "Info: Pin \"hex\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[14\] 0 " "Info: Pin \"hex\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[15\] 0 " "Info: Pin \"hex\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[16\] 0 " "Info: Pin \"hex\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[17\] 0 " "Info: Pin \"hex\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[18\] 0 " "Info: Pin \"hex\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[19\] 0 " "Info: Pin \"hex\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[20\] 0 " "Info: Pin \"hex\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[21\] 0 " "Info: Pin \"hex\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[22\] 0 " "Info: Pin \"hex\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[23\] 0 " "Info: Pin \"hex\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[24\] 0 " "Info: Pin \"hex\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[25\] 0 " "Info: Pin \"hex\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[26\] 0 " "Info: Pin \"hex\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[27\] 0 " "Info: Pin \"hex\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[28\] 0 " "Info: Pin \"hex\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[29\] 0 " "Info: Pin \"hex\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[30\] 0 " "Info: Pin \"hex\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[31\] 0 " "Info: Pin \"hex\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[32\] 0 " "Info: Pin \"hex\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[33\] 0 " "Info: Pin \"hex\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[34\] 0 " "Info: Pin \"hex\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[35\] 0 " "Info: Pin \"hex\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[36\] 0 " "Info: Pin \"hex\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[37\] 0 " "Info: Pin \"hex\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[38\] 0 " "Info: Pin \"hex\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[39\] 0 " "Info: Pin \"hex\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[40\] 0 " "Info: Pin \"hex\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[41\] 0 " "Info: Pin \"hex\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[42\] 0 " "Info: Pin \"hex\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[43\] 0 " "Info: Pin \"hex\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[44\] 0 " "Info: Pin \"hex\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[45\] 0 " "Info: Pin \"hex\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[46\] 0 " "Info: Pin \"hex\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[47\] 0 " "Info: Pin \"hex\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[48\] 0 " "Info: Pin \"hex\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[49\] 0 " "Info: Pin \"hex\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[50\] 0 " "Info: Pin \"hex\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[51\] 0 " "Info: Pin \"hex\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[52\] 0 " "Info: Pin \"hex\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[53\] 0 " "Info: Pin \"hex\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[54\] 0 " "Info: Pin \"hex\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[55\] 0 " "Info: Pin \"hex\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 11:47:08 2010 " "Info: Processing ended: Mon Nov 29 11:47:08 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Info: Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Info: Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 11:47:11 2010 " "Info: Processing started: Mon Nov 29 11:47:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 11:47:23 2010 " "Info: Processing ended: Mon Nov 29 11:47:23 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 11:47:25 2010 " "Info: Processing started: Mon Nov 29 11:47:25 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga:vgacko\|h_sync_b " "Info: Detected ripple clock \"vga:vgacko\|h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga:vgacko\|h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga:vgacko\|pixel_clock2 " "Info: Detected ripple clock \"vga:vgacko\|pixel_clock2\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 201 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga:vgacko\|pixel_clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register vga:vgacko\|znak_v\[2\] register vga:vgacko\|ram_address\[12\] 93.1 MHz 10.741 ns Internal " "Info: Clock \"clock\" has Internal fmax of 93.1 MHz between source register \"vga:vgacko\|znak_v\[2\]\" and destination register \"vga:vgacko\|ram_address\[12\]\" (period= 10.741 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.180 ns + Longest register register " "Info: + Longest register to register delay is 5.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vgacko\|znak_v\[2\] 1 REG LCFF_X43_Y25_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N5; Fanout = 8; REG Node = 'vga:vgacko\|znak_v\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|znak_v[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.620 ns) 1.273 ns vga:vgacko\|Add0~1 2 COMB LCCOMB_X43_Y25_N14 2 " "Info: 2: + IC(0.653 ns) + CELL(0.620 ns) = 1.273 ns; Loc. = LCCOMB_X43_Y25_N14; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { vga:vgacko|znak_v[2] vga:vgacko|Add0~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.353 ns vga:vgacko\|Add0~3 3 COMB LCCOMB_X43_Y25_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.353 ns; Loc. = LCCOMB_X43_Y25_N16; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { vga:vgacko|Add0~1 vga:vgacko|Add0~3 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.433 ns vga:vgacko\|Add0~5 4 COMB LCCOMB_X43_Y25_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.433 ns; Loc. = LCCOMB_X43_Y25_N18; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { vga:vgacko|Add0~3 vga:vgacko|Add0~5 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.891 ns vga:vgacko\|Add0~6 5 COMB LCCOMB_X43_Y25_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.891 ns; Loc. = LCCOMB_X43_Y25_N20; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|Add0~5 vga:vgacko|Add0~6 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.517 ns) 2.977 ns vga:vgacko\|Add1~11 6 COMB LCCOMB_X44_Y25_N12 2 " "Info: 6: + IC(0.569 ns) + CELL(0.517 ns) = 2.977 ns; Loc. = LCCOMB_X44_Y25_N12; Fanout = 2; COMB Node = 'vga:vgacko\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { vga:vgacko|Add0~6 vga:vgacko|Add1~11 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.151 ns vga:vgacko\|Add1~13 7 COMB LCCOMB_X44_Y25_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 3.151 ns; Loc. = LCCOMB_X44_Y25_N14; Fanout = 2; COMB Node = 'vga:vgacko\|Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { vga:vgacko|Add1~11 vga:vgacko|Add1~13 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.609 ns vga:vgacko\|Add1~14 8 COMB LCCOMB_X44_Y25_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 3.609 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 2; COMB Node = 'vga:vgacko\|Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|Add1~13 vga:vgacko|Add1~14 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.495 ns) 4.626 ns vga:vgacko\|ram_address\[11\]~35 9 COMB LCCOMB_X45_Y25_N20 1 " "Info: 9: + IC(0.522 ns) + CELL(0.495 ns) = 4.626 ns; Loc. = LCCOMB_X45_Y25_N20; Fanout = 1; COMB Node = 'vga:vgacko\|ram_address\[11\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { vga:vgacko|Add1~14 vga:vgacko|ram_address[11]~35 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.084 ns vga:vgacko\|ram_address\[12\]~36 10 COMB LCCOMB_X45_Y25_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.084 ns; Loc. = LCCOMB_X45_Y25_N22; Fanout = 1; COMB Node = 'vga:vgacko\|ram_address\[12\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|ram_address[11]~35 vga:vgacko|ram_address[12]~36 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.180 ns vga:vgacko\|ram_address\[12\] 11 REG LCFF_X45_Y25_N23 1 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 5.180 ns; Loc. = LCFF_X45_Y25_N23; Fanout = 1; REG Node = 'vga:vgacko\|ram_address\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { vga:vgacko|ram_address[12]~36 vga:vgacko|ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.436 ns ( 66.33 % ) " "Info: Total cell delay = 3.436 ns ( 66.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.744 ns ( 33.67 % ) " "Info: Total interconnect delay = 1.744 ns ( 33.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.180 ns" { vga:vgacko|znak_v[2] vga:vgacko|Add0~1 vga:vgacko|Add0~3 vga:vgacko|Add0~5 vga:vgacko|Add0~6 vga:vgacko|Add1~11 vga:vgacko|Add1~13 vga:vgacko|Add1~14 vga:vgacko|ram_address[11]~35 vga:vgacko|ram_address[12]~36 vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.180 ns" { vga:vgacko|znak_v[2] {} vga:vgacko|Add0~1 {} vga:vgacko|Add0~3 {} vga:vgacko|Add0~5 {} vga:vgacko|Add0~6 {} vga:vgacko|Add1~11 {} vga:vgacko|Add1~13 {} vga:vgacko|Add1~14 {} vga:vgacko|ram_address[11]~35 {} vga:vgacko|ram_address[12]~36 {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.653ns 0.000ns 0.000ns 0.000ns 0.569ns 0.000ns 0.000ns 0.522ns 0.000ns 0.000ns } { 0.000ns 0.620ns 0.080ns 0.080ns 0.458ns 0.517ns 0.174ns 0.458ns 0.495ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.322 ns - Smallest " "Info: - Smallest clock skew is -5.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 1164 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 1164; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.602 ns) 2.902 ns vga:vgacko\|ram_address\[12\] 3 REG LCFF_X45_Y25_N23 1 " "Info: 3: + IC(1.085 ns) + CELL(0.602 ns) = 2.902 ns; Loc. = LCFF_X45_Y25_N23; Fanout = 1; REG Node = 'vga:vgacko\|ram_address\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { clock~clkctrl vga:vgacko|ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.44 % ) " "Info: Total cell delay = 1.638 ns ( 56.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.264 ns ( 43.56 % ) " "Info: Total interconnect delay = 1.264 ns ( 43.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clock clock~clkctrl vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.000ns 0.179ns 1.085ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.224 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.879 ns) 3.177 ns vga:vgacko\|pixel_clock2 2 REG LCFF_X22_Y22_N1 4 " "Info: 2: + IC(1.262 ns) + CELL(0.879 ns) = 3.177 ns; Loc. = LCFF_X22_Y22_N1; Fanout = 4; REG Node = 'vga:vgacko\|pixel_clock2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { clock vga:vgacko|pixel_clock2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.879 ns) 4.398 ns vga:vgacko\|h_sync_b 3 REG LCFF_X22_Y22_N5 5 " "Info: 3: + IC(0.342 ns) + CELL(0.879 ns) = 4.398 ns; Loc. = LCFF_X22_Y22_N5; Fanout = 5; REG Node = 'vga:vgacko\|h_sync_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { vga:vgacko|pixel_clock2 vga:vgacko|h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.000 ns) 6.535 ns vga:vgacko\|h_sync_b~clkctrl 4 COMB CLKCTRL_G0 47 " "Info: 4: + IC(2.137 ns) + CELL(0.000 ns) = 6.535 ns; Loc. = CLKCTRL_G0; Fanout = 47; COMB Node = 'vga:vgacko\|h_sync_b~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.602 ns) 8.224 ns vga:vgacko\|znak_v\[2\] 5 REG LCFF_X43_Y25_N5 8 " "Info: 5: + IC(1.087 ns) + CELL(0.602 ns) = 8.224 ns; Loc. = LCFF_X43_Y25_N5; Fanout = 8; REG Node = 'vga:vgacko\|znak_v\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { vga:vgacko|h_sync_b~clkctrl vga:vgacko|znak_v[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.396 ns ( 41.29 % ) " "Info: Total cell delay = 3.396 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.828 ns ( 58.71 % ) " "Info: Total interconnect delay = 4.828 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { clock vga:vgacko|pixel_clock2 vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl vga:vgacko|znak_v[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { clock {} clock~combout {} vga:vgacko|pixel_clock2 {} vga:vgacko|h_sync_b {} vga:vgacko|h_sync_b~clkctrl {} vga:vgacko|znak_v[2] {} } { 0.000ns 0.000ns 1.262ns 0.342ns 2.137ns 1.087ns } { 0.000ns 1.036ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clock clock~clkctrl vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.000ns 0.179ns 1.085ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { clock vga:vgacko|pixel_clock2 vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl vga:vgacko|znak_v[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { clock {} clock~combout {} vga:vgacko|pixel_clock2 {} vga:vgacko|h_sync_b {} vga:vgacko|h_sync_b~clkctrl {} vga:vgacko|znak_v[2] {} } { 0.000ns 0.000ns 1.262ns 0.342ns 2.137ns 1.087ns } { 0.000ns 1.036ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.180 ns" { vga:vgacko|znak_v[2] vga:vgacko|Add0~1 vga:vgacko|Add0~3 vga:vgacko|Add0~5 vga:vgacko|Add0~6 vga:vgacko|Add1~11 vga:vgacko|Add1~13 vga:vgacko|Add1~14 vga:vgacko|ram_address[11]~35 vga:vgacko|ram_address[12]~36 vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.180 ns" { vga:vgacko|znak_v[2] {} vga:vgacko|Add0~1 {} vga:vgacko|Add0~3 {} vga:vgacko|Add0~5 {} vga:vgacko|Add0~6 {} vga:vgacko|Add1~11 {} vga:vgacko|Add1~13 {} vga:vgacko|Add1~14 {} vga:vgacko|ram_address[11]~35 {} vga:vgacko|ram_address[12]~36 {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.653ns 0.000ns 0.000ns 0.000ns 0.569ns 0.000ns 0.000ns 0.522ns 0.000ns 0.000ns } { 0.000ns 0.620ns 0.080ns 0.080ns 0.458ns 0.517ns 0.174ns 0.458ns 0.495ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clock clock~clkctrl vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.000ns 0.179ns 1.085ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { clock vga:vgacko|pixel_clock2 vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl vga:vgacko|znak_v[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { clock {} clock~combout {} vga:vgacko|pixel_clock2 {} vga:vgacko|h_sync_b {} vga:vgacko|h_sync_b~clkctrl {} vga:vgacko|znak_v[2] {} } { 0.000ns 0.000ns 1.262ns 0.342ns 2.137ns 1.087ns } { 0.000ns 1.036ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg key1 clock 8.465 ns memory " "Info: tsu for memory \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg\" (data pin = \"key1\", clock pin = \"clock\") is 8.465 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.455 ns + Longest pin memory " "Info: + Longest pin to memory delay is 11.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key1 1 PIN PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N23; Fanout = 2; PIN Node = 'key1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.065 ns) + CELL(0.458 ns) 7.387 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode3\|eq_node\[0\] 2 COMB LCCOMB_X43_Y26_N22 16 " "Info: 2: + IC(6.065 ns) + CELL(0.458 ns) = 7.387 ns; Loc. = LCCOMB_X43_Y26_N22; Fanout = 16; COMB Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode3\|eq_node\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.523 ns" { key1 vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] } "NODE_NAME" } } { "db/decode_1oa.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/decode_1oa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.718 ns) + CELL(0.350 ns) 11.455 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg 3 MEM M4K_X13_Y13 0 " "Info: 3: + IC(3.718 ns) + CELL(0.350 ns) = 11.455 ns; Loc. = M4K_X13_Y13; Fanout = 0; MEM Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.068 ns" { vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 570 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 14.60 % ) " "Info: Total cell delay = 1.672 ns ( 14.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.783 ns ( 85.40 % ) " "Info: Total interconnect delay = 9.783 ns ( 85.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.455 ns" { key1 vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.455 ns" { key1 {} key1~combout {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg {} } { 0.000ns 0.000ns 6.065ns 3.718ns } { 0.000ns 0.864ns 0.458ns 0.350ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 570 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.030 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 3.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 1164 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 1164; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.783 ns) 3.030 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg 3 MEM M4K_X13_Y13 0 " "Info: 3: + IC(1.032 ns) + CELL(0.783 ns) = 3.030 ns; Loc. = M4K_X13_Y13; Fanout = 0; MEM Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 570 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.819 ns ( 60.03 % ) " "Info: Total cell delay = 1.819 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 39.97 % ) " "Info: Total interconnect delay = 1.211 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { clock clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg {} } { 0.000ns 0.000ns 0.179ns 1.032ns } { 0.000ns 1.036ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.455 ns" { key1 vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.455 ns" { key1 {} key1~combout {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg {} } { 0.000ns 0.000ns 6.065ns 3.718ns } { 0.000ns 0.864ns 0.458ns 0.350ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { clock clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg {} } { 0.000ns 0.000ns 0.179ns 1.032ns } { 0.000ns 1.036ns 0.000ns 0.783ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_r\[0\] ramadr\[11\] 76.843 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_r\[0\]\" through register \"ramadr\[11\]\" is 76.843 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.894 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 1164 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 1164; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.602 ns) 2.894 ns ramadr\[11\] 3 REG LCFF_X43_Y26_N11 48 " "Info: 3: + IC(1.077 ns) + CELL(0.602 ns) = 2.894 ns; Loc. = LCFF_X43_Y26_N11; Fanout = 48; REG Node = 'ramadr\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { clock~clkctrl ramadr[11] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.60 % ) " "Info: Total cell delay = 1.638 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.256 ns ( 43.40 % ) " "Info: Total interconnect delay = 1.256 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock clock~clkctrl ramadr[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[11] {} } { 0.000ns 0.000ns 0.179ns 1.077ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "73.672 ns + Longest register pin " "Info: + Longest register to pin delay is 73.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ramadr\[11\] 1 REG LCFF_X43_Y26_N11 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N11; Fanout = 48; REG Node = 'ramadr\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramadr[11] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.517 ns) 2.655 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_6_result_int\[5\]~3 2 COMB LCCOMB_X30_Y24_N18 2 " "Info: 2: + IC(2.138 ns) + CELL(0.517 ns) = 2.655 ns; Loc. = LCCOMB_X30_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_6_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { ramadr[11] lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.113 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_6_result_int\[6\]~4 3 COMB LCCOMB_X30_Y24_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 3.113 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_6_result_int\[6\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.322 ns) 4.225 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[84\]~145 4 COMB LCCOMB_X29_Y24_N28 2 " "Info: 4: + IC(0.790 ns) + CELL(0.322 ns) = 4.225 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[84\]~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.517 ns) 5.542 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_7_result_int\[7\]~7 5 COMB LCCOMB_X30_Y24_N8 1 " "Info: 5: + IC(0.800 ns) + CELL(0.517 ns) = 5.542 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_7_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.000 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_7_result_int\[8\]~8 6 COMB LCCOMB_X30_Y24_N10 21 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 6.000 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 21; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_7_result_int\[8\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.545 ns) 7.472 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[94\]~157 7 COMB LCCOMB_X33_Y24_N0 2 " "Info: 7: + IC(0.927 ns) + CELL(0.545 ns) = 7.472 ns; Loc. = LCCOMB_X33_Y24_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[94\]~157'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.495 ns) 8.563 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[4\]~1 8 COMB LCCOMB_X32_Y24_N16 2 " "Info: 8: + IC(0.596 ns) + CELL(0.495 ns) = 8.563 ns; Loc. = LCCOMB_X32_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[4\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.643 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[5\]~3 9 COMB LCCOMB_X32_Y24_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.643 ns; Loc. = LCCOMB_X32_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.723 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[6\]~5 10 COMB LCCOMB_X32_Y24_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.723 ns; Loc. = LCCOMB_X32_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.803 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[7\]~7 11 COMB LCCOMB_X32_Y24_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.803 ns; Loc. = LCCOMB_X32_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.883 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[8\]~9 12 COMB LCCOMB_X32_Y24_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.883 ns; Loc. = LCCOMB_X32_Y24_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.341 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[9\]~10 13 COMB LCCOMB_X32_Y24_N26 25 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 9.341 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 25; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.322 ns) 10.555 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[108\]~163 14 COMB LCCOMB_X36_Y24_N18 2 " "Info: 14: + IC(0.892 ns) + CELL(0.322 ns) = 10.555 ns; Loc. = LCCOMB_X36_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[108\]~163'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.517 ns) 11.882 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[5\]~3 15 COMB LCCOMB_X35_Y24_N10 2 " "Info: 15: + IC(0.810 ns) + CELL(0.517 ns) = 11.882 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.962 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[6\]~5 16 COMB LCCOMB_X35_Y24_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 11.962 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 12.136 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[7\]~7 17 COMB LCCOMB_X35_Y24_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.174 ns) = 12.136 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.216 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[8\]~9 18 COMB LCCOMB_X35_Y24_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 12.216 ns; Loc. = LCCOMB_X35_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.296 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[9\]~11 19 COMB LCCOMB_X35_Y24_N18 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 12.296 ns; Loc. = LCCOMB_X35_Y24_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[9\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.754 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[10\]~12 20 COMB LCCOMB_X35_Y24_N20 28 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 12.754 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 28; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[10\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.427 ns) 14.047 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[121\]~172 21 COMB LCCOMB_X36_Y24_N28 2 " "Info: 21: + IC(0.866 ns) + CELL(0.427 ns) = 14.047 ns; Loc. = LCCOMB_X36_Y24_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[121\]~172'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.495 ns) 15.338 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[5\]~3 22 COMB LCCOMB_X34_Y24_N4 2 " "Info: 22: + IC(0.796 ns) + CELL(0.495 ns) = 15.338 ns; Loc. = LCCOMB_X34_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.418 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[6\]~5 23 COMB LCCOMB_X34_Y24_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 15.418 ns; Loc. = LCCOMB_X34_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.498 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[7\]~7 24 COMB LCCOMB_X34_Y24_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 15.498 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.578 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[8\]~9 25 COMB LCCOMB_X34_Y24_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 15.578 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.658 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[9\]~11 26 COMB LCCOMB_X34_Y24_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 15.658 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[9\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 15.832 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[10\]~13 27 COMB LCCOMB_X34_Y24_N14 1 " "Info: 27: + IC(0.000 ns) + CELL(0.174 ns) = 15.832 ns; Loc. = LCCOMB_X34_Y24_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[10\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.290 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[11\]~14 28 COMB LCCOMB_X34_Y24_N16 31 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 16.290 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 31; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[11\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.461 ns) 17.297 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[133\]~238 29 COMB LCCOMB_X35_Y24_N28 3 " "Info: 29: + IC(0.546 ns) + CELL(0.461 ns) = 17.297 ns; Loc. = LCCOMB_X35_Y24_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[133\]~238'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.517 ns) 19.386 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[4\]~1 30 COMB LCCOMB_X34_Y25_N6 2 " "Info: 30: + IC(1.572 ns) + CELL(0.517 ns) = 19.386 ns; Loc. = LCCOMB_X34_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[4\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.466 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[5\]~3 31 COMB LCCOMB_X34_Y25_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 19.466 ns; Loc. = LCCOMB_X34_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.546 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[6\]~5 32 COMB LCCOMB_X34_Y25_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 19.546 ns; Loc. = LCCOMB_X34_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.626 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[7\]~7 33 COMB LCCOMB_X34_Y25_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 19.626 ns; Loc. = LCCOMB_X34_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 19.800 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[8\]~9 34 COMB LCCOMB_X34_Y25_N14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.174 ns) = 19.800 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.880 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[9\]~11 35 COMB LCCOMB_X34_Y25_N16 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 19.880 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[9\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.960 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[10\]~13 36 COMB LCCOMB_X34_Y25_N18 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 19.960 ns; Loc. = LCCOMB_X34_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[10\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.040 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[11\]~15 37 COMB LCCOMB_X34_Y25_N20 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.040 ns; Loc. = LCCOMB_X34_Y25_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[11\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.498 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[12\]~16 38 COMB LCCOMB_X34_Y25_N22 22 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 20.498 ns; Loc. = LCCOMB_X34_Y25_N22; Fanout = 22; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[12\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.521 ns) 21.365 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[147\]~191 39 COMB LCCOMB_X34_Y25_N2 3 " "Info: 39: + IC(0.346 ns) + CELL(0.521 ns) = 21.365 ns; Loc. = LCCOMB_X34_Y25_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[147\]~191'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.517 ns) 23.509 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[5\]~3 40 COMB LCCOMB_X32_Y25_N6 2 " "Info: 40: + IC(1.627 ns) + CELL(0.517 ns) = 23.509 ns; Loc. = LCCOMB_X32_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.589 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[6\]~5 41 COMB LCCOMB_X32_Y25_N8 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 23.589 ns; Loc. = LCCOMB_X32_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.669 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[7\]~7 42 COMB LCCOMB_X32_Y25_N10 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 23.669 ns; Loc. = LCCOMB_X32_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.749 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[8\]~9 43 COMB LCCOMB_X32_Y25_N12 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 23.749 ns; Loc. = LCCOMB_X32_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 23.923 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[9\]~11 44 COMB LCCOMB_X32_Y25_N14 2 " "Info: 44: + IC(0.000 ns) + CELL(0.174 ns) = 23.923 ns; Loc. = LCCOMB_X32_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[9\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.003 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[10\]~13 45 COMB LCCOMB_X32_Y25_N16 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 24.003 ns; Loc. = LCCOMB_X32_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[10\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.083 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[11\]~15 46 COMB LCCOMB_X32_Y25_N18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 24.083 ns; Loc. = LCCOMB_X32_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[11\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.163 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[12\]~17 47 COMB LCCOMB_X32_Y25_N20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 24.163 ns; Loc. = LCCOMB_X32_Y25_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[12\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 24.621 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[13\]~18 48 COMB LCCOMB_X32_Y25_N22 11 " "Info: 48: + IC(0.000 ns) + CELL(0.458 ns) = 24.621 ns; Loc. = LCCOMB_X32_Y25_N22; Fanout = 11; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[13\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.521 ns) 25.713 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[158\]~214 49 COMB LCCOMB_X33_Y25_N18 3 " "Info: 49: + IC(0.571 ns) + CELL(0.521 ns) = 25.713 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[158\]~214'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~214 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.517 ns) 27.586 ns Add0~1 50 COMB LCCOMB_X33_Y26_N4 2 " "Info: 50: + IC(1.356 ns) + CELL(0.517 ns) = 27.586 ns; Loc. = LCCOMB_X33_Y26_N4; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~214 Add0~1 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.666 ns Add0~3 51 COMB LCCOMB_X33_Y26_N6 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 27.666 ns; Loc. = LCCOMB_X33_Y26_N6; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.746 ns Add0~5 52 COMB LCCOMB_X33_Y26_N8 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 27.746 ns; Loc. = LCCOMB_X33_Y26_N8; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.826 ns Add0~7 53 COMB LCCOMB_X33_Y26_N10 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 27.826 ns; Loc. = LCCOMB_X33_Y26_N10; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.906 ns Add0~9 54 COMB LCCOMB_X33_Y26_N12 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 27.906 ns; Loc. = LCCOMB_X33_Y26_N12; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 28.080 ns Add0~11 55 COMB LCCOMB_X33_Y26_N14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.174 ns) = 28.080 ns; Loc. = LCCOMB_X33_Y26_N14; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.160 ns Add0~13 56 COMB LCCOMB_X33_Y26_N16 2 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 28.160 ns; Loc. = LCCOMB_X33_Y26_N16; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.240 ns Add0~15 57 COMB LCCOMB_X33_Y26_N18 2 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 28.240 ns; Loc. = LCCOMB_X33_Y26_N18; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.320 ns Add0~17 58 COMB LCCOMB_X33_Y26_N20 2 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 28.320 ns; Loc. = LCCOMB_X33_Y26_N20; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.400 ns Add0~19 59 COMB LCCOMB_X33_Y26_N22 2 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 28.400 ns; Loc. = LCCOMB_X33_Y26_N22; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.480 ns Add0~21 60 COMB LCCOMB_X33_Y26_N24 1 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 28.480 ns; Loc. = LCCOMB_X33_Y26_N24; Fanout = 1; COMB Node = 'Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 28.938 ns Add0~22 61 COMB LCCOMB_X33_Y26_N26 29 " "Info: 61: + IC(0.000 ns) + CELL(0.458 ns) = 28.938 ns; Loc. = LCCOMB_X33_Y26_N26; Fanout = 29; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~21 Add0~22 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.517 ns) 30.344 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~3 62 COMB LCCOMB_X34_Y26_N4 1 " "Info: 62: + IC(0.889 ns) + CELL(0.517 ns) = 30.344 ns; Loc. = LCCOMB_X34_Y26_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { Add0~22 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.424 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~5 63 COMB LCCOMB_X34_Y26_N6 2 " "Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 30.424 ns; Loc. = LCCOMB_X34_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.504 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~7 64 COMB LCCOMB_X34_Y26_N8 2 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 30.504 ns; Loc. = LCCOMB_X34_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.584 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~9 65 COMB LCCOMB_X34_Y26_N10 2 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 30.584 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.664 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~11 66 COMB LCCOMB_X34_Y26_N12 2 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 30.664 ns; Loc. = LCCOMB_X34_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 30.838 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~13 67 COMB LCCOMB_X34_Y26_N14 2 " "Info: 67: + IC(0.000 ns) + CELL(0.174 ns) = 30.838 ns; Loc. = LCCOMB_X34_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.918 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~15 68 COMB LCCOMB_X34_Y26_N16 2 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 30.918 ns; Loc. = LCCOMB_X34_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.998 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~17 69 COMB LCCOMB_X34_Y26_N18 2 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 30.998 ns; Loc. = LCCOMB_X34_Y26_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 31.078 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~19 70 COMB LCCOMB_X34_Y26_N20 2 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 31.078 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 31.536 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~20 71 COMB LCCOMB_X34_Y26_N22 4 " "Info: 71: + IC(0.000 ns) + CELL(0.458 ns) = 31.536 ns; Loc. = LCCOMB_X34_Y26_N22; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.517 ns) 32.937 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[4\]~1 72 COMB LCCOMB_X34_Y27_N10 2 " "Info: 72: + IC(0.884 ns) + CELL(0.517 ns) = 32.937 ns; Loc. = LCCOMB_X34_Y27_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[4\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.017 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[5\]~3 73 COMB LCCOMB_X34_Y27_N12 2 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 33.017 ns; Loc. = LCCOMB_X34_Y27_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 33.191 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[6\]~5 74 COMB LCCOMB_X34_Y27_N14 2 " "Info: 74: + IC(0.000 ns) + CELL(0.174 ns) = 33.191 ns; Loc. = LCCOMB_X34_Y27_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.271 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[7\]~7 75 COMB LCCOMB_X34_Y27_N16 1 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 33.271 ns; Loc. = LCCOMB_X34_Y27_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 33.729 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[8\]~8 76 COMB LCCOMB_X34_Y27_N18 19 " "Info: 76: + IC(0.000 ns) + CELL(0.458 ns) = 33.729 ns; Loc. = LCCOMB_X34_Y27_N18; Fanout = 19; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[8\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.545 ns) 35.108 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[66\]~141 77 COMB LCCOMB_X37_Y27_N0 2 " "Info: 77: + IC(0.834 ns) + CELL(0.545 ns) = 35.108 ns; Loc. = LCCOMB_X37_Y27_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[66\]~141'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.495 ns) 36.403 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[4\]~1 78 COMB LCCOMB_X35_Y27_N10 2 " "Info: 78: + IC(0.800 ns) + CELL(0.495 ns) = 36.403 ns; Loc. = LCCOMB_X35_Y27_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[4\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.483 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[5\]~3 79 COMB LCCOMB_X35_Y27_N12 2 " "Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 36.483 ns; Loc. = LCCOMB_X35_Y27_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 36.657 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[6\]~5 80 COMB LCCOMB_X35_Y27_N14 2 " "Info: 80: + IC(0.000 ns) + CELL(0.174 ns) = 36.657 ns; Loc. = LCCOMB_X35_Y27_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.737 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[7\]~7 81 COMB LCCOMB_X35_Y27_N16 1 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 36.737 ns; Loc. = LCCOMB_X35_Y27_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.817 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[8\]~9 82 COMB LCCOMB_X35_Y27_N18 1 " "Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 36.817 ns; Loc. = LCCOMB_X35_Y27_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 37.275 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[9\]~10 83 COMB LCCOMB_X35_Y27_N20 23 " "Info: 83: + IC(0.000 ns) + CELL(0.458 ns) = 37.275 ns; Loc. = LCCOMB_X35_Y27_N20; Fanout = 23; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.178 ns) 38.959 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[79\]~213 84 COMB LCCOMB_X40_Y25_N30 1 " "Info: 84: + IC(1.506 ns) + CELL(0.178 ns) = 38.959 ns; Loc. = LCCOMB_X40_Y25_N30; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[79\]~213'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.517 ns) 40.665 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_9_result_int\[8\]~9 85 COMB LCCOMB_X37_Y27_N16 1 " "Info: 85: + IC(1.189 ns) + CELL(0.517 ns) = 40.665 ns; Loc. = LCCOMB_X37_Y27_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_9_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 41.123 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_9_result_int\[9\]~10 86 COMB LCCOMB_X37_Y27_N18 24 " "Info: 86: + IC(0.000 ns) + CELL(0.458 ns) = 41.123 ns; Loc. = LCCOMB_X37_Y27_N18; Fanout = 24; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_9_result_int\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.177 ns) 42.288 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[85\]~153 87 COMB LCCOMB_X37_Y25_N22 2 " "Info: 87: + IC(0.988 ns) + CELL(0.177 ns) = 42.288 ns; Loc. = LCCOMB_X37_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[85\]~153'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.596 ns) 43.793 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[5\]~3 88 COMB LCCOMB_X36_Y27_N14 2 " "Info: 88: + IC(0.909 ns) + CELL(0.596 ns) = 43.793 ns; Loc. = LCCOMB_X36_Y27_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.873 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[6\]~5 89 COMB LCCOMB_X36_Y27_N16 2 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 43.873 ns; Loc. = LCCOMB_X36_Y27_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.953 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[7\]~7 90 COMB LCCOMB_X36_Y27_N18 1 " "Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 43.953 ns; Loc. = LCCOMB_X36_Y27_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 44.033 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[8\]~9 91 COMB LCCOMB_X36_Y27_N20 1 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 44.033 ns; Loc. = LCCOMB_X36_Y27_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 44.491 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[9\]~10 92 COMB LCCOMB_X36_Y27_N22 24 " "Info: 92: + IC(0.000 ns) + CELL(0.458 ns) = 44.491 ns; Loc. = LCCOMB_X36_Y27_N22; Fanout = 24; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.322 ns) 45.742 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[95\]~224 93 COMB LCCOMB_X37_Y25_N6 3 " "Info: 93: + IC(0.929 ns) + CELL(0.322 ns) = 45.742 ns; Loc. = LCCOMB_X37_Y25_N6; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[95\]~224'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.517 ns) 47.745 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[6\]~5 94 COMB LCCOMB_X35_Y26_N10 2 " "Info: 94: + IC(1.486 ns) + CELL(0.517 ns) = 47.745 ns; Loc. = LCCOMB_X35_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.825 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[7\]~7 95 COMB LCCOMB_X35_Y26_N12 1 " "Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 47.825 ns; Loc. = LCCOMB_X35_Y26_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 47.999 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[8\]~9 96 COMB LCCOMB_X35_Y26_N14 1 " "Info: 96: + IC(0.000 ns) + CELL(0.174 ns) = 47.999 ns; Loc. = LCCOMB_X35_Y26_N14; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 48.457 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[9\]~10 97 COMB LCCOMB_X35_Y26_N16 22 " "Info: 97: + IC(0.000 ns) + CELL(0.458 ns) = 48.457 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 22; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.521 ns) 49.818 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[102\]~201 98 COMB LCCOMB_X37_Y25_N14 3 " "Info: 98: + IC(0.840 ns) + CELL(0.521 ns) = 49.818 ns; Loc. = LCCOMB_X37_Y25_N14; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[102\]~201'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.495 ns) 51.195 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[4\]~1 99 COMB LCCOMB_X37_Y26_N0 2 " "Info: 99: + IC(0.882 ns) + CELL(0.495 ns) = 51.195 ns; Loc. = LCCOMB_X37_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[4\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.275 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[5\]~3 100 COMB LCCOMB_X37_Y26_N2 2 " "Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 51.275 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.355 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[6\]~5 101 COMB LCCOMB_X37_Y26_N4 2 " "Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 51.355 ns; Loc. = LCCOMB_X37_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.435 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[7\]~7 102 COMB LCCOMB_X37_Y26_N6 1 " "Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 51.435 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.515 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[8\]~9 103 COMB LCCOMB_X37_Y26_N8 1 " "Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 51.515 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 51.973 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[9\]~10 104 COMB LCCOMB_X37_Y26_N10 19 " "Info: 104: + IC(0.000 ns) + CELL(0.458 ns) = 51.973 ns; Loc. = LCCOMB_X37_Y26_N10; Fanout = 19; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.455 ns) 53.024 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[111\]~207 105 COMB LCCOMB_X38_Y26_N28 3 " "Info: 105: + IC(0.596 ns) + CELL(0.455 ns) = 53.024 ns; Loc. = LCCOMB_X38_Y26_N28; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[111\]~207'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.517 ns) 54.087 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[4\]~1 106 COMB LCCOMB_X38_Y26_N4 2 " "Info: 106: + IC(0.546 ns) + CELL(0.517 ns) = 54.087 ns; Loc. = LCCOMB_X38_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[4\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.167 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[5\]~3 107 COMB LCCOMB_X38_Y26_N6 2 " "Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 54.167 ns; Loc. = LCCOMB_X38_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.247 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[6\]~5 108 COMB LCCOMB_X38_Y26_N8 2 " "Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 54.247 ns; Loc. = LCCOMB_X38_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.327 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[7\]~7 109 COMB LCCOMB_X38_Y26_N10 1 " "Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 54.327 ns; Loc. = LCCOMB_X38_Y26_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.407 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[8\]~9 110 COMB LCCOMB_X38_Y26_N12 1 " "Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 54.407 ns; Loc. = LCCOMB_X38_Y26_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 54.865 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[9\]~10 111 COMB LCCOMB_X38_Y26_N14 13 " "Info: 111: + IC(0.000 ns) + CELL(0.458 ns) = 54.865 ns; Loc. = LCCOMB_X38_Y26_N14; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.521 ns) 55.905 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[122\]~210 112 COMB LCCOMB_X37_Y26_N22 1 " "Info: 112: + IC(0.519 ns) + CELL(0.521 ns) = 55.905 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[122\]~210'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.517 ns) 57.254 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[6\]~5 113 COMB LCCOMB_X40_Y26_N6 1 " "Info: 113: + IC(0.832 ns) + CELL(0.517 ns) = 57.254 ns; Loc. = LCCOMB_X40_Y26_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[6\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 57.334 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[7\]~7 114 COMB LCCOMB_X40_Y26_N8 1 " "Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 57.334 ns; Loc. = LCCOMB_X40_Y26_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 57.414 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[8\]~9 115 COMB LCCOMB_X40_Y26_N10 1 " "Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 57.414 ns; Loc. = LCCOMB_X40_Y26_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 57.872 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[9\]~10 116 COMB LCCOMB_X40_Y26_N12 3 " "Info: 116: + IC(0.000 ns) + CELL(0.458 ns) = 57.872 ns; Loc. = LCCOMB_X40_Y26_N12; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.495 ns) 59.226 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~1 117 COMB LCCOMB_X40_Y25_N2 2 " "Info: 117: + IC(0.859 ns) + CELL(0.495 ns) = 59.226 ns; Loc. = LCCOMB_X40_Y25_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.306 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~3 118 COMB LCCOMB_X40_Y25_N4 2 " "Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 59.306 ns; Loc. = LCCOMB_X40_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.386 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~5 119 COMB LCCOMB_X40_Y25_N6 2 " "Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 59.386 ns; Loc. = LCCOMB_X40_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.466 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~7 120 COMB LCCOMB_X40_Y25_N8 2 " "Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 59.466 ns; Loc. = LCCOMB_X40_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.546 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~9 121 COMB LCCOMB_X40_Y25_N10 2 " "Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 59.546 ns; Loc. = LCCOMB_X40_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.626 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~11 122 COMB LCCOMB_X40_Y25_N12 2 " "Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 59.626 ns; Loc. = LCCOMB_X40_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 59.800 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~13 123 COMB LCCOMB_X40_Y25_N14 2 " "Info: 123: + IC(0.000 ns) + CELL(0.174 ns) = 59.800 ns; Loc. = LCCOMB_X40_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.880 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~15 124 COMB LCCOMB_X40_Y25_N16 2 " "Info: 124: + IC(0.000 ns) + CELL(0.080 ns) = 59.880 ns; Loc. = LCCOMB_X40_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.960 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~17 125 COMB LCCOMB_X40_Y25_N18 2 " "Info: 125: + IC(0.000 ns) + CELL(0.080 ns) = 59.960 ns; Loc. = LCCOMB_X40_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 60.040 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~19 126 COMB LCCOMB_X40_Y25_N20 1 " "Info: 126: + IC(0.000 ns) + CELL(0.080 ns) = 60.040 ns; Loc. = LCCOMB_X40_Y25_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 60.498 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~20 127 COMB LCCOMB_X40_Y25_N22 1 " "Info: 127: + IC(0.000 ns) + CELL(0.458 ns) = 60.498 ns; Loc. = LCCOMB_X40_Y25_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.541 ns) 62.135 ns signal_r~15 128 COMB LCCOMB_X45_Y25_N26 1 " "Info: 128: + IC(1.096 ns) + CELL(0.541 ns) = 62.135 ns; Loc. = LCCOMB_X45_Y25_N26; Fanout = 1; COMB Node = 'signal_r~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 signal_r~15 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.322 ns) 63.000 ns signal_r~17 129 COMB LCCOMB_X44_Y25_N26 1 " "Info: 129: + IC(0.543 ns) + CELL(0.322 ns) = 63.000 ns; Loc. = LCCOMB_X44_Y25_N26; Fanout = 1; COMB Node = 'signal_r~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { signal_r~15 signal_r~17 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 63.789 ns signal_r~20 130 COMB LCCOMB_X44_Y25_N22 1 " "Info: 130: + IC(0.298 ns) + CELL(0.491 ns) = 63.789 ns; Loc. = LCCOMB_X44_Y25_N22; Fanout = 1; COMB Node = 'signal_r~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { signal_r~17 signal_r~20 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.178 ns) 65.761 ns signal_r~34 131 COMB LCCOMB_X33_Y26_N28 1 " "Info: 131: + IC(1.794 ns) + CELL(0.178 ns) = 65.761 ns; Loc. = LCCOMB_X33_Y26_N28; Fanout = 1; COMB Node = 'signal_r~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { signal_r~20 signal_r~34 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 66.223 ns signal_r~35 132 COMB LCCOMB_X33_Y26_N30 9 " "Info: 132: + IC(0.284 ns) + CELL(0.178 ns) = 66.223 ns; Loc. = LCCOMB_X33_Y26_N30; Fanout = 9; COMB Node = 'signal_r~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { signal_r~34 signal_r~35 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.178 ns) 68.222 ns signal_r~31 133 COMB LCCOMB_X23_Y22_N14 4 " "Info: 133: + IC(1.821 ns) + CELL(0.178 ns) = 68.222 ns; Loc. = LCCOMB_X23_Y22_N14; Fanout = 4; COMB Node = 'signal_r~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { signal_r~35 signal_r~31 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(3.016 ns) 73.672 ns signal_r\[0\] 134 PIN PIN_C8 0 " "Info: 134: + IC(2.434 ns) + CELL(3.016 ns) = 73.672 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'signal_r\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.450 ns" { signal_r~31 signal_r[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "35.281 ns ( 47.89 % ) " "Info: Total cell delay = 35.281 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "38.391 ns ( 52.11 % ) " "Info: Total interconnect delay = 38.391 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "73.672 ns" { ramadr[11] lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~214 Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~22 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 signal_r~15 signal_r~17 signal_r~20 signal_r~34 signal_r~35 signal_r~31 signal_r[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "73.672 ns" { ramadr[11] {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~214 {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~22 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 {} signal_r~15 {} signal_r~17 {} signal_r~20 {} signal_r~34 {} signal_r~35 {} signal_r~31 {} signal_r[0] {} } { 0.000ns 2.138ns 0.000ns 0.790ns 0.800ns 0.000ns 0.927ns 0.596ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.892ns 0.810ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.866ns 0.796ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.546ns 1.572ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.346ns 1.627ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.571ns 1.356ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.884ns 0.000ns 0.000ns 0.000ns 0.000ns 0.834ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.506ns 1.189ns 0.000ns 0.988ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.929ns 1.486ns 0.000ns 0.000ns 0.000ns 0.840ns 0.882ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.596ns 0.546ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.519ns 0.832ns 0.000ns 0.000ns 0.000ns 0.859ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.096ns 0.543ns 0.298ns 1.794ns 0.284ns 1.821ns 2.434ns } { 0.000ns 0.517ns 0.458ns 0.322ns 0.517ns 0.458ns 0.545ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.427ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.461ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.458ns 0.177ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.174ns 0.458ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.541ns 0.322ns 0.491ns 0.178ns 0.178ns 0.178ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock clock~clkctrl ramadr[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[11] {} } { 0.000ns 0.000ns 0.179ns 1.077ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "73.672 ns" { ramadr[11] lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~214 Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~22 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 signal_r~15 signal_r~17 signal_r~20 signal_r~34 signal_r~35 signal_r~31 signal_r[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "73.672 ns" { ramadr[11] {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~214 {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~22 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 {} signal_r~15 {} signal_r~17 {} signal_r~20 {} signal_r~34 {} signal_r~35 {} signal_r~31 {} signal_r[0] {} } { 0.000ns 2.138ns 0.000ns 0.790ns 0.800ns 0.000ns 0.927ns 0.596ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.892ns 0.810ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.866ns 0.796ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.546ns 1.572ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.346ns 1.627ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.571ns 1.356ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.884ns 0.000ns 0.000ns 0.000ns 0.000ns 0.834ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.506ns 1.189ns 0.000ns 0.988ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.929ns 1.486ns 0.000ns 0.000ns 0.000ns 0.840ns 0.882ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.596ns 0.546ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.519ns 0.832ns 0.000ns 0.000ns 0.000ns 0.859ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.096ns 0.543ns 0.298ns 1.794ns 0.284ns 1.821ns 2.434ns } { 0.000ns 0.517ns 0.458ns 0.322ns 0.517ns 0.458ns 0.545ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.427ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.461ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.458ns 0.177ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.174ns 0.458ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.541ns 0.322ns 0.491ns 0.178ns 0.178ns 0.178ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[14\] hex\[55\] 11.076 ns Longest " "Info: Longest tpd from source pin \"sw\[14\]\" to destination pin \"hex\[55\]\" is 11.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sw\[14\] 1 PIN PIN_U3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U3; Fanout = 9; PIN Node = 'sw\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[14] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.947 ns) + CELL(0.545 ns) 7.356 ns Mux42~0 2 COMB LCCOMB_X1_Y24_N28 1 " "Info: 2: + IC(5.947 ns) + CELL(0.545 ns) = 7.356 ns; Loc. = LCCOMB_X1_Y24_N28; Fanout = 1; COMB Node = 'Mux42~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { sw[14] Mux42~0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(2.860 ns) 11.076 ns hex\[55\] 3 PIN PIN_N9 0 " "Info: 3: + IC(0.860 ns) + CELL(2.860 ns) = 11.076 ns; Loc. = PIN_N9; Fanout = 0; PIN Node = 'hex\[55\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { Mux42~0 hex[55] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.269 ns ( 38.54 % ) " "Info: Total cell delay = 4.269 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.807 ns ( 61.46 % ) " "Info: Total interconnect delay = 6.807 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.076 ns" { sw[14] Mux42~0 hex[55] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.076 ns" { sw[14] {} sw[14]~combout {} Mux42~0 {} hex[55] {} } { 0.000ns 0.000ns 5.947ns 0.860ns } { 0.000ns 0.864ns 0.545ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0 sw\[1\] clock 0.782 ns memory " "Info: th for memory \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0\" (data pin = \"sw\[1\]\", clock pin = \"clock\") is 0.782 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.014 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 3.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 1164 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 1164; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.765 ns) 3.014 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0 3 MEM M4K_X52_Y19 1 " "Info: 3: + IC(1.034 ns) + CELL(0.765 ns) = 3.014 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 681 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 59.75 % ) " "Info: Total cell delay = 1.801 ns ( 59.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 40.25 % ) " "Info: Total interconnect delay = 1.213 ns ( 40.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { clock clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.014 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.034ns } { 0.000ns 1.036ns 0.000ns 0.765ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 681 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.482 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns sw\[1\] 1 PIN PIN_N26 9 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N26; Fanout = 9; PIN Node = 'sw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.118 ns) 2.482 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0 2 MEM M4K_X52_Y19 1 " "Info: 2: + IC(1.328 ns) + CELL(0.118 ns) = 2.482 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { sw[1] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 681 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.154 ns ( 46.49 % ) " "Info: Total cell delay = 1.154 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 53.51 % ) " "Info: Total interconnect delay = 1.328 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { sw[1] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { sw[1] {} sw[1]~combout {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 1.036ns 0.118ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { clock clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.014 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.034ns } { 0.000ns 1.036ns 0.000ns 0.765ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { sw[1] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { sw[1] {} sw[1]~combout {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 1.036ns 0.118ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 11:47:30 2010 " "Info: Processing ended: Mon Nov 29 11:47:30 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Info: Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
