$date
	Thu Sep 03 17:06:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! Y [2:0] $end
$var reg 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module cont1 $end
$var wire 1 " A $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 3 % sal [2:0] $end
$var wire 3 & S [2:0] $end
$scope module FD1 $end
$var wire 3 ' D [2:0] $end
$var wire 1 $ areset $end
$var wire 1 # clk $end
$var reg 3 ( Y [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b1 &
b0 %
1$
0#
1"
b0 !
$end
#5
0$
#10
b11 &
b11 '
b1 !
b1 %
b1 (
1#
#20
0#
#30
b10 &
b10 '
b11 !
b11 %
b11 (
1#
#40
0#
#50
b110 &
b110 '
b10 !
b10 %
b10 (
1#
#55
b11 &
b11 '
0"
#60
0#
#70
b1 &
b1 '
b11 !
b11 %
b11 (
1#
#80
0#
#90
b0 &
b0 '
b1 !
b1 %
b1 (
1#
#100
0#
#105
b11 &
b11 '
1"
#110
b10 &
b10 '
b11 !
b11 %
b11 (
1#
#120
0#
#130
b110 &
b110 '
b10 !
b10 %
b10 (
1#
#140
0#
#150
b111 &
b111 '
b110 !
b110 %
b110 (
1#
#160
0#
#170
b101 &
b101 '
b111 !
b111 %
b111 (
1#
#180
0#
#190
b100 &
b100 '
b101 !
b101 %
b101 (
1#
#200
0#
#205
b111 &
b111 '
0"
#210
b110 &
b110 '
b111 !
b111 %
b111 (
1#
#220
0#
#230
b10 &
b10 '
b110 !
b110 %
b110 (
1#
#240
0#
#250
b11 &
b11 '
b10 !
b10 %
b10 (
1#
#260
0#
#270
b1 &
b1 '
b11 !
b11 %
b11 (
1#
#280
0#
#290
b0 &
b0 '
b1 !
b1 %
b1 (
1#
#300
0#
#310
b100 &
b100 '
b0 !
b0 %
b0 (
1#
#320
0#
#330
b101 &
b101 '
b100 !
b100 %
b100 (
1#
#340
0#
#350
b111 &
b111 '
b101 !
b101 %
b101 (
1#
#360
0#
#370
b110 &
b110 '
b111 !
b111 %
b111 (
1#
#380
0#
#390
b10 &
b10 '
b110 !
b110 %
b110 (
1#
#400
0#
#405
b111 &
b111 '
1"
#410
b101 &
b101 '
b111 !
b111 %
b111 (
1#
#420
0#
#430
b100 &
b100 '
b101 !
b101 %
b101 (
1#
#440
0#
#450
b0 &
b0 '
b100 !
b100 %
b100 (
1#
#460
0#
#470
b1 &
b1 '
b0 !
b0 %
b0 (
1#
#480
0#
#490
b11 &
b11 '
b1 !
b1 %
b1 (
1#
#500
0#
