===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 26.1213 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.8731 ( 15.1%)    4.8731 ( 18.7%)  FIR Parser
   14.7249 ( 45.5%)   10.2234 ( 39.1%)  'firrtl.circuit' Pipeline
    2.3902 (  7.4%)    1.1954 (  4.6%)    'firrtl.module' Pipeline
    2.1833 (  6.7%)    1.1139 (  4.3%)      CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.2018 (  0.6%)    0.1232 (  0.5%)      LowerCHIRRTL
    0.1477 (  0.5%)    0.1477 (  0.6%)    InferWidths
    1.0159 (  3.1%)    1.0159 (  3.9%)    InferResets
    0.0466 (  0.1%)    0.0466 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.8694 (  2.7%)    0.8694 (  3.3%)    LowerFIRRTLTypes
    4.8345 ( 14.9%)    2.4243 (  9.3%)    'firrtl.module' Pipeline
    2.5018 (  7.7%)    1.2892 (  4.9%)      ExpandWhens
    2.3274 (  7.2%)    1.1953 (  4.6%)      Canonicalizer
    0.6607 (  2.0%)    0.6607 (  2.5%)    Inliner
    3.0025 (  9.3%)    3.0025 ( 11.5%)    IMConstProp
    0.0382 (  0.1%)    0.0382 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.7955 (  5.5%)    0.8996 (  3.4%)    'firrtl.module' Pipeline
    1.7923 (  5.5%)    0.8981 (  3.4%)      Canonicalizer
    1.1471 (  3.5%)    1.1471 (  4.4%)  LowerFIRRTLToHW
    0.2420 (  0.7%)    0.2420 (  0.9%)  HWMemSimImpl
    2.9537 (  9.1%)    1.4782 (  5.7%)  'hw.module' Pipeline
    0.0623 (  0.2%)    0.0399 (  0.2%)    HWCleanup
    0.9798 (  3.0%)    0.5072 (  1.9%)    CSE
    0.0016 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.8865 (  5.8%)    0.9485 (  3.6%)    Canonicalizer
    0.0136 (  0.0%)    0.0081 (  0.0%)    HWLegalizeModules
    0.4347 (  1.3%)    0.4347 (  1.7%)  HWLegalizeNames
    0.5278 (  1.6%)    0.2641 (  1.0%)  'hw.module' Pipeline
    0.5234 (  1.6%)    0.2617 (  1.0%)    PrettifyVerilog
    7.4469 ( 23.0%)    7.4469 ( 28.5%)  Output
    0.0063 (  0.0%)    0.0063 (  0.0%)  Rest
   32.3625 (100.0%)   26.1213 (100.0%)  Total

{
  totalTime: 26.159,
  maxMemory: 813993984
}
