# Paper List for Lab 4 (including but not limited to)
- Yinxiao Feng, and Kaisheng Ma. 2024. “Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration” On Arxiv. https://arxiv.org/abs/2407.10290.
- Wang, Tianqi, Fan Feng, Shaolin Xiang, Qi Li, and Jing Xia. 2022. “Application Defined On-Chip Networks for Heterogeneous Chiplets: An Implementation Perspective.” In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 1198–1210. Seoul, Korea, Republic of: IEEE. https://doi.org/10.1109/HPCA53966.2022.00091.
- Zheng, Hao, Ke Wang, and Ahmed Louri. 2021. “Adapt-NoC: A Flexible Network-on-Chip Design for Heterogeneous Manycore Architectures.” In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 723–35. Seoul, Korea (South): IEEE. https://doi.org/10.1109/HPCA51647.2021.00066.
- Ro, Yeonju, Seongwook Jin, Jaehyuk Huh, and John Kim. 2021. “Ghost Routing to Enable Oblivious Computation on Memory-Centric Networks.” In 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 930–43. Valencia, Spain: IEEE. https://doi.org/10.1109/ISCA52012.2021.00077.
- Majumder, Pritam, Sungkeun Kim, Jiayi Huang, Ki Hwan Yum, and Eun Jung Kim. 2021. “Remote Control: A Simple Deadlock Avoidance Scheme for Modular Systems-on-Chip.” IEEE Transactions on Computers 70 (11): 1928–41. https://doi.org/10.1109/TC.2020.3029682.
- Kwauk, Gyuyoung, Seungkwan Kang, Hans Kasan, Hyojun Son, and John Kim. 2021. “BoomGate: Deadlock Avoidance in Non-Minimal Routing for High-Radix Networks.” In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 696–708. Seoul, Korea (South): IEEE. https://doi.org/10.1109/HPCA51647.2021.00064.
- Farrokhbakht, Hossein, Henry Kao, Kamran Hasan, Paul V. Gratz, Tushar Krishna, Joshua San Miguel, and Natalie Enright Jerger. 2021. “Pitstop: Enabling a Virtual Network Free Network-on-Chip.” In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 682–95. Seoul, Korea (South): IEEE. https://doi.org/10.1109/HPCA51647.2021.00063.
- Sangaiah, Karthik, Michael Lui, Ragh Kuttappa, Baris Taskin, and Mark Hempstead. 2020. “SnackNoC: Processing in the Communication Layer.” In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), 461–73. San Diego, CA, USA: IEEE. https://doi.org/10.1109/HPCA47549.2020.00045.
- Parasar, Mayank, Hossein Farrokhbakht, Natalie Enright Jerger, Paul V. Gratz, Tushar Krishna, and Joshua San Miguel. 2020. “DRAIN: Deadlock Removal for Arbitrary Irregular Networks.” In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), 447–60. San Diego, CA, USA: IEEE. https://doi.org/10.1109/HPCA47549.2020.00044.
- Lin, Ting-Ru, Drew Penney, Massoud Pedram, and Lizhong Chen. 2020. “A Deep Reinforcement Learning Framework for Architectural Exploration: A Routerless NoC Case Study.” In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), 99–110. San Diego, CA, USA: IEEE. https://doi.org/10.1109/HPCA47549.2020.00018.
- Li, Yunfan, and Lizhong Chen. 2020. “EquiNox: Equivalent NoC Injection Routers for Silicon Interposer-Based Throughput Processors.” In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), 435–46. San Diego, CA, USA: IEEE. https://doi.org/10.1109/HPCA47549.2020.00043.
- Klenk, Benjamin, Nan Jiang, Greg Thorson, and Larry Dennison. 2020. “An In-Network Architecture for Accelerating Shared-Memory Multiprocessor Collectives.” In 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 996–1009. Valencia, Spain: IEEE. https://doi.org/10.1109/ISCA45697.2020.00085.
- Parasar, Mayank, Natalie Enright Jerger, Paul V. Gratz, Joshua San Miguel, and Tushar Krishna. 2019. “SWAP: Synchronized Weaving of Adjacent Packets for Network Deadlock Resolution.” In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 873–85. Columbus OH USA: ACM. https://doi.org/10.1145/3352460.3358255.
- Yin, Jieming, Zhifeng Lin, Onur Kayiran, Matthew Poremba, Muhammad Shoaib Bin Altaf, Natalie Enright Jerger, and Gabriel H. Loh. 2018. “Modular Routing Design for Chiplet-Based Systems.” In 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), 726–38. Los Angeles, CA: IEEE. https://doi.org/10.1109/ISCA.2018.00066.
- Ramrakhyani, Aniruddh, Paul V. Gratz, and Tushar Krishna. 2018. “Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom.” In 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), 699–711. Los Angeles, CA: IEEE. https://doi.org/10.1109/ISCA.2018.00064.
- Ben-Itzhak, Yaniv, Israel Cidon, Avinoam Kolodny, Michael Shabun, and Nir Shmuel. 2015. “Heterogeneous NoC Router Architecture.” IEEE Transactions on Parallel and Distributed Systems 26 (9): 2479–92. https://doi.org/10.1109/TPDS.2014.2351816.
- Alazemi, Fawaz, Arash AziziMazreah, Bella Bose, and Lizhong Chen. 2018. “Routerless Network-on-Chip.” In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), 492–503. Vienna: IEEE. https://doi.org/10.1109/HPCA.2018.00049.
- Lizhong Chen, and T. M. Pinkston. 2013. “Worm-Bubble Flow Control.” In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), 366–77. Shenzhen: IEEE. https://doi.org/10.1109/HPCA.2013.6522333.
- Chien, A.A. and Jae H. Kim. 1992. “Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors.” In [1992] Proceedings the 19th Annual International Symposium on Computer Architecture, 268–77. Gold Coast, Australia: IEEE. https://doi.org/10.1109/ISCA.1992.753323.
- Dally, William J., and Charles L. Seitz. 1987. “Deadlock-Free Message Routing in Multiprocessor Interconnection Networks.” IEEE Transactions on Computers C–36 (5): 547–53. https://doi.org/10.1109/TC.1987.1676939.
