<?xml version="1.0" encoding="UTF-8" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/">
  <channel>
    <title>My CPU design + microcode</title>
    <link>https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483</link>
    <description>Its in logisim format, not really a circuit but is working if you fix the microcode for BNE and BIE
[code]// PCPU Custom Instruction Language microcode
// Start of control register adresses
CONST EXTR 0 0 2
CONST DBCR 1 0 2
CONST  ACR 2 0 2
CONST  MCR 3 0 2
// Start of DBCR bitset
BIT XR  15
BIT XW  14
BIT YR  13
BIT YW  12
BIT AR  11
BIT AW  10
BIT BR  9
BIT BW  8
BIT DPR 7
BIT DPW 6
BIT DSR 5
BIT DSW 4
BIT CPR 3
BIT CPW 2
// Start of MCR bitset
BIT DR  7
BIT CR  6
BIT CSW 5
BIT CSR 4
BIT MW  3
BIT MR  2
// Start of ACR consts
CONST DEC 15 2 4
CONST INC 14 2 4
CONST NOT 13 2 4
CONST XNOR 12 2 4
CONST SHR 11 2 4
CONST XOR 10 2 4
CONST NOR  9 2 4
CONST NAND  8 2 4
CONST OR  7 2 4
CONST AND  6 2 4
CONST SHL  5 2 4
CONST NEG  4 2 4
CONST DIV  3 2 4
CONST MUL  2 2 4
CONST SUB  1 2 4
CONST ADD  0 2 4
CONST  ST  2 8 2
CONST  EQ  1 8 2
CONST  GT  0 8 2
// Start of ACR bitsets
BIT LIR 15
BIT UCP 11
BIT CMP 10
BIT ABR 7
BIT AON 6
// Start of EXTR bitsets
BIT ANR 4
BIT FAW 3
BIT TRW 2
// Start of core SUB&#39;s
SUB RET
    MCR MR CR
    ACR LIR
ENDSUB

SUB MOV AB,A
    DBCR AW
    ACR ABR
    DBCR
    ACR
ENDSUB

SUB MOV X,A
    DBCR XR AW
    DBCR
ENDSUB

SUB MOV A,X
    DBCR XW AR
    DBCR
ENDSUB

SUB MOV Y,A
    DBCR YR AW
    DBCR
ENDSUB

SUB MOV A,Y
    DBCR YW AR
    DBCR
ENDSUB

SUB MOV RAM,B
     MCR MR CR
    DBCR BW
    DBCR
     MCR
ENDSUB

SUB MOV X,B
    DBCR XR BW
    DBCR
ENDSUB

SUB MOV B,X
    DBCR XW BR
    DBCR
ENDSUB

SUB MOV Y,B
    DBCR YR BW
    DBCR
ENDSUB

SUB MOV B,Y
    DBCR YW BR
    DBCR
ENDSUB

SUB MOV A,B
    DBCR AR BW
    DBCR
ENDSUB

SUB MOV B,A
    DBCR AW BR
    DBCR
ENDSUB

SUB MOV X,DP
    DBCR DPW XR
    DBCR
ENDSUB

SUB MOV DP,X
    DBCR DPR XW
    DBCR
ENDSUB

SUB MOV A,DP
    DBCR DPW AR
    DBCR
ENDSUB

SUB MOV DP,A
    DBCR DPR AW
    DBCR
ENDSUB

SUB MOV Y,DP
    DBCR DPW YR
    DBCR
ENDSUB

SUB MOV DP,Y
    DBCR DPR YW
    DBCR
ENDSUB

SUB MOV X,DS
    DBCR DSW XR
    DBCR
ENDSUB

SUB MOV DS,X
    DBCR DSR XW
    DBCR
ENDSUB

SUB MOV A,DS
    DBCR DSW AR
    DBCR
ENDSUB

SUB MOV DS,A
    DBCR DSR AW
    DBCR
ENDSUB

SUB MOV Y,DS
    DBCR DSW YR
    DBCR
ENDSUB

SUB MOV DS,Y
    DBCR DSR YW
    DBCR
ENDSUB

SUB MOV X,CP
    DBCR CPW XR
    DBCR
ENDSUB

SUB MOV CP,X
    DBCR CPR XW
    DBCR
ENDSUB

SUB MOV A,CP
    DBCR CPW AR
    DBCR
ENDSUB

SUB MOV CP,A
    DBCR CPR AW
    DBCR
ENDSUB

SUB MOV Y,CP
    DBCR CPW YR
    DBCR
ENDSUB

SUB MOV CP,Y
    DBCR CPR YW
    DBCR
ENDSUB

SUB MOV X,CS
    DBCR XR
     MCR CSW
     MCR
    DBCR
ENDSUB

SUB MOV CS,X
    DBCR XW
     MCR CSR
    DBCR
     MCR
ENDSUB

SUB MOV Y,CS
    DBCR YR
     MCR CSW
     MCR
    DBCR
ENDSUB

SUB MOV CS,Y
    DBCR YW
     MCR CSR
    DBCR
     MCR
ENDSUB

SUB MOV A,CS
    DBCR AR
     MCR CSW
     MCR
    DBCR
ENDSUB

SUB MOV CS,A
    DBCR AW
     MCR CSR
    DBCR
     MCR
ENDSUB

SUB MOV X,RAM
    DBCR XR
     MCR MW
     MCR
    DBCR
ENDSUB

SUB MOV RAM,X
    DBCR XW
     MCR MR
    DBCR
     MCR
ENDSUB

SUB MOV Y,RAM
    DBCR YR
     MCR MW
     MCR
    DBCR
ENDSUB

SUB MOV RAM,Y
    DBCR YW
     MCR MR
    DBCR
     MCR
ENDSUB

SUB MOV A,RAM
    DBCR AR
     MCR MW
     MCR
    DBCR
ENDSUB

SUB MOV RAM,A
    DBCR AW
     MCR MR
    DBCR
     MCR
ENDSUB

SUB MOV CP,TR
    DBCR CPR
    EXTR TRW
    EXTR
    DBCR
ENDSUB

SUB MOV RAM,TR
     MCR MR CR
    EXTR TRW
    EXTR
     MCR
ENDSUB

SUB MOV CP,FA
    DBCR CPR
    EXTR FAW
    EXTR
    DBCR
ENDSUB

SUB MOV RAM,FA
     MCR MR CR
    EXTR FAW
    EXTR
     MCR
ENDSUB

SUB MOV AN,CP
    EXTR ANR
    DBCR CPW
    DBCR
    EXTR
ENDSUB

SUB MOV A,FA
    DBCR AR
    EXTR FAW
    EXTR
    DBCR
ENDSUB

SUB MOV A,TR
    DBCR AR
    EXTR TRW
    EXTR
    DBCR
ENDSUB

SUB INCCP
    MOV A,B
    MOV CP,A
    ACR INC AON
    ACR
    MOV AB,A
    MOV A,CP
    MOV B,A
ENDSUB

INSTR 0 NOP
    INCCP
    RET

INSTR 1 BIE
    MOV CP,A
    INCCP
    MOV RAM,B
    ACR ADD AON
    ACR
    MOV AB,A
    MOV  A,TR
    INCCP
    MOV CP,FA
    MOV AN,CP
    RET

INSTR 2 BNE
    MOV CP,A
    INCCP
    MOV RAM,B
    ACR ADD AON
    ACR
    MOV AB,A
    MOV  A,FA
    MOV CP,TR
    INCCP
    MOV AN,CP
    RET
    
INSTR 3 ASX
    MOV X,B
    ACR CMP UCP ST AON
    ACR
    INCCP
    RET

INSTR 4 AGX
    MOV X,B
    ACR CMP UCP GT AON
    ACR
    INCCP
    RET

INSTR 5 AEX
    MOV X,B
    ACR CMP UCP EQ AON
    ACR
    INCCP
    RET

INSTR 6 STA
    INCCP
     MCR MR CR
    DBCR DPW
     MCR
    DBCR AR
     MCR MW DR
     MCR
    DBCR
    INCCP
     RET

INSTR 7 LDA
    INCCP
     MCR MR CR
    DBCR DPW
    DBCR AW
     MCR MR DR
    DBCR
     MCR
    INCCP
     RET

INSTR 8 LDAIM
    INCCP
     MCR MR CR
    DBCR AW
    DBCR
     MCR
    INCCP
     RET

INSTR 9 LDAX
    INCCP
    DBCR XR DPW
    DBCR AW
     MCR MR DR
    DBCR
     MCR
    INCCP
     RET

INSTR 10 STX
    INCCP
     MCR MR CR
    DBCR DPW
     MCR
    DBCR XR
     MCR MW DR
     MCR
    DBCR
    INCCP
     RET

INSTR 11 LDX
    INCCP
     MCR MR CR
    DBCR DPW
    DBCR XW
     MCR MR DR
    DBCR
     MCR
    INCCP
     RET

INSTR 12 LDXIM
    INCCP
     MCR MR CR
    DBCR XW
    DBCR
     MCR
    INCCP
     RET

INSTR 13 STY
    INCCP
     MCR MR CR
    DBCR DPW
     MCR
    DBCR YR
     MCR MW DR
     MCR
    DBCR
    INCCP
     RET

INSTR 14 LDY
    INCCP
     MCR MR CR
    DBCR DPW
    DBCR YW
     MCR MR DR
    DBCR
     MCR
    INCCP
     RET

INSTR 15 LDYIM
    INCCP
     MCR MR CR
    DBCR YW
    DBCR
     MCR
    INCCP
     RET

INSTR 16 LDYX
    INCCP
    DBCR XR DPW
    DBCR YW
     MCR MR DR
    DBCR
     MCR
    INCCP
     RET

INSTR 17 INCA
    ACR INC AON
    ACR
    MOV AB,A
    INCCP
    RET

INSTR 18 LDSIM
    INCCP
     MCR MR CR
    DBCR DSW
    DBCR
     MCR
    INCCP
     RET

INSTR 19 MULX
    MOV X,B
    ACR MUL AON
    ACR
    MOV AB,A
    INCCP
    RET

INSTR 20 JMP
    MOV CP,A
    INCCP
    MOV RAM,B
    ACR ADD AON
    ACR
    MOV AB,A
    MOV  A,CP
    RET

INSTR 21 STAX
    INCCP
    DBCR XR DPW
    DBCR AR
     MCR MW DR
    DBCR
     MCR
    INCCP
     RET

INSTR 22 STYX
    INCCP
    DBCR XR DPW
    DBCR YR
     MCR MW DR
    DBCR
     MCR
    INCCP
     RET

INSTR 23 ASY
    MOV Y,B
    ACR CMP UCP ST AON
    ACR
    INCCP
    RET

INSTR 24 AGY
    MOV Y,B
    ACR CMP UCP GT AON
    ACR
    INCCP
    RET

INSTR 25 AEY
    MOV Y,B
    ACR CMP UCP EQ AON
    ACR
    INCCP
    RET

INSTR 26 INCX
    MOV X,A
    ACR INC AON
    ACR
    MOV AB,A
    MOV A,X
    INCCP
    RET[/code]</description>
    
    <lastBuildDate>Fri, 29 Jan 2010 15:34:27 +0000</lastBuildDate>
    <category>Technology</category>
    <atom:link href="https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483.rss" rel="self" type="application/rss+xml" />
      <item>
        <title>My CPU design + microcode</title>
        <dc:creator><![CDATA[@peterbjornx peterbjornx]]></dc:creator>
        <description><![CDATA[
          <p><a href="https://forum.moparisthebest.com/u/peterbjornx">@peterbjornx</a> wrote:</p>
          <blockquote>
              <p>its at the logisim site</p>
          </blockquote>
          <p><a href="https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483/3">Read full topic</a></p>
        ]]></description>
        <link>https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483/3</link>
        <pubDate>Fri, 29 Jan 2010 15:34:27 +0000</pubDate>
        <guid isPermaLink="false">forum.moparisthebest.com-post-327483-3</guid>
        <source url="https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483.rss">My CPU design + microcode</source>
      </item>
      <item>
        <title>My CPU design + microcode</title>
        <dc:creator><![CDATA[@runescape3dude runescape3dude]]></dc:creator>
        <description><![CDATA[
          <p><a href="https://forum.moparisthebest.com/u/runescape3dude">@runescape3dude</a> wrote:</p>
          <blockquote>
              <p>I need 7400-series-rev1.circ</p>
          </blockquote>
          <p><a href="https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483/2">Read full topic</a></p>
        ]]></description>
        <link>https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483/2</link>
        <pubDate>Fri, 29 Jan 2010 06:10:48 +0000</pubDate>
        <guid isPermaLink="false">forum.moparisthebest.com-post-327483-2</guid>
        <source url="https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483.rss">My CPU design + microcode</source>
      </item>
      <item>
        <title>My CPU design + microcode</title>
        <dc:creator><![CDATA[@peterbjornx peterbjornx]]></dc:creator>
        <description><![CDATA[
          <p><a href="https://forum.moparisthebest.com/u/peterbjornx">@peterbjornx</a> wrote:</p>
          <blockquote>
              <p>Its in logisim format, not really a circuit but is working if you fix the microcode for BNE and BIE</p>
<p>[code]// PCPU Custom Instruction Language microcode<br>
// Start of control register adresses<br>
CONST EXTR 0 0 2<br>
CONST DBCR 1 0 2<br>
CONST  ACR 2 0 2<br>
CONST  MCR 3 0 2<br>
// Start of DBCR bitset<br>
BIT XR  15<br>
BIT XW  14<br>
BIT YR  13<br>
BIT YW  12<br>
BIT AR  11<br>
BIT AW  10<br>
BIT BR  9<br>
BIT BW  8<br>
BIT DPR 7<br>
BIT DPW 6<br>
BIT DSR 5<br>
BIT DSW 4<br>
BIT CPR 3<br>
BIT CPW 2<br>
// Start of MCR bitset<br>
BIT DR  7<br>
BIT CR  6<br>
BIT CSW 5<br>
BIT CSR 4<br>
BIT MW  3<br>
BIT MR  2<br>
// Start of ACR consts<br>
CONST DEC 15 2 4<br>
CONST INC 14 2 4<br>
CONST NOT 13 2 4<br>
CONST XNOR 12 2 4<br>
CONST SHR 11 2 4<br>
CONST XOR 10 2 4<br>
CONST NOR  9 2 4<br>
CONST NAND  8 2 4<br>
CONST OR  7 2 4<br>
CONST AND  6 2 4<br>
CONST SHL  5 2 4<br>
CONST NEG  4 2 4<br>
CONST DIV  3 2 4<br>
CONST MUL  2 2 4<br>
CONST SUB  1 2 4<br>
CONST ADD  0 2 4<br>
CONST  ST  2 8 2<br>
CONST  EQ  1 8 2<br>
CONST  GT  0 8 2<br>
// Start of ACR bitsets<br>
BIT LIR 15<br>
BIT UCP 11<br>
BIT CMP 10<br>
BIT ABR 7<br>
BIT AON 6<br>
// Start of EXTR bitsets<br>
BIT ANR 4<br>
BIT FAW 3<br>
BIT TRW 2<br>
// Start of core SUB’s<br>
SUB RET<br>
MCR MR CR<br>
ACR LIR<br>
ENDSUB</p>
<p>SUB MOV AB,A<br>
DBCR AW<br>
ACR ABR<br>
DBCR<br>
ACR<br>
ENDSUB</p>
<p>SUB MOV X,A<br>
DBCR XR AW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV A,X<br>
DBCR XW AR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV Y,A<br>
DBCR YR AW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV A,Y<br>
DBCR YW AR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV RAM,B<br>
MCR MR CR<br>
DBCR BW<br>
DBCR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV X,B<br>
DBCR XR BW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV B,X<br>
DBCR XW BR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV Y,B<br>
DBCR YR BW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV B,Y<br>
DBCR YW BR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV A,B<br>
DBCR AR BW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV B,A<br>
DBCR AW BR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV X,DP<br>
DBCR DPW XR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV DP,X<br>
DBCR DPR XW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV A,DP<br>
DBCR DPW AR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV DP,A<br>
DBCR DPR AW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV Y,DP<br>
DBCR DPW YR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV DP,Y<br>
DBCR DPR YW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV X,DS<br>
DBCR DSW XR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV DS,X<br>
DBCR DSR XW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV A,DS<br>
DBCR DSW AR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV DS,A<br>
DBCR DSR AW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV Y,DS<br>
DBCR DSW YR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV DS,Y<br>
DBCR DSR YW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV X,CP<br>
DBCR CPW XR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV CP,X<br>
DBCR CPR XW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV A,CP<br>
DBCR CPW AR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV CP,A<br>
DBCR CPR AW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV Y,CP<br>
DBCR CPW YR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV CP,Y<br>
DBCR CPR YW<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV X,CS<br>
DBCR XR<br>
MCR CSW<br>
MCR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV CS,X<br>
DBCR XW<br>
MCR CSR<br>
DBCR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV Y,CS<br>
DBCR YR<br>
MCR CSW<br>
MCR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV CS,Y<br>
DBCR YW<br>
MCR CSR<br>
DBCR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV A,CS<br>
DBCR AR<br>
MCR CSW<br>
MCR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV CS,A<br>
DBCR AW<br>
MCR CSR<br>
DBCR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV X,RAM<br>
DBCR XR<br>
MCR MW<br>
MCR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV RAM,X<br>
DBCR XW<br>
MCR MR<br>
DBCR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV Y,RAM<br>
DBCR YR<br>
MCR MW<br>
MCR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV RAM,Y<br>
DBCR YW<br>
MCR MR<br>
DBCR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV A,RAM<br>
DBCR AR<br>
MCR MW<br>
MCR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV RAM,A<br>
DBCR AW<br>
MCR MR<br>
DBCR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV CP,TR<br>
DBCR CPR<br>
EXTR TRW<br>
EXTR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV RAM,TR<br>
MCR MR CR<br>
EXTR TRW<br>
EXTR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV CP,FA<br>
DBCR CPR<br>
EXTR FAW<br>
EXTR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV RAM,FA<br>
MCR MR CR<br>
EXTR FAW<br>
EXTR<br>
MCR<br>
ENDSUB</p>
<p>SUB MOV AN,CP<br>
EXTR ANR<br>
DBCR CPW<br>
DBCR<br>
EXTR<br>
ENDSUB</p>
<p>SUB MOV A,FA<br>
DBCR AR<br>
EXTR FAW<br>
EXTR<br>
DBCR<br>
ENDSUB</p>
<p>SUB MOV A,TR<br>
DBCR AR<br>
EXTR TRW<br>
EXTR<br>
DBCR<br>
ENDSUB</p>
<p>SUB INCCP<br>
MOV A,B<br>
MOV CP,A<br>
ACR INC AON<br>
ACR<br>
MOV AB,A<br>
MOV A,CP<br>
MOV B,A<br>
ENDSUB</p>
<p>INSTR 0 NOP<br>
INCCP<br>
RET</p>
<p>INSTR 1 BIE<br>
MOV CP,A<br>
INCCP<br>
MOV RAM,B<br>
ACR ADD AON<br>
ACR<br>
MOV AB,A<br>
MOV  A,TR<br>
INCCP<br>
MOV CP,FA<br>
MOV AN,CP<br>
RET</p>
<p>INSTR 2 BNE<br>
MOV CP,A<br>
INCCP<br>
MOV RAM,B<br>
ACR ADD AON<br>
ACR<br>
MOV AB,A<br>
MOV  A,FA<br>
MOV CP,TR<br>
INCCP<br>
MOV AN,CP<br>
RET</p>
<p>INSTR 3 ASX<br>
MOV X,B<br>
ACR CMP UCP ST AON<br>
ACR<br>
INCCP<br>
RET</p>
<p>INSTR 4 AGX<br>
MOV X,B<br>
ACR CMP UCP GT AON<br>
ACR<br>
INCCP<br>
RET</p>
<p>INSTR 5 AEX<br>
MOV X,B<br>
ACR CMP UCP EQ AON<br>
ACR<br>
INCCP<br>
RET</p>
<p>INSTR 6 STA<br>
INCCP<br>
MCR MR CR<br>
DBCR DPW<br>
MCR<br>
DBCR AR<br>
MCR MW DR<br>
MCR<br>
DBCR<br>
INCCP<br>
RET</p>
<p>INSTR 7 LDA<br>
INCCP<br>
MCR MR CR<br>
DBCR DPW<br>
DBCR AW<br>
MCR MR DR<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 8 LDAIM<br>
INCCP<br>
MCR MR CR<br>
DBCR AW<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 9 LDAX<br>
INCCP<br>
DBCR XR DPW<br>
DBCR AW<br>
MCR MR DR<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 10 STX<br>
INCCP<br>
MCR MR CR<br>
DBCR DPW<br>
MCR<br>
DBCR XR<br>
MCR MW DR<br>
MCR<br>
DBCR<br>
INCCP<br>
RET</p>
<p>INSTR 11 LDX<br>
INCCP<br>
MCR MR CR<br>
DBCR DPW<br>
DBCR XW<br>
MCR MR DR<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 12 LDXIM<br>
INCCP<br>
MCR MR CR<br>
DBCR XW<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 13 STY<br>
INCCP<br>
MCR MR CR<br>
DBCR DPW<br>
MCR<br>
DBCR YR<br>
MCR MW DR<br>
MCR<br>
DBCR<br>
INCCP<br>
RET</p>
<p>INSTR 14 LDY<br>
INCCP<br>
MCR MR CR<br>
DBCR DPW<br>
DBCR YW<br>
MCR MR DR<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 15 LDYIM<br>
INCCP<br>
MCR MR CR<br>
DBCR YW<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 16 LDYX<br>
INCCP<br>
DBCR XR DPW<br>
DBCR YW<br>
MCR MR DR<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 17 INCA<br>
ACR INC AON<br>
ACR<br>
MOV AB,A<br>
INCCP<br>
RET</p>
<p>INSTR 18 LDSIM<br>
INCCP<br>
MCR MR CR<br>
DBCR DSW<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 19 MULX<br>
MOV X,B<br>
ACR MUL AON<br>
ACR<br>
MOV AB,A<br>
INCCP<br>
RET</p>
<p>INSTR 20 JMP<br>
MOV CP,A<br>
INCCP<br>
MOV RAM,B<br>
ACR ADD AON<br>
ACR<br>
MOV AB,A<br>
MOV  A,CP<br>
RET</p>
<p>INSTR 21 STAX<br>
INCCP<br>
DBCR XR DPW<br>
DBCR AR<br>
MCR MW DR<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 22 STYX<br>
INCCP<br>
DBCR XR DPW<br>
DBCR YR<br>
MCR MW DR<br>
DBCR<br>
MCR<br>
INCCP<br>
RET</p>
<p>INSTR 23 ASY<br>
MOV Y,B<br>
ACR CMP UCP ST AON<br>
ACR<br>
INCCP<br>
RET</p>
<p>INSTR 24 AGY<br>
MOV Y,B<br>
ACR CMP UCP GT AON<br>
ACR<br>
INCCP<br>
RET</p>
<p>INSTR 25 AEY<br>
MOV Y,B<br>
ACR CMP UCP EQ AON<br>
ACR<br>
INCCP<br>
RET</p>
<p>INSTR 26 INCX<br>
MOV X,A<br>
ACR INC AON<br>
ACR<br>
MOV AB,A<br>
MOV A,X<br>
INCCP<br>
RET[/code]</p>
          </blockquote>
          <p><a href="https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483/1">Read full topic</a></p>
        ]]></description>
        <link>https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483/1</link>
        <pubDate>Thu, 28 Jan 2010 16:54:37 +0000</pubDate>
        <guid isPermaLink="false">forum.moparisthebest.com-post-327483-1</guid>
        <source url="https://forum.moparisthebest.com/t/my-cpu-design-microcode/327483.rss">My CPU design + microcode</source>
      </item>
  </channel>
</rss>
