

================================================================
== Vivado HLS Report for 'sum_vector'
================================================================
* Date:           Mon Apr  6 16:27:02 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        projeto
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.113|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  201|  201|  201|  201|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  200|  200|         2|          -|          -|   100|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      65|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      30|    -|
|Register         |        -|      -|      24|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      24|      95|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |c_d0               |     +    |      0|  0|  39|          32|          32|
    |i_fu_80_p2         |     +    |      0|  0|  15|           7|           1|
    |icmp_ln6_fu_74_p2  |   icmp   |      0|  0|  11|           7|           6|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  65|          46|          39|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_0_reg_63  |   9|          2|    7|         14|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          6|    8|         18|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  3|   0|    3|          0|
    |i_0_reg_63        |  7|   0|    7|          0|
    |i_reg_102         |  7|   0|    7|          0|
    |zext_ln7_reg_107  |  7|   0|   64|         57|
    +------------------+---+----+-----+-----------+
    |Total             | 24|   0|   81|         57|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  sum_vector  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  sum_vector  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  sum_vector  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  sum_vector  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  sum_vector  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  sum_vector  | return value |
|a_address0  | out |    7|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    7|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    7|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_we0       | out |    1|  ap_memory |       c      |     array    |
|c_d0        | out |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

