<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<title>Config-Bit Settings for PIC32MZ2048ECG144</title>
<head>
<body bgcolor="#FFFFE0" style="font-family: sans-serif">
<p>[ <a href="../XC32MasterIndex.htm">Documentation Index</a> | <a href="../PIC32ConfigSet.html">Device index</a> ]</p>
<h1>Configuration-Bit Settings for PIC32MZ2048ECG144</h1><p>(Data Sheet # <a href="http://www.microchip.com/wwwproducts/Devices.aspx?Product=PIC32MZ2048ECG144&amp;ds=1" target="Datasheet">DS-60001191</a>)</p>
<p>Usage:<br><strong><tt>#pragma config</strong> <em>SETTING</em> = <em>VALUE</em></tt><br>
<strong><tt>#pragma config_alt</strong> <em>SETTING</em> = <em>VALUE</em></tt><br>
<strong><tt>#pragma config_bf1</strong> <em>SETTING</em> = <em>VALUE</em></tt><br>
<strong><tt>#pragma config_abf1</strong> <em>SETTING</em> = <em>VALUE</em></tt><br>
<strong><tt>#pragma config_bf2</strong> <em>SETTING</em> = <em>VALUE</em></tt><br>
<strong><tt>#pragma config_abf2</strong> <em>SETTING</em> = <em>VALUE</em></tt></p>
<p><b><font color="#003366">Ethernet RMII/MII Enable (<tt>FMIIEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FMIIEN = OFF</tt></td><td><font size="2">
RMII Enabled
</font></td></tr>
<tr><td><tt>FMIIEN = ON</tt></td><td><font size="2">
MII Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Ethernet I/O Pin Select (<tt>FETHIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FETHIO = OFF</tt></td><td><font size="2">
Alternate Ethernet I/O
</font></td></tr>
<tr><td><tt>FETHIO = ON</tt></td><td><font size="2">
Default Ethernet I/O
</font></td></tr>
</table></p>

<p><b><font color="#003366">Permission Group Lock One Way Configuration (<tt>PGL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PGL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PGL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Module Disable Configuration (<tt>PMDL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PMDL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PMDL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Pin Select Configuration (<tt>IOL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IOL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>IOL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB USBID Selection (<tt>FUSBIDIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FUSBIDIO = OFF</tt></td><td><font size="2">
Controlled by Port Function
</font></td></tr>
<tr><td><tt>FUSBIDIO = ON</tt></td><td><font size="2">
Controlled by the USB Module
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Divider (<tt>FPLLIDIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLIDIV = DIV_1</tt></td><td><font size="2">
1x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_3</tt></td><td><font size="2">
3x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_5</tt></td><td><font size="2">
5x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_6</tt></td><td><font size="2">
6x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_7</tt></td><td><font size="2">
7x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Range (<tt>FPLLRNG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLRNG = RANGE_BYPASS</tt></td><td><font size="2">
Bypass
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_5_10_MHZ</tt></td><td><font size="2">
5-10 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_8_16_MHZ</tt></td><td><font size="2">
8-16 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_13_26_MHZ</tt></td><td><font size="2">
13-26 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_21_42_MHZ</tt></td><td><font size="2">
21-42 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_34_68_MHZ</tt></td><td><font size="2">
34-68 MHz Input
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Clock Selection (<tt>FPLLICLK</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLICLK = PLL_FRC</tt></td><td><font size="2">
FRC is input to the System PLL
</font></td></tr>
<tr><td><tt>FPLLICLK = PLL_POSC</tt></td><td><font size="2">
POSC is input to the System PLL
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Multiplier (<tt>FPLLMULT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLMULT = MUL_1</tt></td><td><font size="2">
PLL Multiply by 1
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_2</tt></td><td><font size="2">
PLL Multiply by 2
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_3</tt></td><td><font size="2">
PLL Multiply by 3
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_4</tt></td><td><font size="2">
PLL Multiply by 4
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_5</tt></td><td><font size="2">
PLL Multiply by 5
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_6</tt></td><td><font size="2">
PLL Multiply by 6
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_7</tt></td><td><font size="2">
PLL Multiply by 7
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_8</tt></td><td><font size="2">
PLL Multiply by 8
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_9</tt></td><td><font size="2">
PLL Multiply by 9
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_10</tt></td><td><font size="2">
PLL Multiply by 10
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_11</tt></td><td><font size="2">
PLL Multiply by 11
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_12</tt></td><td><font size="2">
PLL Multiply by 12
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_13</tt></td><td><font size="2">
PLL Multiply by 13
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_14</tt></td><td><font size="2">
PLL Multiply by 14
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_15</tt></td><td><font size="2">
PLL Multiply by 15
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_16</tt></td><td><font size="2">
PLL Multiply by 16
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_17</tt></td><td><font size="2">
PLL Multiply by 17
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_18</tt></td><td><font size="2">
PLL Multiply by 18
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_19</tt></td><td><font size="2">
PLL Multiply by 19
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_20</tt></td><td><font size="2">
PLL Multiply by 20
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_21</tt></td><td><font size="2">
PLL Multiply by 21
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_22</tt></td><td><font size="2">
PLL Multiply by 22
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_23</tt></td><td><font size="2">
PLL Multiply by 23
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_24</tt></td><td><font size="2">
PLL Multiply by 24
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_25</tt></td><td><font size="2">
PLL Multiply by 25
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_26</tt></td><td><font size="2">
PLL Multiply by 26
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_27</tt></td><td><font size="2">
PLL Multiply by 27
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_28</tt></td><td><font size="2">
PLL Multiply by 28
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_29</tt></td><td><font size="2">
PLL Multiply by 29
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_30</tt></td><td><font size="2">
PLL Multiply by 30
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_31</tt></td><td><font size="2">
PLL Multiply by 31
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_32</tt></td><td><font size="2">
PLL Multiply by 32
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_33</tt></td><td><font size="2">
PLL Multiply by 33
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_34</tt></td><td><font size="2">
PLL Multiply by 34
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_35</tt></td><td><font size="2">
PLL Multiply by 35
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_36</tt></td><td><font size="2">
PLL Multiply by 36
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_37</tt></td><td><font size="2">
PLL Multiply by 37
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_38</tt></td><td><font size="2">
PLL Multiply by 38
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_39</tt></td><td><font size="2">
PLL Multiply by 39
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_40</tt></td><td><font size="2">
PLL Multiply by 40
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_41</tt></td><td><font size="2">
PLL Multiply by 41
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_42</tt></td><td><font size="2">
PLL Multiply by 42
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_43</tt></td><td><font size="2">
PLL Multiply by 43
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_44</tt></td><td><font size="2">
PLL Multiply by 44
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_45</tt></td><td><font size="2">
PLL Multiply by 45
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_46</tt></td><td><font size="2">
PLL Multiply by 46
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_47</tt></td><td><font size="2">
PLL Multiply by 47
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_48</tt></td><td><font size="2">
PLL Multiply by 48
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_49</tt></td><td><font size="2">
PLL Multiply by 49
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_50</tt></td><td><font size="2">
PLL Multiply by 50
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_51</tt></td><td><font size="2">
PLL Multiply by 51
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_52</tt></td><td><font size="2">
PLL Multiply by 52
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_53</tt></td><td><font size="2">
PLL Multiply by 53
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_54</tt></td><td><font size="2">
PLL Multiply by 54
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_55</tt></td><td><font size="2">
PLL Multiply by 55
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_56</tt></td><td><font size="2">
PLL Multiply by 56
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_57</tt></td><td><font size="2">
PLL Multiply by 57
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_58</tt></td><td><font size="2">
PLL Multiply by 58
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_59</tt></td><td><font size="2">
PLL Multiply by 59
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_60</tt></td><td><font size="2">
PLL Multiply by 60
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_61</tt></td><td><font size="2">
PLL Multiply by 61
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_62</tt></td><td><font size="2">
PLL Multiply by 62
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_63</tt></td><td><font size="2">
PLL Multiply by 63
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_64</tt></td><td><font size="2">
PLL Multiply by 64
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_65</tt></td><td><font size="2">
PLL Multiply by 65
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_66</tt></td><td><font size="2">
PLL Multiply by 66
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_67</tt></td><td><font size="2">
PLL Multiply by 67
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_68</tt></td><td><font size="2">
PLL Multiply by 68
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_69</tt></td><td><font size="2">
PLL Multiply by 69
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_70</tt></td><td><font size="2">
PLL Multiply by 70
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_71</tt></td><td><font size="2">
PLL Multiply by 71
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_72</tt></td><td><font size="2">
PLL Multiply by 72
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_73</tt></td><td><font size="2">
PLL Multiply by 73
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_74</tt></td><td><font size="2">
PLL Multiply by 74
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_75</tt></td><td><font size="2">
PLL Multiply by 75
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_76</tt></td><td><font size="2">
PLL Multiply by 76
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_77</tt></td><td><font size="2">
PLL Multiply by 77
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_78</tt></td><td><font size="2">
PLL Multiply by 78
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_79</tt></td><td><font size="2">
PLL Multiply by 79
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_80</tt></td><td><font size="2">
PLL Multiply by 80
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_81</tt></td><td><font size="2">
PLL Multiply by 81
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_82</tt></td><td><font size="2">
PLL Multiply by 82
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_83</tt></td><td><font size="2">
PLL Multiply by 83
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_84</tt></td><td><font size="2">
PLL Multiply by 84
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_85</tt></td><td><font size="2">
PLL Multiply by 85
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_86</tt></td><td><font size="2">
PLL Multiply by 86
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_87</tt></td><td><font size="2">
PLL Multiply by 87
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_88</tt></td><td><font size="2">
PLL Multiply by 88
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_89</tt></td><td><font size="2">
PLL Multiply by 89
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_90</tt></td><td><font size="2">
PLL Multiply by 90
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_91</tt></td><td><font size="2">
PLL Multiply by 91
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_92</tt></td><td><font size="2">
PLL Multiply by 92
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_93</tt></td><td><font size="2">
PLL Multiply by 93
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_94</tt></td><td><font size="2">
PLL Multiply by 94
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_95</tt></td><td><font size="2">
PLL Multiply by 95
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_96</tt></td><td><font size="2">
PLL Multiply by 96
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_97</tt></td><td><font size="2">
PLL Multiply by 97
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_98</tt></td><td><font size="2">
PLL Multiply by 98
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_99</tt></td><td><font size="2">
PLL Multiply by 99
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_100</tt></td><td><font size="2">
PLL Multiply by 100
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_101</tt></td><td><font size="2">
PLL Multiply by 101
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_102</tt></td><td><font size="2">
PLL Multiply by 102
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_103</tt></td><td><font size="2">
PLL Multiply by 103
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_104</tt></td><td><font size="2">
PLL Multiply by 104
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_105</tt></td><td><font size="2">
PLL Multiply by 105
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_106</tt></td><td><font size="2">
PLL Multiply by 106
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_107</tt></td><td><font size="2">
PLL Multiply by 107
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_108</tt></td><td><font size="2">
PLL Multiply by 108
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_109</tt></td><td><font size="2">
PLL Multiply by 109
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_110</tt></td><td><font size="2">
PLL Multiply by 110
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_111</tt></td><td><font size="2">
PLL Multiply by 111
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_112</tt></td><td><font size="2">
PLL Multiply by 112
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_113</tt></td><td><font size="2">
PLL Multiply by 113
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_114</tt></td><td><font size="2">
PLL Multiply by 114
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_115</tt></td><td><font size="2">
PLL Multiply by 115
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_116</tt></td><td><font size="2">
PLL Multiply by 116
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_117</tt></td><td><font size="2">
PLL Multiply by 117
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_118</tt></td><td><font size="2">
PLL Multiply by 118
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_119</tt></td><td><font size="2">
PLL Multiply by 119
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_120</tt></td><td><font size="2">
PLL Multiply by 120
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_121</tt></td><td><font size="2">
PLL Multiply by 121
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_122</tt></td><td><font size="2">
PLL Multiply by 122
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_123</tt></td><td><font size="2">
PLL Multiply by 123
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_124</tt></td><td><font size="2">
PLL Multiply by 124
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_125</tt></td><td><font size="2">
PLL Multiply by 125
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_126</tt></td><td><font size="2">
PLL Multiply by 126
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_127</tt></td><td><font size="2">
PLL Multiply by 127
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_128</tt></td><td><font size="2">
PLL Multiply by 128
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Output Clock Divider (<tt>FPLLODIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLODIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_16</tt></td><td><font size="2">
16x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_32</tt></td><td><font size="2">
32x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Input Frequency Selection (<tt>UPLLFSEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLFSEL = FREQ_24MHZ</tt></td><td><font size="2">
USB PLL input is 24 MHz
</font></td></tr>
<tr><td><tt>UPLLFSEL = FREQ_12MHZ</tt></td><td><font size="2">
USB PLL input is 12 MHz
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Enable (<tt>UPLLEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLEN = ON</tt></td><td><font size="2">
USB PLL is enabled
</font></td></tr>
<tr><td><tt>UPLLEN = OFF</tt></td><td><font size="2">
USB PLL is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Oscillator Selection Bits (<tt>FNOSC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FNOSC = FRCDIV</tt></td><td><font size="2">
Fast RC Osc w/Div-by-N (FRCDIV)
</font></td></tr>
<tr><td><tt>FNOSC = SPLL</tt></td><td><font size="2">
System PLL
</font></td></tr>
<tr><td><tt>FNOSC = POSC</tt></td><td><font size="2">
Primary Osc (HS,EC)
</font></td></tr>
<tr><td><tt>FNOSC = SOSC</tt></td><td><font size="2">
Low Power Secondary Osc (SOSC)
</font></td></tr>
<tr><td><tt>FNOSC = LPRC</tt></td><td><font size="2">
Low Power RC Osc (LPRC)
</font></td></tr>
</table></p>

<p><b><font color="#003366">DMT Count Window Interval (<tt>DMTINTV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTINTV = WIN_0</tt></td><td><font size="2">
Window/Interval value is zero
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_1_2</tt></td><td><font size="2">
Window/Interval value is 1/2 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_3_4</tt></td><td><font size="2">
Window/Interval value is 3/4 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_7_8</tt></td><td><font size="2">
Window/Interval value is 7/8 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_15_16</tt></td><td><font size="2">
Window/Interval value is 15/16 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_31_32</tt></td><td><font size="2">
Window/Interval value is 31/32 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_63_64</tt></td><td><font size="2">
Window/Interval value is 63/64 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_127_128</tt></td><td><font size="2">
Window/Interval value is 127/128 counter value
</font></td></tr>
</table></p>

<p><b><font color="#003366">Secondary Oscillator Enable (<tt>FSOSCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSOSCEN = OFF</tt></td><td><font size="2">
Disable SOSC
</font></td></tr>
<tr><td><tt>FSOSCEN = ON</tt></td><td><font size="2">
Enable SOSC
</font></td></tr>
</table></p>

<p><b><font color="#003366">Internal/External Switch Over (<tt>IESO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IESO = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>IESO = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Primary Oscillator Configuration (<tt>POSCMOD</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>POSCMOD = EC</tt></td><td><font size="2">
External clock mode
</font></td></tr>
<tr><td><tt>POSCMOD = HS</tt></td><td><font size="2">
HS osc mode
</font></td></tr>
<tr><td><tt>POSCMOD = OFF</tt></td><td><font size="2">
Primary osc disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">CLKO Output Signal Active on the OSCO Pin (<tt>OSCIOFNC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>OSCIOFNC = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>OSCIOFNC = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Clock Switching and Monitor Selection (<tt>FCKSM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FCKSM = CSDCMD</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECMD</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSDCME</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Enabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECME</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Postscaler (<tt>WDTPS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTPS = PS1</tt></td><td><font size="2">
1:1
</font></td></tr>
<tr><td><tt>WDTPS = PS2</tt></td><td><font size="2">
1:2
</font></td></tr>
<tr><td><tt>WDTPS = PS4</tt></td><td><font size="2">
1:4
</font></td></tr>
<tr><td><tt>WDTPS = PS8</tt></td><td><font size="2">
1:8
</font></td></tr>
<tr><td><tt>WDTPS = PS16</tt></td><td><font size="2">
1:16
</font></td></tr>
<tr><td><tt>WDTPS = PS32</tt></td><td><font size="2">
1:32
</font></td></tr>
<tr><td><tt>WDTPS = PS64</tt></td><td><font size="2">
1:64
</font></td></tr>
<tr><td><tt>WDTPS = PS128</tt></td><td><font size="2">
1:128
</font></td></tr>
<tr><td><tt>WDTPS = PS256</tt></td><td><font size="2">
1:256
</font></td></tr>
<tr><td><tt>WDTPS = PS512</tt></td><td><font size="2">
1:512
</font></td></tr>
<tr><td><tt>WDTPS = PS1024</tt></td><td><font size="2">
1:1024
</font></td></tr>
<tr><td><tt>WDTPS = PS2048</tt></td><td><font size="2">
1:2048
</font></td></tr>
<tr><td><tt>WDTPS = PS4096</tt></td><td><font size="2">
1:4096
</font></td></tr>
<tr><td><tt>WDTPS = PS8192</tt></td><td><font size="2">
1:8192
</font></td></tr>
<tr><td><tt>WDTPS = PS16384</tt></td><td><font size="2">
1:16384
</font></td></tr>
<tr><td><tt>WDTPS = PS32768</tt></td><td><font size="2">
1:32768
</font></td></tr>
<tr><td><tt>WDTPS = PS65536</tt></td><td><font size="2">
1:65536
</font></td></tr>
<tr><td><tt>WDTPS = PS131072</tt></td><td><font size="2">
1:131072
</font></td></tr>
<tr><td><tt>WDTPS = PS262144</tt></td><td><font size="2">
1:262144
</font></td></tr>
<tr><td><tt>WDTPS = PS524288</tt></td><td><font size="2">
1:524288
</font></td></tr>
<tr><td><tt>WDTPS = PS1048576</tt></td><td><font size="2">
1:1048576
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Stop During Flash Programming (<tt>WDTSPGM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTSPGM = RUN</tt></td><td><font size="2">
WDT runs during Flash programming
</font></td></tr>
<tr><td><tt>WDTSPGM = STOP</tt></td><td><font size="2">
WDT stops during Flash programming
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Mode (<tt>WINDIS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WINDIS = NORMAL</tt></td><td><font size="2">
Watchdog Timer is in non-Window mode
</font></td></tr>
<tr><td><tt>WINDIS = WINDOW</tt></td><td><font size="2">
Watchdog Timer is in Window mode
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Enable (<tt>FWDTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTEN = OFF</tt></td><td><font size="2">
WDT Disabled
</font></td></tr>
<tr><td><tt>FWDTEN = ON</tt></td><td><font size="2">
WDT Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Size (<tt>FWDTWINSZ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTWINSZ = WINSZ_25</tt></td><td><font size="2">
Window size is 25%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_37</tt></td><td><font size="2">
Window size is 37.5%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_50</tt></td><td><font size="2">
Window size is 50%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_75</tt></td><td><font size="2">
Window size is 75%
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Count Selection (<tt>DMTCNT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTCNT = DMT8</tt></td><td><font size="2">
2^8 (256)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT9</tt></td><td><font size="2">
2^9 (512)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT10</tt></td><td><font size="2">
2^10 (1024)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT11</tt></td><td><font size="2">
2^11 (2048)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT12</tt></td><td><font size="2">
2^12 (4096)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT13</tt></td><td><font size="2">
2^13 (8192)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT14</tt></td><td><font size="2">
2^14 (16384)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT15</tt></td><td><font size="2">
2^15 (32768)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT16</tt></td><td><font size="2">
2^16 (65536)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT17</tt></td><td><font size="2">
2^17 (131072)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT18</tt></td><td><font size="2">
2^18 (262144)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT19</tt></td><td><font size="2">
2^19 (524288)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT20</tt></td><td><font size="2">
2^20 (1048576)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT21</tt></td><td><font size="2">
2^21 (2097152)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT22</tt></td><td><font size="2">
2^22 (4194304)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT23</tt></td><td><font size="2">
2^23 (8388608)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT24</tt></td><td><font size="2">
2^24 (16777216)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT25</tt></td><td><font size="2">
2^25 (33554432)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT26</tt></td><td><font size="2">
2^26 (67108864)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT27</tt></td><td><font size="2">
2^27 (134217728)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT28</tt></td><td><font size="2">
2^28 (268435456)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT29</tt></td><td><font size="2">
2^29 (536870912)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT30</tt></td><td><font size="2">
2^30 (1073741824)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT31</tt></td><td><font size="2">
2^31 (2147483648)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Enable (<tt>FDMTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FDMTEN = ON</tt></td><td><font size="2">
Deadman Timer is enabled
</font></td></tr>
<tr><td><tt>FDMTEN = OFF</tt></td><td><font size="2">
Deadman Timer is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Background Debugger Enable (<tt>DEBUG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DEBUG = ON</tt></td><td><font size="2">
Debugger is enabled
</font></td></tr>
<tr><td><tt>DEBUG = OFF</tt></td><td><font size="2">
Debugger is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">JTAG Enable (<tt>JTAGEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>JTAGEN = ON</tt></td><td><font size="2">
JTAG Port Enabled
</font></td></tr>
<tr><td><tt>JTAGEN = OFF</tt></td><td><font size="2">
JTAG Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">ICE/ICD Comm Channel Select (<tt>ICESEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>ICESEL = ICS_PGx1</tt></td><td><font size="2">
Communicate on PGEC1/PGED1
</font></td></tr>
<tr><td><tt>ICESEL = ICS_PGx2</tt></td><td><font size="2">
Communicate on PGEC2/PGED2
</font></td></tr>
</table></p>

<p><b><font color="#003366">Trace Enable (<tt>TRCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>TRCEN = ON</tt></td><td><font size="2">
Trace features in the CPU are enabled
</font></td></tr>
<tr><td><tt>TRCEN = OFF</tt></td><td><font size="2">
Trace features in the CPU are disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot ISA Selection (<tt>BOOTISA</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>BOOTISA = MIPS32</tt></td><td><font size="2">
Boot code and Exception code is MIPS32
</font></td></tr>
<tr><td><tt>BOOTISA = MICROMIPS</tt></td><td><font size="2">
Boot code and Exception code is microMIPS
</font></td></tr>
</table></p>

<p><b><font color="#003366">Dynamic Flash ECC Configuration (<tt>FECCCON</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FECCCON = ON</tt></td><td><font size="2">
Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = DYNAMIC</tt></td><td><font size="2">
Dynamic Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_LOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_UNLOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are writable)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Flash Sleep Mode (<tt>FSLEEP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSLEEP = OFF</tt></td><td><font size="2">
Flash is powered down when the device is in Sleep mode
</font></td></tr>
<tr><td><tt>FSLEEP = VREGS</tt></td><td><font size="2">
Flash power down is controlled by the VREGS bit
</font></td></tr>
</table></p>

<p><b><font color="#003366">Debug Mode CPU Access Permission (<tt>DBGPER</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DBGPER = ALLOW_PG2</tt></td><td><font size="2">
Allow CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG1</tt></td><td><font size="2">
Allow CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG0</tt></td><td><font size="2">
Allow CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG2</tt></td><td><font size="2">
Deny CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG1</tt></td><td><font size="2">
Deny CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG0</tt></td><td><font size="2">
Deny CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = PG_2_1</tt></td><td><font size="2">
PG0: Deny PG1: Allow PG2: Allow
</font></td></tr>
<tr><td><tt>DBGPER = PG_ALL</tt></td><td><font size="2">
Allow CPU access to all permission regions
</font></td></tr>
</table></p>

<p><b><font color="#003366">EJTAG Boot (<tt>EJTAGBEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>EJTAGBEN = NORMAL</tt></td><td><font size="2">
Normal EJTAG functionality
</font></td></tr>
<tr><td><tt>EJTAGBEN = REDUCED</tt></td><td><font size="2">
Reduced EJTAG functionality
</font></td></tr>
</table></p>

<p><b><font color="#003366">Code Protect (<tt>CP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>CP = ON</tt></td><td><font size="2">
Protection Enabled
</font></td></tr>
<tr><td><tt>CP = OFF</tt></td><td><font size="2">
Protection Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot Flash True Sequence Number (<tt>TSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Boot Flash Complement Sequence Number (<tt>CSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Ethernet RMII/MII Enable (<tt>FMIIEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FMIIEN = OFF</tt></td><td><font size="2">
RMII Enabled
</font></td></tr>
<tr><td><tt>FMIIEN = ON</tt></td><td><font size="2">
MII Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Ethernet I/O Pin Select (<tt>FETHIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FETHIO = OFF</tt></td><td><font size="2">
Alternate Ethernet I/O
</font></td></tr>
<tr><td><tt>FETHIO = ON</tt></td><td><font size="2">
Default Ethernet I/O
</font></td></tr>
</table></p>

<p><b><font color="#003366">Permission Group Lock One Way Configuration (<tt>PGL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PGL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PGL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Module Disable Configuration (<tt>PMDL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PMDL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PMDL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Pin Select Configuration (<tt>IOL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IOL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>IOL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB USBID Selection (<tt>FUSBIDIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FUSBIDIO = OFF</tt></td><td><font size="2">
Controlled by Port Function
</font></td></tr>
<tr><td><tt>FUSBIDIO = ON</tt></td><td><font size="2">
Controlled by the USB Module
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Divider (<tt>FPLLIDIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLIDIV = DIV_1</tt></td><td><font size="2">
1x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_3</tt></td><td><font size="2">
3x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_5</tt></td><td><font size="2">
5x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_6</tt></td><td><font size="2">
6x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_7</tt></td><td><font size="2">
7x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Range (<tt>FPLLRNG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLRNG = RANGE_BYPASS</tt></td><td><font size="2">
Bypass
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_5_10_MHZ</tt></td><td><font size="2">
5-10 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_8_16_MHZ</tt></td><td><font size="2">
8-16 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_13_26_MHZ</tt></td><td><font size="2">
13-26 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_21_42_MHZ</tt></td><td><font size="2">
21-42 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_34_68_MHZ</tt></td><td><font size="2">
34-68 MHz Input
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Clock Selection (<tt>FPLLICLK</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLICLK = PLL_FRC</tt></td><td><font size="2">
FRC is input to the System PLL
</font></td></tr>
<tr><td><tt>FPLLICLK = PLL_POSC</tt></td><td><font size="2">
POSC is input to the System PLL
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Multiplier (<tt>FPLLMULT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLMULT = MUL_1</tt></td><td><font size="2">
PLL Multiply by 1
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_2</tt></td><td><font size="2">
PLL Multiply by 2
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_3</tt></td><td><font size="2">
PLL Multiply by 3
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_4</tt></td><td><font size="2">
PLL Multiply by 4
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_5</tt></td><td><font size="2">
PLL Multiply by 5
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_6</tt></td><td><font size="2">
PLL Multiply by 6
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_7</tt></td><td><font size="2">
PLL Multiply by 7
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_8</tt></td><td><font size="2">
PLL Multiply by 8
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_9</tt></td><td><font size="2">
PLL Multiply by 9
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_10</tt></td><td><font size="2">
PLL Multiply by 10
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_11</tt></td><td><font size="2">
PLL Multiply by 11
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_12</tt></td><td><font size="2">
PLL Multiply by 12
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_13</tt></td><td><font size="2">
PLL Multiply by 13
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_14</tt></td><td><font size="2">
PLL Multiply by 14
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_15</tt></td><td><font size="2">
PLL Multiply by 15
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_16</tt></td><td><font size="2">
PLL Multiply by 16
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_17</tt></td><td><font size="2">
PLL Multiply by 17
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_18</tt></td><td><font size="2">
PLL Multiply by 18
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_19</tt></td><td><font size="2">
PLL Multiply by 19
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_20</tt></td><td><font size="2">
PLL Multiply by 20
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_21</tt></td><td><font size="2">
PLL Multiply by 21
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_22</tt></td><td><font size="2">
PLL Multiply by 22
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_23</tt></td><td><font size="2">
PLL Multiply by 23
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_24</tt></td><td><font size="2">
PLL Multiply by 24
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_25</tt></td><td><font size="2">
PLL Multiply by 25
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_26</tt></td><td><font size="2">
PLL Multiply by 26
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_27</tt></td><td><font size="2">
PLL Multiply by 27
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_28</tt></td><td><font size="2">
PLL Multiply by 28
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_29</tt></td><td><font size="2">
PLL Multiply by 29
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_30</tt></td><td><font size="2">
PLL Multiply by 30
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_31</tt></td><td><font size="2">
PLL Multiply by 31
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_32</tt></td><td><font size="2">
PLL Multiply by 32
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_33</tt></td><td><font size="2">
PLL Multiply by 33
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_34</tt></td><td><font size="2">
PLL Multiply by 34
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_35</tt></td><td><font size="2">
PLL Multiply by 35
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_36</tt></td><td><font size="2">
PLL Multiply by 36
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_37</tt></td><td><font size="2">
PLL Multiply by 37
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_38</tt></td><td><font size="2">
PLL Multiply by 38
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_39</tt></td><td><font size="2">
PLL Multiply by 39
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_40</tt></td><td><font size="2">
PLL Multiply by 40
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_41</tt></td><td><font size="2">
PLL Multiply by 41
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_42</tt></td><td><font size="2">
PLL Multiply by 42
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_43</tt></td><td><font size="2">
PLL Multiply by 43
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_44</tt></td><td><font size="2">
PLL Multiply by 44
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_45</tt></td><td><font size="2">
PLL Multiply by 45
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_46</tt></td><td><font size="2">
PLL Multiply by 46
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_47</tt></td><td><font size="2">
PLL Multiply by 47
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_48</tt></td><td><font size="2">
PLL Multiply by 48
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_49</tt></td><td><font size="2">
PLL Multiply by 49
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_50</tt></td><td><font size="2">
PLL Multiply by 50
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_51</tt></td><td><font size="2">
PLL Multiply by 51
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_52</tt></td><td><font size="2">
PLL Multiply by 52
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_53</tt></td><td><font size="2">
PLL Multiply by 53
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_54</tt></td><td><font size="2">
PLL Multiply by 54
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_55</tt></td><td><font size="2">
PLL Multiply by 55
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_56</tt></td><td><font size="2">
PLL Multiply by 56
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_57</tt></td><td><font size="2">
PLL Multiply by 57
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_58</tt></td><td><font size="2">
PLL Multiply by 58
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_59</tt></td><td><font size="2">
PLL Multiply by 59
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_60</tt></td><td><font size="2">
PLL Multiply by 60
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_61</tt></td><td><font size="2">
PLL Multiply by 61
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_62</tt></td><td><font size="2">
PLL Multiply by 62
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_63</tt></td><td><font size="2">
PLL Multiply by 63
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_64</tt></td><td><font size="2">
PLL Multiply by 64
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_65</tt></td><td><font size="2">
PLL Multiply by 65
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_66</tt></td><td><font size="2">
PLL Multiply by 66
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_67</tt></td><td><font size="2">
PLL Multiply by 67
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_68</tt></td><td><font size="2">
PLL Multiply by 68
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_69</tt></td><td><font size="2">
PLL Multiply by 69
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_70</tt></td><td><font size="2">
PLL Multiply by 70
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_71</tt></td><td><font size="2">
PLL Multiply by 71
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_72</tt></td><td><font size="2">
PLL Multiply by 72
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_73</tt></td><td><font size="2">
PLL Multiply by 73
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_74</tt></td><td><font size="2">
PLL Multiply by 74
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_75</tt></td><td><font size="2">
PLL Multiply by 75
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_76</tt></td><td><font size="2">
PLL Multiply by 76
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_77</tt></td><td><font size="2">
PLL Multiply by 77
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_78</tt></td><td><font size="2">
PLL Multiply by 78
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_79</tt></td><td><font size="2">
PLL Multiply by 79
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_80</tt></td><td><font size="2">
PLL Multiply by 80
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_81</tt></td><td><font size="2">
PLL Multiply by 81
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_82</tt></td><td><font size="2">
PLL Multiply by 82
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_83</tt></td><td><font size="2">
PLL Multiply by 83
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_84</tt></td><td><font size="2">
PLL Multiply by 84
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_85</tt></td><td><font size="2">
PLL Multiply by 85
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_86</tt></td><td><font size="2">
PLL Multiply by 86
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_87</tt></td><td><font size="2">
PLL Multiply by 87
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_88</tt></td><td><font size="2">
PLL Multiply by 88
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_89</tt></td><td><font size="2">
PLL Multiply by 89
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_90</tt></td><td><font size="2">
PLL Multiply by 90
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_91</tt></td><td><font size="2">
PLL Multiply by 91
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_92</tt></td><td><font size="2">
PLL Multiply by 92
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_93</tt></td><td><font size="2">
PLL Multiply by 93
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_94</tt></td><td><font size="2">
PLL Multiply by 94
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_95</tt></td><td><font size="2">
PLL Multiply by 95
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_96</tt></td><td><font size="2">
PLL Multiply by 96
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_97</tt></td><td><font size="2">
PLL Multiply by 97
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_98</tt></td><td><font size="2">
PLL Multiply by 98
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_99</tt></td><td><font size="2">
PLL Multiply by 99
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_100</tt></td><td><font size="2">
PLL Multiply by 100
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_101</tt></td><td><font size="2">
PLL Multiply by 101
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_102</tt></td><td><font size="2">
PLL Multiply by 102
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_103</tt></td><td><font size="2">
PLL Multiply by 103
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_104</tt></td><td><font size="2">
PLL Multiply by 104
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_105</tt></td><td><font size="2">
PLL Multiply by 105
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_106</tt></td><td><font size="2">
PLL Multiply by 106
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_107</tt></td><td><font size="2">
PLL Multiply by 107
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_108</tt></td><td><font size="2">
PLL Multiply by 108
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_109</tt></td><td><font size="2">
PLL Multiply by 109
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_110</tt></td><td><font size="2">
PLL Multiply by 110
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_111</tt></td><td><font size="2">
PLL Multiply by 111
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_112</tt></td><td><font size="2">
PLL Multiply by 112
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_113</tt></td><td><font size="2">
PLL Multiply by 113
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_114</tt></td><td><font size="2">
PLL Multiply by 114
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_115</tt></td><td><font size="2">
PLL Multiply by 115
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_116</tt></td><td><font size="2">
PLL Multiply by 116
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_117</tt></td><td><font size="2">
PLL Multiply by 117
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_118</tt></td><td><font size="2">
PLL Multiply by 118
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_119</tt></td><td><font size="2">
PLL Multiply by 119
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_120</tt></td><td><font size="2">
PLL Multiply by 120
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_121</tt></td><td><font size="2">
PLL Multiply by 121
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_122</tt></td><td><font size="2">
PLL Multiply by 122
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_123</tt></td><td><font size="2">
PLL Multiply by 123
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_124</tt></td><td><font size="2">
PLL Multiply by 124
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_125</tt></td><td><font size="2">
PLL Multiply by 125
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_126</tt></td><td><font size="2">
PLL Multiply by 126
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_127</tt></td><td><font size="2">
PLL Multiply by 127
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_128</tt></td><td><font size="2">
PLL Multiply by 128
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Output Clock Divider (<tt>FPLLODIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLODIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_16</tt></td><td><font size="2">
16x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_32</tt></td><td><font size="2">
32x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Input Frequency Selection (<tt>UPLLFSEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLFSEL = FREQ_24MHZ</tt></td><td><font size="2">
USB PLL input is 24 MHz
</font></td></tr>
<tr><td><tt>UPLLFSEL = FREQ_12MHZ</tt></td><td><font size="2">
USB PLL input is 12 MHz
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Enable (<tt>UPLLEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLEN = ON</tt></td><td><font size="2">
USB PLL is enabled
</font></td></tr>
<tr><td><tt>UPLLEN = OFF</tt></td><td><font size="2">
USB PLL is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Oscillator Selection Bits (<tt>FNOSC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FNOSC = FRCDIV</tt></td><td><font size="2">
Fast RC Osc w/Div-by-N (FRCDIV)
</font></td></tr>
<tr><td><tt>FNOSC = SPLL</tt></td><td><font size="2">
System PLL
</font></td></tr>
<tr><td><tt>FNOSC = POSC</tt></td><td><font size="2">
Primary Osc (HS,EC)
</font></td></tr>
<tr><td><tt>FNOSC = SOSC</tt></td><td><font size="2">
Low Power Secondary Osc (SOSC)
</font></td></tr>
<tr><td><tt>FNOSC = LPRC</tt></td><td><font size="2">
Low Power RC Osc (LPRC)
</font></td></tr>
</table></p>

<p><b><font color="#003366">DMT Count Window Interval (<tt>DMTINTV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTINTV = WIN_0</tt></td><td><font size="2">
Window/Interval value is zero
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_1_2</tt></td><td><font size="2">
Window/Interval value is 1/2 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_3_4</tt></td><td><font size="2">
Window/Interval value is 3/4 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_7_8</tt></td><td><font size="2">
Window/Interval value is 7/8 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_15_16</tt></td><td><font size="2">
Window/Interval value is 15/16 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_31_32</tt></td><td><font size="2">
Window/Interval value is 31/32 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_63_64</tt></td><td><font size="2">
Window/Interval value is 63/64 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_127_128</tt></td><td><font size="2">
Window/Interval value is 127/128 counter value
</font></td></tr>
</table></p>

<p><b><font color="#003366">Secondary Oscillator Enable (<tt>FSOSCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSOSCEN = OFF</tt></td><td><font size="2">
Disable SOSC
</font></td></tr>
<tr><td><tt>FSOSCEN = ON</tt></td><td><font size="2">
Enable SOSC
</font></td></tr>
</table></p>

<p><b><font color="#003366">Internal/External Switch Over (<tt>IESO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IESO = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>IESO = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Primary Oscillator Configuration (<tt>POSCMOD</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>POSCMOD = EC</tt></td><td><font size="2">
External clock mode
</font></td></tr>
<tr><td><tt>POSCMOD = HS</tt></td><td><font size="2">
HS osc mode
</font></td></tr>
<tr><td><tt>POSCMOD = OFF</tt></td><td><font size="2">
Primary osc disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">CLKO Output Signal Active on the OSCO Pin (<tt>OSCIOFNC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>OSCIOFNC = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>OSCIOFNC = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Clock Switching and Monitor Selection (<tt>FCKSM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FCKSM = CSDCMD</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECMD</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSDCME</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Enabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECME</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Postscaler (<tt>WDTPS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTPS = PS1</tt></td><td><font size="2">
1:1
</font></td></tr>
<tr><td><tt>WDTPS = PS2</tt></td><td><font size="2">
1:2
</font></td></tr>
<tr><td><tt>WDTPS = PS4</tt></td><td><font size="2">
1:4
</font></td></tr>
<tr><td><tt>WDTPS = PS8</tt></td><td><font size="2">
1:8
</font></td></tr>
<tr><td><tt>WDTPS = PS16</tt></td><td><font size="2">
1:16
</font></td></tr>
<tr><td><tt>WDTPS = PS32</tt></td><td><font size="2">
1:32
</font></td></tr>
<tr><td><tt>WDTPS = PS64</tt></td><td><font size="2">
1:64
</font></td></tr>
<tr><td><tt>WDTPS = PS128</tt></td><td><font size="2">
1:128
</font></td></tr>
<tr><td><tt>WDTPS = PS256</tt></td><td><font size="2">
1:256
</font></td></tr>
<tr><td><tt>WDTPS = PS512</tt></td><td><font size="2">
1:512
</font></td></tr>
<tr><td><tt>WDTPS = PS1024</tt></td><td><font size="2">
1:1024
</font></td></tr>
<tr><td><tt>WDTPS = PS2048</tt></td><td><font size="2">
1:2048
</font></td></tr>
<tr><td><tt>WDTPS = PS4096</tt></td><td><font size="2">
1:4096
</font></td></tr>
<tr><td><tt>WDTPS = PS8192</tt></td><td><font size="2">
1:8192
</font></td></tr>
<tr><td><tt>WDTPS = PS16384</tt></td><td><font size="2">
1:16384
</font></td></tr>
<tr><td><tt>WDTPS = PS32768</tt></td><td><font size="2">
1:32768
</font></td></tr>
<tr><td><tt>WDTPS = PS65536</tt></td><td><font size="2">
1:65536
</font></td></tr>
<tr><td><tt>WDTPS = PS131072</tt></td><td><font size="2">
1:131072
</font></td></tr>
<tr><td><tt>WDTPS = PS262144</tt></td><td><font size="2">
1:262144
</font></td></tr>
<tr><td><tt>WDTPS = PS524288</tt></td><td><font size="2">
1:524288
</font></td></tr>
<tr><td><tt>WDTPS = PS1048576</tt></td><td><font size="2">
1:1048576
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Stop During Flash Programming (<tt>WDTSPGM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTSPGM = RUN</tt></td><td><font size="2">
WDT runs during Flash programming
</font></td></tr>
<tr><td><tt>WDTSPGM = STOP</tt></td><td><font size="2">
WDT stops during Flash programming
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Mode (<tt>WINDIS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WINDIS = NORMAL</tt></td><td><font size="2">
Watchdog Timer is in non-Window mode
</font></td></tr>
<tr><td><tt>WINDIS = WINDOW</tt></td><td><font size="2">
Watchdog Timer is in Window mode
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Enable (<tt>FWDTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTEN = OFF</tt></td><td><font size="2">
WDT Disabled
</font></td></tr>
<tr><td><tt>FWDTEN = ON</tt></td><td><font size="2">
WDT Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Size (<tt>FWDTWINSZ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTWINSZ = WINSZ_25</tt></td><td><font size="2">
Window size is 25%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_37</tt></td><td><font size="2">
Window size is 37.5%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_50</tt></td><td><font size="2">
Window size is 50%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_75</tt></td><td><font size="2">
Window size is 75%
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Count Selection (<tt>DMTCNT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTCNT = DMT8</tt></td><td><font size="2">
2^8 (256)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT9</tt></td><td><font size="2">
2^9 (512)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT10</tt></td><td><font size="2">
2^10 (1024)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT11</tt></td><td><font size="2">
2^11 (2048)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT12</tt></td><td><font size="2">
2^12 (4096)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT13</tt></td><td><font size="2">
2^13 (8192)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT14</tt></td><td><font size="2">
2^14 (16384)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT15</tt></td><td><font size="2">
2^15 (32768)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT16</tt></td><td><font size="2">
2^16 (65536)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT17</tt></td><td><font size="2">
2^17 (131072)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT18</tt></td><td><font size="2">
2^18 (262144)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT19</tt></td><td><font size="2">
2^19 (524288)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT20</tt></td><td><font size="2">
2^20 (1048576)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT21</tt></td><td><font size="2">
2^21 (2097152)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT22</tt></td><td><font size="2">
2^22 (4194304)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT23</tt></td><td><font size="2">
2^23 (8388608)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT24</tt></td><td><font size="2">
2^24 (16777216)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT25</tt></td><td><font size="2">
2^25 (33554432)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT26</tt></td><td><font size="2">
2^26 (67108864)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT27</tt></td><td><font size="2">
2^27 (134217728)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT28</tt></td><td><font size="2">
2^28 (268435456)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT29</tt></td><td><font size="2">
2^29 (536870912)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT30</tt></td><td><font size="2">
2^30 (1073741824)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT31</tt></td><td><font size="2">
2^31 (2147483648)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Enable (<tt>FDMTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FDMTEN = ON</tt></td><td><font size="2">
Deadman Timer is enabled
</font></td></tr>
<tr><td><tt>FDMTEN = OFF</tt></td><td><font size="2">
Deadman Timer is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Background Debugger Enable (<tt>DEBUG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DEBUG = ON</tt></td><td><font size="2">
Debugger is enabled
</font></td></tr>
<tr><td><tt>DEBUG = OFF</tt></td><td><font size="2">
Debugger is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">JTAG Enable (<tt>JTAGEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>JTAGEN = ON</tt></td><td><font size="2">
JTAG Port Enabled
</font></td></tr>
<tr><td><tt>JTAGEN = OFF</tt></td><td><font size="2">
JTAG Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">ICE/ICD Comm Channel Select (<tt>ICESEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>ICESEL = ICS_PGx1</tt></td><td><font size="2">
Communicate on PGEC1/PGED1
</font></td></tr>
<tr><td><tt>ICESEL = ICS_PGx2</tt></td><td><font size="2">
Communicate on PGEC2/PGED2
</font></td></tr>
</table></p>

<p><b><font color="#003366">Trace Enable (<tt>TRCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>TRCEN = ON</tt></td><td><font size="2">
Trace features in the CPU are enabled
</font></td></tr>
<tr><td><tt>TRCEN = OFF</tt></td><td><font size="2">
Trace features in the CPU are disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot ISA Selection (<tt>BOOTISA</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>BOOTISA = MIPS32</tt></td><td><font size="2">
Boot code and Exception code is MIPS32
</font></td></tr>
<tr><td><tt>BOOTISA = MICROMIPS</tt></td><td><font size="2">
Boot code and Exception code is microMIPS
</font></td></tr>
</table></p>

<p><b><font color="#003366">Dynamic Flash ECC Configuration (<tt>FECCCON</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FECCCON = ON</tt></td><td><font size="2">
Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = DYNAMIC</tt></td><td><font size="2">
Dynamic Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_LOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_UNLOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are writable)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Flash Sleep Mode (<tt>FSLEEP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSLEEP = OFF</tt></td><td><font size="2">
Flash is powered down when the device is in Sleep mode
</font></td></tr>
<tr><td><tt>FSLEEP = VREGS</tt></td><td><font size="2">
Flash power down is controlled by the VREGS bit
</font></td></tr>
</table></p>

<p><b><font color="#003366">Debug Mode CPU Access Permission (<tt>DBGPER</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DBGPER = ALLOW_PG2</tt></td><td><font size="2">
Allow CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG1</tt></td><td><font size="2">
Allow CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG0</tt></td><td><font size="2">
Allow CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG2</tt></td><td><font size="2">
Deny CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG1</tt></td><td><font size="2">
Deny CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG0</tt></td><td><font size="2">
Deny CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = PG_2_1</tt></td><td><font size="2">
PG0: Deny PG1: Allow PG2: Allow
</font></td></tr>
<tr><td><tt>DBGPER = PG_ALL</tt></td><td><font size="2">
Allow CPU access to all permission regions
</font></td></tr>
</table></p>

<p><b><font color="#003366">EJTAG Boot (<tt>EJTAGBEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>EJTAGBEN = NORMAL</tt></td><td><font size="2">
Normal EJTAG functionality
</font></td></tr>
<tr><td><tt>EJTAGBEN = REDUCED</tt></td><td><font size="2">
Reduced EJTAG functionality
</font></td></tr>
</table></p>

<p><b><font color="#003366">Code Protect (<tt>CP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>CP = ON</tt></td><td><font size="2">
Protection Enabled
</font></td></tr>
<tr><td><tt>CP = OFF</tt></td><td><font size="2">
Protection Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot Flash True Sequence Number (<tt>TSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Boot Flash Complement Sequence Number (<tt>CSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Ethernet RMII/MII Enable (<tt>FMIIEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FMIIEN = OFF</tt></td><td><font size="2">
RMII Enabled
</font></td></tr>
<tr><td><tt>FMIIEN = ON</tt></td><td><font size="2">
MII Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Ethernet I/O Pin Select (<tt>FETHIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FETHIO = OFF</tt></td><td><font size="2">
Alternate Ethernet I/O
</font></td></tr>
<tr><td><tt>FETHIO = ON</tt></td><td><font size="2">
Default Ethernet I/O
</font></td></tr>
</table></p>

<p><b><font color="#003366">Permission Group Lock One Way Configuration (<tt>PGL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PGL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PGL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Module Disable Configuration (<tt>PMDL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PMDL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PMDL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Pin Select Configuration (<tt>IOL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IOL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>IOL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB USBID Selection (<tt>FUSBIDIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FUSBIDIO = OFF</tt></td><td><font size="2">
Controlled by Port Function
</font></td></tr>
<tr><td><tt>FUSBIDIO = ON</tt></td><td><font size="2">
Controlled by the USB Module
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Divider (<tt>FPLLIDIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLIDIV = DIV_1</tt></td><td><font size="2">
1x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_3</tt></td><td><font size="2">
3x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_5</tt></td><td><font size="2">
5x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_6</tt></td><td><font size="2">
6x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_7</tt></td><td><font size="2">
7x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Range (<tt>FPLLRNG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLRNG = RANGE_BYPASS</tt></td><td><font size="2">
Bypass
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_5_10_MHZ</tt></td><td><font size="2">
5-10 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_8_16_MHZ</tt></td><td><font size="2">
8-16 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_13_26_MHZ</tt></td><td><font size="2">
13-26 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_21_42_MHZ</tt></td><td><font size="2">
21-42 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_34_68_MHZ</tt></td><td><font size="2">
34-68 MHz Input
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Clock Selection (<tt>FPLLICLK</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLICLK = PLL_FRC</tt></td><td><font size="2">
FRC is input to the System PLL
</font></td></tr>
<tr><td><tt>FPLLICLK = PLL_POSC</tt></td><td><font size="2">
POSC is input to the System PLL
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Multiplier (<tt>FPLLMULT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLMULT = MUL_1</tt></td><td><font size="2">
PLL Multiply by 1
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_2</tt></td><td><font size="2">
PLL Multiply by 2
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_3</tt></td><td><font size="2">
PLL Multiply by 3
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_4</tt></td><td><font size="2">
PLL Multiply by 4
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_5</tt></td><td><font size="2">
PLL Multiply by 5
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_6</tt></td><td><font size="2">
PLL Multiply by 6
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_7</tt></td><td><font size="2">
PLL Multiply by 7
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_8</tt></td><td><font size="2">
PLL Multiply by 8
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_9</tt></td><td><font size="2">
PLL Multiply by 9
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_10</tt></td><td><font size="2">
PLL Multiply by 10
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_11</tt></td><td><font size="2">
PLL Multiply by 11
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_12</tt></td><td><font size="2">
PLL Multiply by 12
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_13</tt></td><td><font size="2">
PLL Multiply by 13
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_14</tt></td><td><font size="2">
PLL Multiply by 14
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_15</tt></td><td><font size="2">
PLL Multiply by 15
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_16</tt></td><td><font size="2">
PLL Multiply by 16
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_17</tt></td><td><font size="2">
PLL Multiply by 17
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_18</tt></td><td><font size="2">
PLL Multiply by 18
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_19</tt></td><td><font size="2">
PLL Multiply by 19
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_20</tt></td><td><font size="2">
PLL Multiply by 20
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_21</tt></td><td><font size="2">
PLL Multiply by 21
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_22</tt></td><td><font size="2">
PLL Multiply by 22
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_23</tt></td><td><font size="2">
PLL Multiply by 23
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_24</tt></td><td><font size="2">
PLL Multiply by 24
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_25</tt></td><td><font size="2">
PLL Multiply by 25
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_26</tt></td><td><font size="2">
PLL Multiply by 26
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_27</tt></td><td><font size="2">
PLL Multiply by 27
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_28</tt></td><td><font size="2">
PLL Multiply by 28
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_29</tt></td><td><font size="2">
PLL Multiply by 29
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_30</tt></td><td><font size="2">
PLL Multiply by 30
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_31</tt></td><td><font size="2">
PLL Multiply by 31
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_32</tt></td><td><font size="2">
PLL Multiply by 32
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_33</tt></td><td><font size="2">
PLL Multiply by 33
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_34</tt></td><td><font size="2">
PLL Multiply by 34
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_35</tt></td><td><font size="2">
PLL Multiply by 35
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_36</tt></td><td><font size="2">
PLL Multiply by 36
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_37</tt></td><td><font size="2">
PLL Multiply by 37
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_38</tt></td><td><font size="2">
PLL Multiply by 38
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_39</tt></td><td><font size="2">
PLL Multiply by 39
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_40</tt></td><td><font size="2">
PLL Multiply by 40
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_41</tt></td><td><font size="2">
PLL Multiply by 41
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_42</tt></td><td><font size="2">
PLL Multiply by 42
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_43</tt></td><td><font size="2">
PLL Multiply by 43
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_44</tt></td><td><font size="2">
PLL Multiply by 44
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_45</tt></td><td><font size="2">
PLL Multiply by 45
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_46</tt></td><td><font size="2">
PLL Multiply by 46
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_47</tt></td><td><font size="2">
PLL Multiply by 47
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_48</tt></td><td><font size="2">
PLL Multiply by 48
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_49</tt></td><td><font size="2">
PLL Multiply by 49
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_50</tt></td><td><font size="2">
PLL Multiply by 50
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_51</tt></td><td><font size="2">
PLL Multiply by 51
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_52</tt></td><td><font size="2">
PLL Multiply by 52
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_53</tt></td><td><font size="2">
PLL Multiply by 53
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_54</tt></td><td><font size="2">
PLL Multiply by 54
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_55</tt></td><td><font size="2">
PLL Multiply by 55
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_56</tt></td><td><font size="2">
PLL Multiply by 56
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_57</tt></td><td><font size="2">
PLL Multiply by 57
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_58</tt></td><td><font size="2">
PLL Multiply by 58
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_59</tt></td><td><font size="2">
PLL Multiply by 59
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_60</tt></td><td><font size="2">
PLL Multiply by 60
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_61</tt></td><td><font size="2">
PLL Multiply by 61
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_62</tt></td><td><font size="2">
PLL Multiply by 62
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_63</tt></td><td><font size="2">
PLL Multiply by 63
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_64</tt></td><td><font size="2">
PLL Multiply by 64
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_65</tt></td><td><font size="2">
PLL Multiply by 65
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_66</tt></td><td><font size="2">
PLL Multiply by 66
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_67</tt></td><td><font size="2">
PLL Multiply by 67
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_68</tt></td><td><font size="2">
PLL Multiply by 68
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_69</tt></td><td><font size="2">
PLL Multiply by 69
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_70</tt></td><td><font size="2">
PLL Multiply by 70
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_71</tt></td><td><font size="2">
PLL Multiply by 71
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_72</tt></td><td><font size="2">
PLL Multiply by 72
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_73</tt></td><td><font size="2">
PLL Multiply by 73
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_74</tt></td><td><font size="2">
PLL Multiply by 74
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_75</tt></td><td><font size="2">
PLL Multiply by 75
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_76</tt></td><td><font size="2">
PLL Multiply by 76
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_77</tt></td><td><font size="2">
PLL Multiply by 77
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_78</tt></td><td><font size="2">
PLL Multiply by 78
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_79</tt></td><td><font size="2">
PLL Multiply by 79
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_80</tt></td><td><font size="2">
PLL Multiply by 80
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_81</tt></td><td><font size="2">
PLL Multiply by 81
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_82</tt></td><td><font size="2">
PLL Multiply by 82
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_83</tt></td><td><font size="2">
PLL Multiply by 83
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_84</tt></td><td><font size="2">
PLL Multiply by 84
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_85</tt></td><td><font size="2">
PLL Multiply by 85
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_86</tt></td><td><font size="2">
PLL Multiply by 86
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_87</tt></td><td><font size="2">
PLL Multiply by 87
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_88</tt></td><td><font size="2">
PLL Multiply by 88
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_89</tt></td><td><font size="2">
PLL Multiply by 89
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_90</tt></td><td><font size="2">
PLL Multiply by 90
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_91</tt></td><td><font size="2">
PLL Multiply by 91
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_92</tt></td><td><font size="2">
PLL Multiply by 92
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_93</tt></td><td><font size="2">
PLL Multiply by 93
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_94</tt></td><td><font size="2">
PLL Multiply by 94
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_95</tt></td><td><font size="2">
PLL Multiply by 95
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_96</tt></td><td><font size="2">
PLL Multiply by 96
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_97</tt></td><td><font size="2">
PLL Multiply by 97
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_98</tt></td><td><font size="2">
PLL Multiply by 98
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_99</tt></td><td><font size="2">
PLL Multiply by 99
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_100</tt></td><td><font size="2">
PLL Multiply by 100
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_101</tt></td><td><font size="2">
PLL Multiply by 101
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_102</tt></td><td><font size="2">
PLL Multiply by 102
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_103</tt></td><td><font size="2">
PLL Multiply by 103
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_104</tt></td><td><font size="2">
PLL Multiply by 104
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_105</tt></td><td><font size="2">
PLL Multiply by 105
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_106</tt></td><td><font size="2">
PLL Multiply by 106
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_107</tt></td><td><font size="2">
PLL Multiply by 107
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_108</tt></td><td><font size="2">
PLL Multiply by 108
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_109</tt></td><td><font size="2">
PLL Multiply by 109
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_110</tt></td><td><font size="2">
PLL Multiply by 110
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_111</tt></td><td><font size="2">
PLL Multiply by 111
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_112</tt></td><td><font size="2">
PLL Multiply by 112
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_113</tt></td><td><font size="2">
PLL Multiply by 113
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_114</tt></td><td><font size="2">
PLL Multiply by 114
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_115</tt></td><td><font size="2">
PLL Multiply by 115
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_116</tt></td><td><font size="2">
PLL Multiply by 116
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_117</tt></td><td><font size="2">
PLL Multiply by 117
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_118</tt></td><td><font size="2">
PLL Multiply by 118
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_119</tt></td><td><font size="2">
PLL Multiply by 119
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_120</tt></td><td><font size="2">
PLL Multiply by 120
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_121</tt></td><td><font size="2">
PLL Multiply by 121
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_122</tt></td><td><font size="2">
PLL Multiply by 122
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_123</tt></td><td><font size="2">
PLL Multiply by 123
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_124</tt></td><td><font size="2">
PLL Multiply by 124
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_125</tt></td><td><font size="2">
PLL Multiply by 125
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_126</tt></td><td><font size="2">
PLL Multiply by 126
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_127</tt></td><td><font size="2">
PLL Multiply by 127
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_128</tt></td><td><font size="2">
PLL Multiply by 128
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Output Clock Divider (<tt>FPLLODIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLODIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_16</tt></td><td><font size="2">
16x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_32</tt></td><td><font size="2">
32x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Input Frequency Selection (<tt>UPLLFSEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLFSEL = FREQ_24MHZ</tt></td><td><font size="2">
USB PLL input is 24 MHz
</font></td></tr>
<tr><td><tt>UPLLFSEL = FREQ_12MHZ</tt></td><td><font size="2">
USB PLL input is 12 MHz
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Enable (<tt>UPLLEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLEN = ON</tt></td><td><font size="2">
USB PLL is enabled
</font></td></tr>
<tr><td><tt>UPLLEN = OFF</tt></td><td><font size="2">
USB PLL is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Oscillator Selection Bits (<tt>FNOSC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FNOSC = FRCDIV</tt></td><td><font size="2">
Fast RC Osc w/Div-by-N (FRCDIV)
</font></td></tr>
<tr><td><tt>FNOSC = SPLL</tt></td><td><font size="2">
System PLL
</font></td></tr>
<tr><td><tt>FNOSC = POSC</tt></td><td><font size="2">
Primary Osc (HS,EC)
</font></td></tr>
<tr><td><tt>FNOSC = SOSC</tt></td><td><font size="2">
Low Power Secondary Osc (SOSC)
</font></td></tr>
<tr><td><tt>FNOSC = LPRC</tt></td><td><font size="2">
Low Power RC Osc (LPRC)
</font></td></tr>
</table></p>

<p><b><font color="#003366">DMT Count Window Interval (<tt>DMTINTV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTINTV = WIN_0</tt></td><td><font size="2">
Window/Interval value is zero
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_1_2</tt></td><td><font size="2">
Window/Interval value is 1/2 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_3_4</tt></td><td><font size="2">
Window/Interval value is 3/4 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_7_8</tt></td><td><font size="2">
Window/Interval value is 7/8 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_15_16</tt></td><td><font size="2">
Window/Interval value is 15/16 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_31_32</tt></td><td><font size="2">
Window/Interval value is 31/32 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_63_64</tt></td><td><font size="2">
Window/Interval value is 63/64 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_127_128</tt></td><td><font size="2">
Window/Interval value is 127/128 counter value
</font></td></tr>
</table></p>

<p><b><font color="#003366">Secondary Oscillator Enable (<tt>FSOSCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSOSCEN = OFF</tt></td><td><font size="2">
Disable SOSC
</font></td></tr>
<tr><td><tt>FSOSCEN = ON</tt></td><td><font size="2">
Enable SOSC
</font></td></tr>
</table></p>

<p><b><font color="#003366">Internal/External Switch Over (<tt>IESO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IESO = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>IESO = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Primary Oscillator Configuration (<tt>POSCMOD</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>POSCMOD = EC</tt></td><td><font size="2">
External clock mode
</font></td></tr>
<tr><td><tt>POSCMOD = HS</tt></td><td><font size="2">
HS osc mode
</font></td></tr>
<tr><td><tt>POSCMOD = OFF</tt></td><td><font size="2">
Primary osc disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">CLKO Output Signal Active on the OSCO Pin (<tt>OSCIOFNC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>OSCIOFNC = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>OSCIOFNC = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Clock Switching and Monitor Selection (<tt>FCKSM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FCKSM = CSDCMD</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECMD</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSDCME</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Enabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECME</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Postscaler (<tt>WDTPS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTPS = PS1</tt></td><td><font size="2">
1:1
</font></td></tr>
<tr><td><tt>WDTPS = PS2</tt></td><td><font size="2">
1:2
</font></td></tr>
<tr><td><tt>WDTPS = PS4</tt></td><td><font size="2">
1:4
</font></td></tr>
<tr><td><tt>WDTPS = PS8</tt></td><td><font size="2">
1:8
</font></td></tr>
<tr><td><tt>WDTPS = PS16</tt></td><td><font size="2">
1:16
</font></td></tr>
<tr><td><tt>WDTPS = PS32</tt></td><td><font size="2">
1:32
</font></td></tr>
<tr><td><tt>WDTPS = PS64</tt></td><td><font size="2">
1:64
</font></td></tr>
<tr><td><tt>WDTPS = PS128</tt></td><td><font size="2">
1:128
</font></td></tr>
<tr><td><tt>WDTPS = PS256</tt></td><td><font size="2">
1:256
</font></td></tr>
<tr><td><tt>WDTPS = PS512</tt></td><td><font size="2">
1:512
</font></td></tr>
<tr><td><tt>WDTPS = PS1024</tt></td><td><font size="2">
1:1024
</font></td></tr>
<tr><td><tt>WDTPS = PS2048</tt></td><td><font size="2">
1:2048
</font></td></tr>
<tr><td><tt>WDTPS = PS4096</tt></td><td><font size="2">
1:4096
</font></td></tr>
<tr><td><tt>WDTPS = PS8192</tt></td><td><font size="2">
1:8192
</font></td></tr>
<tr><td><tt>WDTPS = PS16384</tt></td><td><font size="2">
1:16384
</font></td></tr>
<tr><td><tt>WDTPS = PS32768</tt></td><td><font size="2">
1:32768
</font></td></tr>
<tr><td><tt>WDTPS = PS65536</tt></td><td><font size="2">
1:65536
</font></td></tr>
<tr><td><tt>WDTPS = PS131072</tt></td><td><font size="2">
1:131072
</font></td></tr>
<tr><td><tt>WDTPS = PS262144</tt></td><td><font size="2">
1:262144
</font></td></tr>
<tr><td><tt>WDTPS = PS524288</tt></td><td><font size="2">
1:524288
</font></td></tr>
<tr><td><tt>WDTPS = PS1048576</tt></td><td><font size="2">
1:1048576
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Stop During Flash Programming (<tt>WDTSPGM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTSPGM = RUN</tt></td><td><font size="2">
WDT runs during Flash programming
</font></td></tr>
<tr><td><tt>WDTSPGM = STOP</tt></td><td><font size="2">
WDT stops during Flash programming
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Mode (<tt>WINDIS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WINDIS = NORMAL</tt></td><td><font size="2">
Watchdog Timer is in non-Window mode
</font></td></tr>
<tr><td><tt>WINDIS = WINDOW</tt></td><td><font size="2">
Watchdog Timer is in Window mode
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Enable (<tt>FWDTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTEN = OFF</tt></td><td><font size="2">
WDT Disabled
</font></td></tr>
<tr><td><tt>FWDTEN = ON</tt></td><td><font size="2">
WDT Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Size (<tt>FWDTWINSZ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTWINSZ = WINSZ_25</tt></td><td><font size="2">
Window size is 25%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_37</tt></td><td><font size="2">
Window size is 37.5%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_50</tt></td><td><font size="2">
Window size is 50%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_75</tt></td><td><font size="2">
Window size is 75%
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Count Selection (<tt>DMTCNT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTCNT = DMT8</tt></td><td><font size="2">
2^8 (256)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT9</tt></td><td><font size="2">
2^9 (512)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT10</tt></td><td><font size="2">
2^10 (1024)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT11</tt></td><td><font size="2">
2^11 (2048)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT12</tt></td><td><font size="2">
2^12 (4096)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT13</tt></td><td><font size="2">
2^13 (8192)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT14</tt></td><td><font size="2">
2^14 (16384)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT15</tt></td><td><font size="2">
2^15 (32768)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT16</tt></td><td><font size="2">
2^16 (65536)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT17</tt></td><td><font size="2">
2^17 (131072)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT18</tt></td><td><font size="2">
2^18 (262144)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT19</tt></td><td><font size="2">
2^19 (524288)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT20</tt></td><td><font size="2">
2^20 (1048576)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT21</tt></td><td><font size="2">
2^21 (2097152)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT22</tt></td><td><font size="2">
2^22 (4194304)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT23</tt></td><td><font size="2">
2^23 (8388608)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT24</tt></td><td><font size="2">
2^24 (16777216)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT25</tt></td><td><font size="2">
2^25 (33554432)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT26</tt></td><td><font size="2">
2^26 (67108864)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT27</tt></td><td><font size="2">
2^27 (134217728)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT28</tt></td><td><font size="2">
2^28 (268435456)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT29</tt></td><td><font size="2">
2^29 (536870912)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT30</tt></td><td><font size="2">
2^30 (1073741824)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT31</tt></td><td><font size="2">
2^31 (2147483648)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Enable (<tt>FDMTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FDMTEN = ON</tt></td><td><font size="2">
Deadman Timer is enabled
</font></td></tr>
<tr><td><tt>FDMTEN = OFF</tt></td><td><font size="2">
Deadman Timer is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Background Debugger Enable (<tt>DEBUG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DEBUG = ON</tt></td><td><font size="2">
Debugger is enabled
</font></td></tr>
<tr><td><tt>DEBUG = OFF</tt></td><td><font size="2">
Debugger is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">JTAG Enable (<tt>JTAGEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>JTAGEN = ON</tt></td><td><font size="2">
JTAG Port Enabled
</font></td></tr>
<tr><td><tt>JTAGEN = OFF</tt></td><td><font size="2">
JTAG Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">ICE/ICD Comm Channel Select (<tt>ICESEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>ICESEL = ICS_PGx1</tt></td><td><font size="2">
Communicate on PGEC1/PGED1
</font></td></tr>
<tr><td><tt>ICESEL = ICS_PGx2</tt></td><td><font size="2">
Communicate on PGEC2/PGED2
</font></td></tr>
</table></p>

<p><b><font color="#003366">Trace Enable (<tt>TRCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>TRCEN = ON</tt></td><td><font size="2">
Trace features in the CPU are enabled
</font></td></tr>
<tr><td><tt>TRCEN = OFF</tt></td><td><font size="2">
Trace features in the CPU are disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot ISA Selection (<tt>BOOTISA</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>BOOTISA = MIPS32</tt></td><td><font size="2">
Boot code and Exception code is MIPS32
</font></td></tr>
<tr><td><tt>BOOTISA = MICROMIPS</tt></td><td><font size="2">
Boot code and Exception code is microMIPS
</font></td></tr>
</table></p>

<p><b><font color="#003366">Dynamic Flash ECC Configuration (<tt>FECCCON</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FECCCON = ON</tt></td><td><font size="2">
Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = DYNAMIC</tt></td><td><font size="2">
Dynamic Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_LOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_UNLOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are writable)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Flash Sleep Mode (<tt>FSLEEP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSLEEP = OFF</tt></td><td><font size="2">
Flash is powered down when the device is in Sleep mode
</font></td></tr>
<tr><td><tt>FSLEEP = VREGS</tt></td><td><font size="2">
Flash power down is controlled by the VREGS bit
</font></td></tr>
</table></p>

<p><b><font color="#003366">Debug Mode CPU Access Permission (<tt>DBGPER</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DBGPER = ALLOW_PG2</tt></td><td><font size="2">
Allow CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG1</tt></td><td><font size="2">
Allow CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG0</tt></td><td><font size="2">
Allow CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG2</tt></td><td><font size="2">
Deny CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG1</tt></td><td><font size="2">
Deny CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG0</tt></td><td><font size="2">
Deny CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = PG_2_1</tt></td><td><font size="2">
PG0: Deny PG1: Allow PG2: Allow
</font></td></tr>
<tr><td><tt>DBGPER = PG_ALL</tt></td><td><font size="2">
Allow CPU access to all permission regions
</font></td></tr>
</table></p>

<p><b><font color="#003366">EJTAG Boot (<tt>EJTAGBEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>EJTAGBEN = NORMAL</tt></td><td><font size="2">
Normal EJTAG functionality
</font></td></tr>
<tr><td><tt>EJTAGBEN = REDUCED</tt></td><td><font size="2">
Reduced EJTAG functionality
</font></td></tr>
</table></p>

<p><b><font color="#003366">Code Protect (<tt>CP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>CP = ON</tt></td><td><font size="2">
Protection Enabled
</font></td></tr>
<tr><td><tt>CP = OFF</tt></td><td><font size="2">
Protection Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot Flash True Sequence Number (<tt>TSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Boot Flash Complement Sequence Number (<tt>CSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Ethernet RMII/MII Enable (<tt>FMIIEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FMIIEN = OFF</tt></td><td><font size="2">
RMII Enabled
</font></td></tr>
<tr><td><tt>FMIIEN = ON</tt></td><td><font size="2">
MII Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Ethernet I/O Pin Select (<tt>FETHIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FETHIO = OFF</tt></td><td><font size="2">
Alternate Ethernet I/O
</font></td></tr>
<tr><td><tt>FETHIO = ON</tt></td><td><font size="2">
Default Ethernet I/O
</font></td></tr>
</table></p>

<p><b><font color="#003366">Permission Group Lock One Way Configuration (<tt>PGL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PGL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PGL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Module Disable Configuration (<tt>PMDL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PMDL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PMDL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Pin Select Configuration (<tt>IOL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IOL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>IOL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB USBID Selection (<tt>FUSBIDIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FUSBIDIO = OFF</tt></td><td><font size="2">
Controlled by Port Function
</font></td></tr>
<tr><td><tt>FUSBIDIO = ON</tt></td><td><font size="2">
Controlled by the USB Module
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Divider (<tt>FPLLIDIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLIDIV = DIV_1</tt></td><td><font size="2">
1x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_3</tt></td><td><font size="2">
3x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_5</tt></td><td><font size="2">
5x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_6</tt></td><td><font size="2">
6x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_7</tt></td><td><font size="2">
7x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Range (<tt>FPLLRNG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLRNG = RANGE_BYPASS</tt></td><td><font size="2">
Bypass
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_5_10_MHZ</tt></td><td><font size="2">
5-10 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_8_16_MHZ</tt></td><td><font size="2">
8-16 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_13_26_MHZ</tt></td><td><font size="2">
13-26 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_21_42_MHZ</tt></td><td><font size="2">
21-42 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_34_68_MHZ</tt></td><td><font size="2">
34-68 MHz Input
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Clock Selection (<tt>FPLLICLK</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLICLK = PLL_FRC</tt></td><td><font size="2">
FRC is input to the System PLL
</font></td></tr>
<tr><td><tt>FPLLICLK = PLL_POSC</tt></td><td><font size="2">
POSC is input to the System PLL
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Multiplier (<tt>FPLLMULT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLMULT = MUL_1</tt></td><td><font size="2">
PLL Multiply by 1
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_2</tt></td><td><font size="2">
PLL Multiply by 2
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_3</tt></td><td><font size="2">
PLL Multiply by 3
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_4</tt></td><td><font size="2">
PLL Multiply by 4
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_5</tt></td><td><font size="2">
PLL Multiply by 5
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_6</tt></td><td><font size="2">
PLL Multiply by 6
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_7</tt></td><td><font size="2">
PLL Multiply by 7
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_8</tt></td><td><font size="2">
PLL Multiply by 8
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_9</tt></td><td><font size="2">
PLL Multiply by 9
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_10</tt></td><td><font size="2">
PLL Multiply by 10
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_11</tt></td><td><font size="2">
PLL Multiply by 11
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_12</tt></td><td><font size="2">
PLL Multiply by 12
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_13</tt></td><td><font size="2">
PLL Multiply by 13
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_14</tt></td><td><font size="2">
PLL Multiply by 14
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_15</tt></td><td><font size="2">
PLL Multiply by 15
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_16</tt></td><td><font size="2">
PLL Multiply by 16
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_17</tt></td><td><font size="2">
PLL Multiply by 17
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_18</tt></td><td><font size="2">
PLL Multiply by 18
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_19</tt></td><td><font size="2">
PLL Multiply by 19
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_20</tt></td><td><font size="2">
PLL Multiply by 20
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_21</tt></td><td><font size="2">
PLL Multiply by 21
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_22</tt></td><td><font size="2">
PLL Multiply by 22
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_23</tt></td><td><font size="2">
PLL Multiply by 23
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_24</tt></td><td><font size="2">
PLL Multiply by 24
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_25</tt></td><td><font size="2">
PLL Multiply by 25
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_26</tt></td><td><font size="2">
PLL Multiply by 26
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_27</tt></td><td><font size="2">
PLL Multiply by 27
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_28</tt></td><td><font size="2">
PLL Multiply by 28
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_29</tt></td><td><font size="2">
PLL Multiply by 29
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_30</tt></td><td><font size="2">
PLL Multiply by 30
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_31</tt></td><td><font size="2">
PLL Multiply by 31
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_32</tt></td><td><font size="2">
PLL Multiply by 32
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_33</tt></td><td><font size="2">
PLL Multiply by 33
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_34</tt></td><td><font size="2">
PLL Multiply by 34
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_35</tt></td><td><font size="2">
PLL Multiply by 35
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_36</tt></td><td><font size="2">
PLL Multiply by 36
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_37</tt></td><td><font size="2">
PLL Multiply by 37
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_38</tt></td><td><font size="2">
PLL Multiply by 38
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_39</tt></td><td><font size="2">
PLL Multiply by 39
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_40</tt></td><td><font size="2">
PLL Multiply by 40
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_41</tt></td><td><font size="2">
PLL Multiply by 41
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_42</tt></td><td><font size="2">
PLL Multiply by 42
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_43</tt></td><td><font size="2">
PLL Multiply by 43
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_44</tt></td><td><font size="2">
PLL Multiply by 44
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_45</tt></td><td><font size="2">
PLL Multiply by 45
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_46</tt></td><td><font size="2">
PLL Multiply by 46
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_47</tt></td><td><font size="2">
PLL Multiply by 47
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_48</tt></td><td><font size="2">
PLL Multiply by 48
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_49</tt></td><td><font size="2">
PLL Multiply by 49
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_50</tt></td><td><font size="2">
PLL Multiply by 50
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_51</tt></td><td><font size="2">
PLL Multiply by 51
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_52</tt></td><td><font size="2">
PLL Multiply by 52
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_53</tt></td><td><font size="2">
PLL Multiply by 53
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_54</tt></td><td><font size="2">
PLL Multiply by 54
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_55</tt></td><td><font size="2">
PLL Multiply by 55
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_56</tt></td><td><font size="2">
PLL Multiply by 56
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_57</tt></td><td><font size="2">
PLL Multiply by 57
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_58</tt></td><td><font size="2">
PLL Multiply by 58
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_59</tt></td><td><font size="2">
PLL Multiply by 59
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_60</tt></td><td><font size="2">
PLL Multiply by 60
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_61</tt></td><td><font size="2">
PLL Multiply by 61
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_62</tt></td><td><font size="2">
PLL Multiply by 62
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_63</tt></td><td><font size="2">
PLL Multiply by 63
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_64</tt></td><td><font size="2">
PLL Multiply by 64
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_65</tt></td><td><font size="2">
PLL Multiply by 65
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_66</tt></td><td><font size="2">
PLL Multiply by 66
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_67</tt></td><td><font size="2">
PLL Multiply by 67
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_68</tt></td><td><font size="2">
PLL Multiply by 68
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_69</tt></td><td><font size="2">
PLL Multiply by 69
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_70</tt></td><td><font size="2">
PLL Multiply by 70
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_71</tt></td><td><font size="2">
PLL Multiply by 71
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_72</tt></td><td><font size="2">
PLL Multiply by 72
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_73</tt></td><td><font size="2">
PLL Multiply by 73
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_74</tt></td><td><font size="2">
PLL Multiply by 74
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_75</tt></td><td><font size="2">
PLL Multiply by 75
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_76</tt></td><td><font size="2">
PLL Multiply by 76
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_77</tt></td><td><font size="2">
PLL Multiply by 77
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_78</tt></td><td><font size="2">
PLL Multiply by 78
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_79</tt></td><td><font size="2">
PLL Multiply by 79
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_80</tt></td><td><font size="2">
PLL Multiply by 80
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_81</tt></td><td><font size="2">
PLL Multiply by 81
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_82</tt></td><td><font size="2">
PLL Multiply by 82
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_83</tt></td><td><font size="2">
PLL Multiply by 83
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_84</tt></td><td><font size="2">
PLL Multiply by 84
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_85</tt></td><td><font size="2">
PLL Multiply by 85
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_86</tt></td><td><font size="2">
PLL Multiply by 86
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_87</tt></td><td><font size="2">
PLL Multiply by 87
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_88</tt></td><td><font size="2">
PLL Multiply by 88
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_89</tt></td><td><font size="2">
PLL Multiply by 89
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_90</tt></td><td><font size="2">
PLL Multiply by 90
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_91</tt></td><td><font size="2">
PLL Multiply by 91
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_92</tt></td><td><font size="2">
PLL Multiply by 92
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_93</tt></td><td><font size="2">
PLL Multiply by 93
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_94</tt></td><td><font size="2">
PLL Multiply by 94
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_95</tt></td><td><font size="2">
PLL Multiply by 95
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_96</tt></td><td><font size="2">
PLL Multiply by 96
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_97</tt></td><td><font size="2">
PLL Multiply by 97
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_98</tt></td><td><font size="2">
PLL Multiply by 98
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_99</tt></td><td><font size="2">
PLL Multiply by 99
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_100</tt></td><td><font size="2">
PLL Multiply by 100
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_101</tt></td><td><font size="2">
PLL Multiply by 101
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_102</tt></td><td><font size="2">
PLL Multiply by 102
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_103</tt></td><td><font size="2">
PLL Multiply by 103
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_104</tt></td><td><font size="2">
PLL Multiply by 104
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_105</tt></td><td><font size="2">
PLL Multiply by 105
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_106</tt></td><td><font size="2">
PLL Multiply by 106
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_107</tt></td><td><font size="2">
PLL Multiply by 107
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_108</tt></td><td><font size="2">
PLL Multiply by 108
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_109</tt></td><td><font size="2">
PLL Multiply by 109
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_110</tt></td><td><font size="2">
PLL Multiply by 110
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_111</tt></td><td><font size="2">
PLL Multiply by 111
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_112</tt></td><td><font size="2">
PLL Multiply by 112
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_113</tt></td><td><font size="2">
PLL Multiply by 113
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_114</tt></td><td><font size="2">
PLL Multiply by 114
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_115</tt></td><td><font size="2">
PLL Multiply by 115
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_116</tt></td><td><font size="2">
PLL Multiply by 116
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_117</tt></td><td><font size="2">
PLL Multiply by 117
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_118</tt></td><td><font size="2">
PLL Multiply by 118
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_119</tt></td><td><font size="2">
PLL Multiply by 119
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_120</tt></td><td><font size="2">
PLL Multiply by 120
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_121</tt></td><td><font size="2">
PLL Multiply by 121
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_122</tt></td><td><font size="2">
PLL Multiply by 122
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_123</tt></td><td><font size="2">
PLL Multiply by 123
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_124</tt></td><td><font size="2">
PLL Multiply by 124
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_125</tt></td><td><font size="2">
PLL Multiply by 125
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_126</tt></td><td><font size="2">
PLL Multiply by 126
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_127</tt></td><td><font size="2">
PLL Multiply by 127
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_128</tt></td><td><font size="2">
PLL Multiply by 128
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Output Clock Divider (<tt>FPLLODIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLODIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_16</tt></td><td><font size="2">
16x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_32</tt></td><td><font size="2">
32x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Input Frequency Selection (<tt>UPLLFSEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLFSEL = FREQ_24MHZ</tt></td><td><font size="2">
USB PLL input is 24 MHz
</font></td></tr>
<tr><td><tt>UPLLFSEL = FREQ_12MHZ</tt></td><td><font size="2">
USB PLL input is 12 MHz
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Enable (<tt>UPLLEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLEN = ON</tt></td><td><font size="2">
USB PLL is enabled
</font></td></tr>
<tr><td><tt>UPLLEN = OFF</tt></td><td><font size="2">
USB PLL is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Oscillator Selection Bits (<tt>FNOSC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FNOSC = FRCDIV</tt></td><td><font size="2">
Fast RC Osc w/Div-by-N (FRCDIV)
</font></td></tr>
<tr><td><tt>FNOSC = SPLL</tt></td><td><font size="2">
System PLL
</font></td></tr>
<tr><td><tt>FNOSC = POSC</tt></td><td><font size="2">
Primary Osc (HS,EC)
</font></td></tr>
<tr><td><tt>FNOSC = SOSC</tt></td><td><font size="2">
Low Power Secondary Osc (SOSC)
</font></td></tr>
<tr><td><tt>FNOSC = LPRC</tt></td><td><font size="2">
Low Power RC Osc (LPRC)
</font></td></tr>
</table></p>

<p><b><font color="#003366">DMT Count Window Interval (<tt>DMTINTV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTINTV = WIN_0</tt></td><td><font size="2">
Window/Interval value is zero
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_1_2</tt></td><td><font size="2">
Window/Interval value is 1/2 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_3_4</tt></td><td><font size="2">
Window/Interval value is 3/4 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_7_8</tt></td><td><font size="2">
Window/Interval value is 7/8 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_15_16</tt></td><td><font size="2">
Window/Interval value is 15/16 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_31_32</tt></td><td><font size="2">
Window/Interval value is 31/32 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_63_64</tt></td><td><font size="2">
Window/Interval value is 63/64 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_127_128</tt></td><td><font size="2">
Window/Interval value is 127/128 counter value
</font></td></tr>
</table></p>

<p><b><font color="#003366">Secondary Oscillator Enable (<tt>FSOSCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSOSCEN = OFF</tt></td><td><font size="2">
Disable SOSC
</font></td></tr>
<tr><td><tt>FSOSCEN = ON</tt></td><td><font size="2">
Enable SOSC
</font></td></tr>
</table></p>

<p><b><font color="#003366">Internal/External Switch Over (<tt>IESO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IESO = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>IESO = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Primary Oscillator Configuration (<tt>POSCMOD</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>POSCMOD = EC</tt></td><td><font size="2">
External clock mode
</font></td></tr>
<tr><td><tt>POSCMOD = HS</tt></td><td><font size="2">
HS osc mode
</font></td></tr>
<tr><td><tt>POSCMOD = OFF</tt></td><td><font size="2">
Primary osc disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">CLKO Output Signal Active on the OSCO Pin (<tt>OSCIOFNC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>OSCIOFNC = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>OSCIOFNC = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Clock Switching and Monitor Selection (<tt>FCKSM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FCKSM = CSDCMD</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECMD</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSDCME</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Enabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECME</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Postscaler (<tt>WDTPS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTPS = PS1</tt></td><td><font size="2">
1:1
</font></td></tr>
<tr><td><tt>WDTPS = PS2</tt></td><td><font size="2">
1:2
</font></td></tr>
<tr><td><tt>WDTPS = PS4</tt></td><td><font size="2">
1:4
</font></td></tr>
<tr><td><tt>WDTPS = PS8</tt></td><td><font size="2">
1:8
</font></td></tr>
<tr><td><tt>WDTPS = PS16</tt></td><td><font size="2">
1:16
</font></td></tr>
<tr><td><tt>WDTPS = PS32</tt></td><td><font size="2">
1:32
</font></td></tr>
<tr><td><tt>WDTPS = PS64</tt></td><td><font size="2">
1:64
</font></td></tr>
<tr><td><tt>WDTPS = PS128</tt></td><td><font size="2">
1:128
</font></td></tr>
<tr><td><tt>WDTPS = PS256</tt></td><td><font size="2">
1:256
</font></td></tr>
<tr><td><tt>WDTPS = PS512</tt></td><td><font size="2">
1:512
</font></td></tr>
<tr><td><tt>WDTPS = PS1024</tt></td><td><font size="2">
1:1024
</font></td></tr>
<tr><td><tt>WDTPS = PS2048</tt></td><td><font size="2">
1:2048
</font></td></tr>
<tr><td><tt>WDTPS = PS4096</tt></td><td><font size="2">
1:4096
</font></td></tr>
<tr><td><tt>WDTPS = PS8192</tt></td><td><font size="2">
1:8192
</font></td></tr>
<tr><td><tt>WDTPS = PS16384</tt></td><td><font size="2">
1:16384
</font></td></tr>
<tr><td><tt>WDTPS = PS32768</tt></td><td><font size="2">
1:32768
</font></td></tr>
<tr><td><tt>WDTPS = PS65536</tt></td><td><font size="2">
1:65536
</font></td></tr>
<tr><td><tt>WDTPS = PS131072</tt></td><td><font size="2">
1:131072
</font></td></tr>
<tr><td><tt>WDTPS = PS262144</tt></td><td><font size="2">
1:262144
</font></td></tr>
<tr><td><tt>WDTPS = PS524288</tt></td><td><font size="2">
1:524288
</font></td></tr>
<tr><td><tt>WDTPS = PS1048576</tt></td><td><font size="2">
1:1048576
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Stop During Flash Programming (<tt>WDTSPGM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTSPGM = RUN</tt></td><td><font size="2">
WDT runs during Flash programming
</font></td></tr>
<tr><td><tt>WDTSPGM = STOP</tt></td><td><font size="2">
WDT stops during Flash programming
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Mode (<tt>WINDIS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WINDIS = NORMAL</tt></td><td><font size="2">
Watchdog Timer is in non-Window mode
</font></td></tr>
<tr><td><tt>WINDIS = WINDOW</tt></td><td><font size="2">
Watchdog Timer is in Window mode
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Enable (<tt>FWDTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTEN = OFF</tt></td><td><font size="2">
WDT Disabled
</font></td></tr>
<tr><td><tt>FWDTEN = ON</tt></td><td><font size="2">
WDT Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Size (<tt>FWDTWINSZ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTWINSZ = WINSZ_25</tt></td><td><font size="2">
Window size is 25%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_37</tt></td><td><font size="2">
Window size is 37.5%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_50</tt></td><td><font size="2">
Window size is 50%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_75</tt></td><td><font size="2">
Window size is 75%
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Count Selection (<tt>DMTCNT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTCNT = DMT8</tt></td><td><font size="2">
2^8 (256)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT9</tt></td><td><font size="2">
2^9 (512)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT10</tt></td><td><font size="2">
2^10 (1024)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT11</tt></td><td><font size="2">
2^11 (2048)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT12</tt></td><td><font size="2">
2^12 (4096)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT13</tt></td><td><font size="2">
2^13 (8192)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT14</tt></td><td><font size="2">
2^14 (16384)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT15</tt></td><td><font size="2">
2^15 (32768)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT16</tt></td><td><font size="2">
2^16 (65536)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT17</tt></td><td><font size="2">
2^17 (131072)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT18</tt></td><td><font size="2">
2^18 (262144)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT19</tt></td><td><font size="2">
2^19 (524288)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT20</tt></td><td><font size="2">
2^20 (1048576)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT21</tt></td><td><font size="2">
2^21 (2097152)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT22</tt></td><td><font size="2">
2^22 (4194304)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT23</tt></td><td><font size="2">
2^23 (8388608)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT24</tt></td><td><font size="2">
2^24 (16777216)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT25</tt></td><td><font size="2">
2^25 (33554432)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT26</tt></td><td><font size="2">
2^26 (67108864)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT27</tt></td><td><font size="2">
2^27 (134217728)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT28</tt></td><td><font size="2">
2^28 (268435456)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT29</tt></td><td><font size="2">
2^29 (536870912)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT30</tt></td><td><font size="2">
2^30 (1073741824)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT31</tt></td><td><font size="2">
2^31 (2147483648)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Enable (<tt>FDMTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FDMTEN = ON</tt></td><td><font size="2">
Deadman Timer is enabled
</font></td></tr>
<tr><td><tt>FDMTEN = OFF</tt></td><td><font size="2">
Deadman Timer is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Background Debugger Enable (<tt>DEBUG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DEBUG = ON</tt></td><td><font size="2">
Debugger is enabled
</font></td></tr>
<tr><td><tt>DEBUG = OFF</tt></td><td><font size="2">
Debugger is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">JTAG Enable (<tt>JTAGEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>JTAGEN = ON</tt></td><td><font size="2">
JTAG Port Enabled
</font></td></tr>
<tr><td><tt>JTAGEN = OFF</tt></td><td><font size="2">
JTAG Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">ICE/ICD Comm Channel Select (<tt>ICESEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>ICESEL = ICS_PGx1</tt></td><td><font size="2">
Communicate on PGEC1/PGED1
</font></td></tr>
<tr><td><tt>ICESEL = ICS_PGx2</tt></td><td><font size="2">
Communicate on PGEC2/PGED2
</font></td></tr>
</table></p>

<p><b><font color="#003366">Trace Enable (<tt>TRCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>TRCEN = ON</tt></td><td><font size="2">
Trace features in the CPU are enabled
</font></td></tr>
<tr><td><tt>TRCEN = OFF</tt></td><td><font size="2">
Trace features in the CPU are disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot ISA Selection (<tt>BOOTISA</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>BOOTISA = MIPS32</tt></td><td><font size="2">
Boot code and Exception code is MIPS32
</font></td></tr>
<tr><td><tt>BOOTISA = MICROMIPS</tt></td><td><font size="2">
Boot code and Exception code is microMIPS
</font></td></tr>
</table></p>

<p><b><font color="#003366">Dynamic Flash ECC Configuration (<tt>FECCCON</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FECCCON = ON</tt></td><td><font size="2">
Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = DYNAMIC</tt></td><td><font size="2">
Dynamic Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_LOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_UNLOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are writable)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Flash Sleep Mode (<tt>FSLEEP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSLEEP = OFF</tt></td><td><font size="2">
Flash is powered down when the device is in Sleep mode
</font></td></tr>
<tr><td><tt>FSLEEP = VREGS</tt></td><td><font size="2">
Flash power down is controlled by the VREGS bit
</font></td></tr>
</table></p>

<p><b><font color="#003366">Debug Mode CPU Access Permission (<tt>DBGPER</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DBGPER = ALLOW_PG2</tt></td><td><font size="2">
Allow CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG1</tt></td><td><font size="2">
Allow CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG0</tt></td><td><font size="2">
Allow CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG2</tt></td><td><font size="2">
Deny CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG1</tt></td><td><font size="2">
Deny CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG0</tt></td><td><font size="2">
Deny CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = PG_2_1</tt></td><td><font size="2">
PG0: Deny PG1: Allow PG2: Allow
</font></td></tr>
<tr><td><tt>DBGPER = PG_ALL</tt></td><td><font size="2">
Allow CPU access to all permission regions
</font></td></tr>
</table></p>

<p><b><font color="#003366">EJTAG Boot (<tt>EJTAGBEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>EJTAGBEN = NORMAL</tt></td><td><font size="2">
Normal EJTAG functionality
</font></td></tr>
<tr><td><tt>EJTAGBEN = REDUCED</tt></td><td><font size="2">
Reduced EJTAG functionality
</font></td></tr>
</table></p>

<p><b><font color="#003366">Code Protect (<tt>CP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>CP = ON</tt></td><td><font size="2">
Protection Enabled
</font></td></tr>
<tr><td><tt>CP = OFF</tt></td><td><font size="2">
Protection Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot Flash True Sequence Number (<tt>TSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Boot Flash Complement Sequence Number (<tt>CSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Ethernet RMII/MII Enable (<tt>FMIIEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FMIIEN = OFF</tt></td><td><font size="2">
RMII Enabled
</font></td></tr>
<tr><td><tt>FMIIEN = ON</tt></td><td><font size="2">
MII Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Ethernet I/O Pin Select (<tt>FETHIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FETHIO = OFF</tt></td><td><font size="2">
Alternate Ethernet I/O
</font></td></tr>
<tr><td><tt>FETHIO = ON</tt></td><td><font size="2">
Default Ethernet I/O
</font></td></tr>
</table></p>

<p><b><font color="#003366">Permission Group Lock One Way Configuration (<tt>PGL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PGL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PGL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Module Disable Configuration (<tt>PMDL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PMDL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PMDL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Pin Select Configuration (<tt>IOL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IOL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>IOL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB USBID Selection (<tt>FUSBIDIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FUSBIDIO = OFF</tt></td><td><font size="2">
Controlled by Port Function
</font></td></tr>
<tr><td><tt>FUSBIDIO = ON</tt></td><td><font size="2">
Controlled by the USB Module
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Divider (<tt>FPLLIDIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLIDIV = DIV_1</tt></td><td><font size="2">
1x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_3</tt></td><td><font size="2">
3x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_5</tt></td><td><font size="2">
5x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_6</tt></td><td><font size="2">
6x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_7</tt></td><td><font size="2">
7x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Range (<tt>FPLLRNG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLRNG = RANGE_BYPASS</tt></td><td><font size="2">
Bypass
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_5_10_MHZ</tt></td><td><font size="2">
5-10 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_8_16_MHZ</tt></td><td><font size="2">
8-16 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_13_26_MHZ</tt></td><td><font size="2">
13-26 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_21_42_MHZ</tt></td><td><font size="2">
21-42 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_34_68_MHZ</tt></td><td><font size="2">
34-68 MHz Input
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Clock Selection (<tt>FPLLICLK</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLICLK = PLL_FRC</tt></td><td><font size="2">
FRC is input to the System PLL
</font></td></tr>
<tr><td><tt>FPLLICLK = PLL_POSC</tt></td><td><font size="2">
POSC is input to the System PLL
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Multiplier (<tt>FPLLMULT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLMULT = MUL_1</tt></td><td><font size="2">
PLL Multiply by 1
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_2</tt></td><td><font size="2">
PLL Multiply by 2
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_3</tt></td><td><font size="2">
PLL Multiply by 3
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_4</tt></td><td><font size="2">
PLL Multiply by 4
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_5</tt></td><td><font size="2">
PLL Multiply by 5
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_6</tt></td><td><font size="2">
PLL Multiply by 6
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_7</tt></td><td><font size="2">
PLL Multiply by 7
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_8</tt></td><td><font size="2">
PLL Multiply by 8
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_9</tt></td><td><font size="2">
PLL Multiply by 9
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_10</tt></td><td><font size="2">
PLL Multiply by 10
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_11</tt></td><td><font size="2">
PLL Multiply by 11
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_12</tt></td><td><font size="2">
PLL Multiply by 12
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_13</tt></td><td><font size="2">
PLL Multiply by 13
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_14</tt></td><td><font size="2">
PLL Multiply by 14
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_15</tt></td><td><font size="2">
PLL Multiply by 15
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_16</tt></td><td><font size="2">
PLL Multiply by 16
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_17</tt></td><td><font size="2">
PLL Multiply by 17
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_18</tt></td><td><font size="2">
PLL Multiply by 18
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_19</tt></td><td><font size="2">
PLL Multiply by 19
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_20</tt></td><td><font size="2">
PLL Multiply by 20
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_21</tt></td><td><font size="2">
PLL Multiply by 21
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_22</tt></td><td><font size="2">
PLL Multiply by 22
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_23</tt></td><td><font size="2">
PLL Multiply by 23
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_24</tt></td><td><font size="2">
PLL Multiply by 24
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_25</tt></td><td><font size="2">
PLL Multiply by 25
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_26</tt></td><td><font size="2">
PLL Multiply by 26
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_27</tt></td><td><font size="2">
PLL Multiply by 27
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_28</tt></td><td><font size="2">
PLL Multiply by 28
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_29</tt></td><td><font size="2">
PLL Multiply by 29
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_30</tt></td><td><font size="2">
PLL Multiply by 30
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_31</tt></td><td><font size="2">
PLL Multiply by 31
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_32</tt></td><td><font size="2">
PLL Multiply by 32
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_33</tt></td><td><font size="2">
PLL Multiply by 33
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_34</tt></td><td><font size="2">
PLL Multiply by 34
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_35</tt></td><td><font size="2">
PLL Multiply by 35
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_36</tt></td><td><font size="2">
PLL Multiply by 36
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_37</tt></td><td><font size="2">
PLL Multiply by 37
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_38</tt></td><td><font size="2">
PLL Multiply by 38
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_39</tt></td><td><font size="2">
PLL Multiply by 39
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_40</tt></td><td><font size="2">
PLL Multiply by 40
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_41</tt></td><td><font size="2">
PLL Multiply by 41
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_42</tt></td><td><font size="2">
PLL Multiply by 42
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_43</tt></td><td><font size="2">
PLL Multiply by 43
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_44</tt></td><td><font size="2">
PLL Multiply by 44
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_45</tt></td><td><font size="2">
PLL Multiply by 45
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_46</tt></td><td><font size="2">
PLL Multiply by 46
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_47</tt></td><td><font size="2">
PLL Multiply by 47
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_48</tt></td><td><font size="2">
PLL Multiply by 48
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_49</tt></td><td><font size="2">
PLL Multiply by 49
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_50</tt></td><td><font size="2">
PLL Multiply by 50
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_51</tt></td><td><font size="2">
PLL Multiply by 51
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_52</tt></td><td><font size="2">
PLL Multiply by 52
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_53</tt></td><td><font size="2">
PLL Multiply by 53
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_54</tt></td><td><font size="2">
PLL Multiply by 54
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_55</tt></td><td><font size="2">
PLL Multiply by 55
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_56</tt></td><td><font size="2">
PLL Multiply by 56
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_57</tt></td><td><font size="2">
PLL Multiply by 57
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_58</tt></td><td><font size="2">
PLL Multiply by 58
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_59</tt></td><td><font size="2">
PLL Multiply by 59
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_60</tt></td><td><font size="2">
PLL Multiply by 60
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_61</tt></td><td><font size="2">
PLL Multiply by 61
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_62</tt></td><td><font size="2">
PLL Multiply by 62
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_63</tt></td><td><font size="2">
PLL Multiply by 63
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_64</tt></td><td><font size="2">
PLL Multiply by 64
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_65</tt></td><td><font size="2">
PLL Multiply by 65
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_66</tt></td><td><font size="2">
PLL Multiply by 66
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_67</tt></td><td><font size="2">
PLL Multiply by 67
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_68</tt></td><td><font size="2">
PLL Multiply by 68
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_69</tt></td><td><font size="2">
PLL Multiply by 69
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_70</tt></td><td><font size="2">
PLL Multiply by 70
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_71</tt></td><td><font size="2">
PLL Multiply by 71
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_72</tt></td><td><font size="2">
PLL Multiply by 72
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_73</tt></td><td><font size="2">
PLL Multiply by 73
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_74</tt></td><td><font size="2">
PLL Multiply by 74
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_75</tt></td><td><font size="2">
PLL Multiply by 75
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_76</tt></td><td><font size="2">
PLL Multiply by 76
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_77</tt></td><td><font size="2">
PLL Multiply by 77
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_78</tt></td><td><font size="2">
PLL Multiply by 78
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_79</tt></td><td><font size="2">
PLL Multiply by 79
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_80</tt></td><td><font size="2">
PLL Multiply by 80
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_81</tt></td><td><font size="2">
PLL Multiply by 81
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_82</tt></td><td><font size="2">
PLL Multiply by 82
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_83</tt></td><td><font size="2">
PLL Multiply by 83
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_84</tt></td><td><font size="2">
PLL Multiply by 84
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_85</tt></td><td><font size="2">
PLL Multiply by 85
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_86</tt></td><td><font size="2">
PLL Multiply by 86
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_87</tt></td><td><font size="2">
PLL Multiply by 87
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_88</tt></td><td><font size="2">
PLL Multiply by 88
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_89</tt></td><td><font size="2">
PLL Multiply by 89
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_90</tt></td><td><font size="2">
PLL Multiply by 90
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_91</tt></td><td><font size="2">
PLL Multiply by 91
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_92</tt></td><td><font size="2">
PLL Multiply by 92
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_93</tt></td><td><font size="2">
PLL Multiply by 93
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_94</tt></td><td><font size="2">
PLL Multiply by 94
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_95</tt></td><td><font size="2">
PLL Multiply by 95
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_96</tt></td><td><font size="2">
PLL Multiply by 96
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_97</tt></td><td><font size="2">
PLL Multiply by 97
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_98</tt></td><td><font size="2">
PLL Multiply by 98
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_99</tt></td><td><font size="2">
PLL Multiply by 99
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_100</tt></td><td><font size="2">
PLL Multiply by 100
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_101</tt></td><td><font size="2">
PLL Multiply by 101
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_102</tt></td><td><font size="2">
PLL Multiply by 102
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_103</tt></td><td><font size="2">
PLL Multiply by 103
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_104</tt></td><td><font size="2">
PLL Multiply by 104
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_105</tt></td><td><font size="2">
PLL Multiply by 105
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_106</tt></td><td><font size="2">
PLL Multiply by 106
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_107</tt></td><td><font size="2">
PLL Multiply by 107
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_108</tt></td><td><font size="2">
PLL Multiply by 108
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_109</tt></td><td><font size="2">
PLL Multiply by 109
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_110</tt></td><td><font size="2">
PLL Multiply by 110
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_111</tt></td><td><font size="2">
PLL Multiply by 111
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_112</tt></td><td><font size="2">
PLL Multiply by 112
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_113</tt></td><td><font size="2">
PLL Multiply by 113
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_114</tt></td><td><font size="2">
PLL Multiply by 114
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_115</tt></td><td><font size="2">
PLL Multiply by 115
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_116</tt></td><td><font size="2">
PLL Multiply by 116
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_117</tt></td><td><font size="2">
PLL Multiply by 117
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_118</tt></td><td><font size="2">
PLL Multiply by 118
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_119</tt></td><td><font size="2">
PLL Multiply by 119
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_120</tt></td><td><font size="2">
PLL Multiply by 120
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_121</tt></td><td><font size="2">
PLL Multiply by 121
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_122</tt></td><td><font size="2">
PLL Multiply by 122
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_123</tt></td><td><font size="2">
PLL Multiply by 123
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_124</tt></td><td><font size="2">
PLL Multiply by 124
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_125</tt></td><td><font size="2">
PLL Multiply by 125
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_126</tt></td><td><font size="2">
PLL Multiply by 126
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_127</tt></td><td><font size="2">
PLL Multiply by 127
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_128</tt></td><td><font size="2">
PLL Multiply by 128
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Output Clock Divider (<tt>FPLLODIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLODIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_16</tt></td><td><font size="2">
16x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_32</tt></td><td><font size="2">
32x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Input Frequency Selection (<tt>UPLLFSEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLFSEL = FREQ_24MHZ</tt></td><td><font size="2">
USB PLL input is 24 MHz
</font></td></tr>
<tr><td><tt>UPLLFSEL = FREQ_12MHZ</tt></td><td><font size="2">
USB PLL input is 12 MHz
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Enable (<tt>UPLLEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLEN = ON</tt></td><td><font size="2">
USB PLL is enabled
</font></td></tr>
<tr><td><tt>UPLLEN = OFF</tt></td><td><font size="2">
USB PLL is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Oscillator Selection Bits (<tt>FNOSC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FNOSC = FRCDIV</tt></td><td><font size="2">
Fast RC Osc w/Div-by-N (FRCDIV)
</font></td></tr>
<tr><td><tt>FNOSC = SPLL</tt></td><td><font size="2">
System PLL
</font></td></tr>
<tr><td><tt>FNOSC = POSC</tt></td><td><font size="2">
Primary Osc (HS,EC)
</font></td></tr>
<tr><td><tt>FNOSC = SOSC</tt></td><td><font size="2">
Low Power Secondary Osc (SOSC)
</font></td></tr>
<tr><td><tt>FNOSC = LPRC</tt></td><td><font size="2">
Low Power RC Osc (LPRC)
</font></td></tr>
</table></p>

<p><b><font color="#003366">DMT Count Window Interval (<tt>DMTINTV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTINTV = WIN_0</tt></td><td><font size="2">
Window/Interval value is zero
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_1_2</tt></td><td><font size="2">
Window/Interval value is 1/2 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_3_4</tt></td><td><font size="2">
Window/Interval value is 3/4 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_7_8</tt></td><td><font size="2">
Window/Interval value is 7/8 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_15_16</tt></td><td><font size="2">
Window/Interval value is 15/16 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_31_32</tt></td><td><font size="2">
Window/Interval value is 31/32 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_63_64</tt></td><td><font size="2">
Window/Interval value is 63/64 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_127_128</tt></td><td><font size="2">
Window/Interval value is 127/128 counter value
</font></td></tr>
</table></p>

<p><b><font color="#003366">Secondary Oscillator Enable (<tt>FSOSCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSOSCEN = OFF</tt></td><td><font size="2">
Disable SOSC
</font></td></tr>
<tr><td><tt>FSOSCEN = ON</tt></td><td><font size="2">
Enable SOSC
</font></td></tr>
</table></p>

<p><b><font color="#003366">Internal/External Switch Over (<tt>IESO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IESO = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>IESO = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Primary Oscillator Configuration (<tt>POSCMOD</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>POSCMOD = EC</tt></td><td><font size="2">
External clock mode
</font></td></tr>
<tr><td><tt>POSCMOD = HS</tt></td><td><font size="2">
HS osc mode
</font></td></tr>
<tr><td><tt>POSCMOD = OFF</tt></td><td><font size="2">
Primary osc disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">CLKO Output Signal Active on the OSCO Pin (<tt>OSCIOFNC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>OSCIOFNC = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>OSCIOFNC = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Clock Switching and Monitor Selection (<tt>FCKSM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FCKSM = CSDCMD</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECMD</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSDCME</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Enabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECME</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Postscaler (<tt>WDTPS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTPS = PS1</tt></td><td><font size="2">
1:1
</font></td></tr>
<tr><td><tt>WDTPS = PS2</tt></td><td><font size="2">
1:2
</font></td></tr>
<tr><td><tt>WDTPS = PS4</tt></td><td><font size="2">
1:4
</font></td></tr>
<tr><td><tt>WDTPS = PS8</tt></td><td><font size="2">
1:8
</font></td></tr>
<tr><td><tt>WDTPS = PS16</tt></td><td><font size="2">
1:16
</font></td></tr>
<tr><td><tt>WDTPS = PS32</tt></td><td><font size="2">
1:32
</font></td></tr>
<tr><td><tt>WDTPS = PS64</tt></td><td><font size="2">
1:64
</font></td></tr>
<tr><td><tt>WDTPS = PS128</tt></td><td><font size="2">
1:128
</font></td></tr>
<tr><td><tt>WDTPS = PS256</tt></td><td><font size="2">
1:256
</font></td></tr>
<tr><td><tt>WDTPS = PS512</tt></td><td><font size="2">
1:512
</font></td></tr>
<tr><td><tt>WDTPS = PS1024</tt></td><td><font size="2">
1:1024
</font></td></tr>
<tr><td><tt>WDTPS = PS2048</tt></td><td><font size="2">
1:2048
</font></td></tr>
<tr><td><tt>WDTPS = PS4096</tt></td><td><font size="2">
1:4096
</font></td></tr>
<tr><td><tt>WDTPS = PS8192</tt></td><td><font size="2">
1:8192
</font></td></tr>
<tr><td><tt>WDTPS = PS16384</tt></td><td><font size="2">
1:16384
</font></td></tr>
<tr><td><tt>WDTPS = PS32768</tt></td><td><font size="2">
1:32768
</font></td></tr>
<tr><td><tt>WDTPS = PS65536</tt></td><td><font size="2">
1:65536
</font></td></tr>
<tr><td><tt>WDTPS = PS131072</tt></td><td><font size="2">
1:131072
</font></td></tr>
<tr><td><tt>WDTPS = PS262144</tt></td><td><font size="2">
1:262144
</font></td></tr>
<tr><td><tt>WDTPS = PS524288</tt></td><td><font size="2">
1:524288
</font></td></tr>
<tr><td><tt>WDTPS = PS1048576</tt></td><td><font size="2">
1:1048576
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Stop During Flash Programming (<tt>WDTSPGM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTSPGM = RUN</tt></td><td><font size="2">
WDT runs during Flash programming
</font></td></tr>
<tr><td><tt>WDTSPGM = STOP</tt></td><td><font size="2">
WDT stops during Flash programming
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Mode (<tt>WINDIS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WINDIS = NORMAL</tt></td><td><font size="2">
Watchdog Timer is in non-Window mode
</font></td></tr>
<tr><td><tt>WINDIS = WINDOW</tt></td><td><font size="2">
Watchdog Timer is in Window mode
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Enable (<tt>FWDTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTEN = OFF</tt></td><td><font size="2">
WDT Disabled
</font></td></tr>
<tr><td><tt>FWDTEN = ON</tt></td><td><font size="2">
WDT Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Size (<tt>FWDTWINSZ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTWINSZ = WINSZ_25</tt></td><td><font size="2">
Window size is 25%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_37</tt></td><td><font size="2">
Window size is 37.5%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_50</tt></td><td><font size="2">
Window size is 50%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_75</tt></td><td><font size="2">
Window size is 75%
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Count Selection (<tt>DMTCNT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTCNT = DMT8</tt></td><td><font size="2">
2^8 (256)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT9</tt></td><td><font size="2">
2^9 (512)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT10</tt></td><td><font size="2">
2^10 (1024)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT11</tt></td><td><font size="2">
2^11 (2048)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT12</tt></td><td><font size="2">
2^12 (4096)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT13</tt></td><td><font size="2">
2^13 (8192)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT14</tt></td><td><font size="2">
2^14 (16384)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT15</tt></td><td><font size="2">
2^15 (32768)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT16</tt></td><td><font size="2">
2^16 (65536)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT17</tt></td><td><font size="2">
2^17 (131072)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT18</tt></td><td><font size="2">
2^18 (262144)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT19</tt></td><td><font size="2">
2^19 (524288)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT20</tt></td><td><font size="2">
2^20 (1048576)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT21</tt></td><td><font size="2">
2^21 (2097152)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT22</tt></td><td><font size="2">
2^22 (4194304)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT23</tt></td><td><font size="2">
2^23 (8388608)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT24</tt></td><td><font size="2">
2^24 (16777216)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT25</tt></td><td><font size="2">
2^25 (33554432)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT26</tt></td><td><font size="2">
2^26 (67108864)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT27</tt></td><td><font size="2">
2^27 (134217728)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT28</tt></td><td><font size="2">
2^28 (268435456)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT29</tt></td><td><font size="2">
2^29 (536870912)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT30</tt></td><td><font size="2">
2^30 (1073741824)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT31</tt></td><td><font size="2">
2^31 (2147483648)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Enable (<tt>FDMTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FDMTEN = ON</tt></td><td><font size="2">
Deadman Timer is enabled
</font></td></tr>
<tr><td><tt>FDMTEN = OFF</tt></td><td><font size="2">
Deadman Timer is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Background Debugger Enable (<tt>DEBUG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DEBUG = ON</tt></td><td><font size="2">
Debugger is enabled
</font></td></tr>
<tr><td><tt>DEBUG = OFF</tt></td><td><font size="2">
Debugger is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">JTAG Enable (<tt>JTAGEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>JTAGEN = ON</tt></td><td><font size="2">
JTAG Port Enabled
</font></td></tr>
<tr><td><tt>JTAGEN = OFF</tt></td><td><font size="2">
JTAG Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">ICE/ICD Comm Channel Select (<tt>ICESEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>ICESEL = ICS_PGx1</tt></td><td><font size="2">
Communicate on PGEC1/PGED1
</font></td></tr>
<tr><td><tt>ICESEL = ICS_PGx2</tt></td><td><font size="2">
Communicate on PGEC2/PGED2
</font></td></tr>
</table></p>

<p><b><font color="#003366">Trace Enable (<tt>TRCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>TRCEN = ON</tt></td><td><font size="2">
Trace features in the CPU are enabled
</font></td></tr>
<tr><td><tt>TRCEN = OFF</tt></td><td><font size="2">
Trace features in the CPU are disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot ISA Selection (<tt>BOOTISA</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>BOOTISA = MIPS32</tt></td><td><font size="2">
Boot code and Exception code is MIPS32
</font></td></tr>
<tr><td><tt>BOOTISA = MICROMIPS</tt></td><td><font size="2">
Boot code and Exception code is microMIPS
</font></td></tr>
</table></p>

<p><b><font color="#003366">Dynamic Flash ECC Configuration (<tt>FECCCON</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FECCCON = ON</tt></td><td><font size="2">
Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = DYNAMIC</tt></td><td><font size="2">
Dynamic Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_LOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_UNLOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are writable)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Flash Sleep Mode (<tt>FSLEEP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSLEEP = OFF</tt></td><td><font size="2">
Flash is powered down when the device is in Sleep mode
</font></td></tr>
<tr><td><tt>FSLEEP = VREGS</tt></td><td><font size="2">
Flash power down is controlled by the VREGS bit
</font></td></tr>
</table></p>

<p><b><font color="#003366">Debug Mode CPU Access Permission (<tt>DBGPER</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DBGPER = ALLOW_PG2</tt></td><td><font size="2">
Allow CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG1</tt></td><td><font size="2">
Allow CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG0</tt></td><td><font size="2">
Allow CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG2</tt></td><td><font size="2">
Deny CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG1</tt></td><td><font size="2">
Deny CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG0</tt></td><td><font size="2">
Deny CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = PG_2_1</tt></td><td><font size="2">
PG0: Deny PG1: Allow PG2: Allow
</font></td></tr>
<tr><td><tt>DBGPER = PG_ALL</tt></td><td><font size="2">
Allow CPU access to all permission regions
</font></td></tr>
</table></p>

<p><b><font color="#003366">EJTAG Boot (<tt>EJTAGBEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>EJTAGBEN = NORMAL</tt></td><td><font size="2">
Normal EJTAG functionality
</font></td></tr>
<tr><td><tt>EJTAGBEN = REDUCED</tt></td><td><font size="2">
Reduced EJTAG functionality
</font></td></tr>
</table></p>

<p><b><font color="#003366">Code Protect (<tt>CP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>CP = ON</tt></td><td><font size="2">
Protection Enabled
</font></td></tr>
<tr><td><tt>CP = OFF</tt></td><td><font size="2">
Protection Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot Flash True Sequence Number (<tt>TSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Boot Flash Complement Sequence Number (<tt>CSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Ethernet RMII/MII Enable (<tt>FMIIEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FMIIEN = OFF</tt></td><td><font size="2">
RMII Enabled
</font></td></tr>
<tr><td><tt>FMIIEN = ON</tt></td><td><font size="2">
MII Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Ethernet I/O Pin Select (<tt>FETHIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FETHIO = OFF</tt></td><td><font size="2">
Alternate Ethernet I/O
</font></td></tr>
<tr><td><tt>FETHIO = ON</tt></td><td><font size="2">
Default Ethernet I/O
</font></td></tr>
</table></p>

<p><b><font color="#003366">Permission Group Lock One Way Configuration (<tt>PGL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PGL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PGL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Module Disable Configuration (<tt>PMDL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>PMDL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>PMDL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">Peripheral Pin Select Configuration (<tt>IOL1WAY</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IOL1WAY = ON</tt></td><td><font size="2">
Allow only one reconfiguration
</font></td></tr>
<tr><td><tt>IOL1WAY = OFF</tt></td><td><font size="2">
Allow multiple reconfigurations
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB USBID Selection (<tt>FUSBIDIO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FUSBIDIO = OFF</tt></td><td><font size="2">
Controlled by Port Function
</font></td></tr>
<tr><td><tt>FUSBIDIO = ON</tt></td><td><font size="2">
Controlled by the USB Module
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Divider (<tt>FPLLIDIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLIDIV = DIV_1</tt></td><td><font size="2">
1x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_3</tt></td><td><font size="2">
3x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_5</tt></td><td><font size="2">
5x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_6</tt></td><td><font size="2">
6x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_7</tt></td><td><font size="2">
7x Divider
</font></td></tr>
<tr><td><tt>FPLLIDIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Range (<tt>FPLLRNG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLRNG = RANGE_BYPASS</tt></td><td><font size="2">
Bypass
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_5_10_MHZ</tt></td><td><font size="2">
5-10 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_8_16_MHZ</tt></td><td><font size="2">
8-16 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_13_26_MHZ</tt></td><td><font size="2">
13-26 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_21_42_MHZ</tt></td><td><font size="2">
21-42 MHz Input
</font></td></tr>
<tr><td><tt>FPLLRNG = RANGE_34_68_MHZ</tt></td><td><font size="2">
34-68 MHz Input
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Input Clock Selection (<tt>FPLLICLK</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLICLK = PLL_FRC</tt></td><td><font size="2">
FRC is input to the System PLL
</font></td></tr>
<tr><td><tt>FPLLICLK = PLL_POSC</tt></td><td><font size="2">
POSC is input to the System PLL
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Multiplier (<tt>FPLLMULT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLMULT = MUL_1</tt></td><td><font size="2">
PLL Multiply by 1
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_2</tt></td><td><font size="2">
PLL Multiply by 2
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_3</tt></td><td><font size="2">
PLL Multiply by 3
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_4</tt></td><td><font size="2">
PLL Multiply by 4
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_5</tt></td><td><font size="2">
PLL Multiply by 5
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_6</tt></td><td><font size="2">
PLL Multiply by 6
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_7</tt></td><td><font size="2">
PLL Multiply by 7
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_8</tt></td><td><font size="2">
PLL Multiply by 8
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_9</tt></td><td><font size="2">
PLL Multiply by 9
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_10</tt></td><td><font size="2">
PLL Multiply by 10
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_11</tt></td><td><font size="2">
PLL Multiply by 11
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_12</tt></td><td><font size="2">
PLL Multiply by 12
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_13</tt></td><td><font size="2">
PLL Multiply by 13
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_14</tt></td><td><font size="2">
PLL Multiply by 14
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_15</tt></td><td><font size="2">
PLL Multiply by 15
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_16</tt></td><td><font size="2">
PLL Multiply by 16
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_17</tt></td><td><font size="2">
PLL Multiply by 17
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_18</tt></td><td><font size="2">
PLL Multiply by 18
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_19</tt></td><td><font size="2">
PLL Multiply by 19
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_20</tt></td><td><font size="2">
PLL Multiply by 20
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_21</tt></td><td><font size="2">
PLL Multiply by 21
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_22</tt></td><td><font size="2">
PLL Multiply by 22
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_23</tt></td><td><font size="2">
PLL Multiply by 23
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_24</tt></td><td><font size="2">
PLL Multiply by 24
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_25</tt></td><td><font size="2">
PLL Multiply by 25
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_26</tt></td><td><font size="2">
PLL Multiply by 26
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_27</tt></td><td><font size="2">
PLL Multiply by 27
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_28</tt></td><td><font size="2">
PLL Multiply by 28
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_29</tt></td><td><font size="2">
PLL Multiply by 29
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_30</tt></td><td><font size="2">
PLL Multiply by 30
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_31</tt></td><td><font size="2">
PLL Multiply by 31
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_32</tt></td><td><font size="2">
PLL Multiply by 32
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_33</tt></td><td><font size="2">
PLL Multiply by 33
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_34</tt></td><td><font size="2">
PLL Multiply by 34
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_35</tt></td><td><font size="2">
PLL Multiply by 35
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_36</tt></td><td><font size="2">
PLL Multiply by 36
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_37</tt></td><td><font size="2">
PLL Multiply by 37
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_38</tt></td><td><font size="2">
PLL Multiply by 38
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_39</tt></td><td><font size="2">
PLL Multiply by 39
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_40</tt></td><td><font size="2">
PLL Multiply by 40
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_41</tt></td><td><font size="2">
PLL Multiply by 41
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_42</tt></td><td><font size="2">
PLL Multiply by 42
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_43</tt></td><td><font size="2">
PLL Multiply by 43
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_44</tt></td><td><font size="2">
PLL Multiply by 44
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_45</tt></td><td><font size="2">
PLL Multiply by 45
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_46</tt></td><td><font size="2">
PLL Multiply by 46
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_47</tt></td><td><font size="2">
PLL Multiply by 47
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_48</tt></td><td><font size="2">
PLL Multiply by 48
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_49</tt></td><td><font size="2">
PLL Multiply by 49
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_50</tt></td><td><font size="2">
PLL Multiply by 50
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_51</tt></td><td><font size="2">
PLL Multiply by 51
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_52</tt></td><td><font size="2">
PLL Multiply by 52
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_53</tt></td><td><font size="2">
PLL Multiply by 53
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_54</tt></td><td><font size="2">
PLL Multiply by 54
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_55</tt></td><td><font size="2">
PLL Multiply by 55
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_56</tt></td><td><font size="2">
PLL Multiply by 56
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_57</tt></td><td><font size="2">
PLL Multiply by 57
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_58</tt></td><td><font size="2">
PLL Multiply by 58
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_59</tt></td><td><font size="2">
PLL Multiply by 59
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_60</tt></td><td><font size="2">
PLL Multiply by 60
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_61</tt></td><td><font size="2">
PLL Multiply by 61
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_62</tt></td><td><font size="2">
PLL Multiply by 62
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_63</tt></td><td><font size="2">
PLL Multiply by 63
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_64</tt></td><td><font size="2">
PLL Multiply by 64
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_65</tt></td><td><font size="2">
PLL Multiply by 65
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_66</tt></td><td><font size="2">
PLL Multiply by 66
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_67</tt></td><td><font size="2">
PLL Multiply by 67
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_68</tt></td><td><font size="2">
PLL Multiply by 68
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_69</tt></td><td><font size="2">
PLL Multiply by 69
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_70</tt></td><td><font size="2">
PLL Multiply by 70
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_71</tt></td><td><font size="2">
PLL Multiply by 71
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_72</tt></td><td><font size="2">
PLL Multiply by 72
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_73</tt></td><td><font size="2">
PLL Multiply by 73
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_74</tt></td><td><font size="2">
PLL Multiply by 74
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_75</tt></td><td><font size="2">
PLL Multiply by 75
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_76</tt></td><td><font size="2">
PLL Multiply by 76
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_77</tt></td><td><font size="2">
PLL Multiply by 77
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_78</tt></td><td><font size="2">
PLL Multiply by 78
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_79</tt></td><td><font size="2">
PLL Multiply by 79
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_80</tt></td><td><font size="2">
PLL Multiply by 80
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_81</tt></td><td><font size="2">
PLL Multiply by 81
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_82</tt></td><td><font size="2">
PLL Multiply by 82
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_83</tt></td><td><font size="2">
PLL Multiply by 83
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_84</tt></td><td><font size="2">
PLL Multiply by 84
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_85</tt></td><td><font size="2">
PLL Multiply by 85
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_86</tt></td><td><font size="2">
PLL Multiply by 86
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_87</tt></td><td><font size="2">
PLL Multiply by 87
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_88</tt></td><td><font size="2">
PLL Multiply by 88
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_89</tt></td><td><font size="2">
PLL Multiply by 89
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_90</tt></td><td><font size="2">
PLL Multiply by 90
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_91</tt></td><td><font size="2">
PLL Multiply by 91
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_92</tt></td><td><font size="2">
PLL Multiply by 92
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_93</tt></td><td><font size="2">
PLL Multiply by 93
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_94</tt></td><td><font size="2">
PLL Multiply by 94
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_95</tt></td><td><font size="2">
PLL Multiply by 95
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_96</tt></td><td><font size="2">
PLL Multiply by 96
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_97</tt></td><td><font size="2">
PLL Multiply by 97
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_98</tt></td><td><font size="2">
PLL Multiply by 98
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_99</tt></td><td><font size="2">
PLL Multiply by 99
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_100</tt></td><td><font size="2">
PLL Multiply by 100
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_101</tt></td><td><font size="2">
PLL Multiply by 101
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_102</tt></td><td><font size="2">
PLL Multiply by 102
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_103</tt></td><td><font size="2">
PLL Multiply by 103
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_104</tt></td><td><font size="2">
PLL Multiply by 104
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_105</tt></td><td><font size="2">
PLL Multiply by 105
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_106</tt></td><td><font size="2">
PLL Multiply by 106
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_107</tt></td><td><font size="2">
PLL Multiply by 107
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_108</tt></td><td><font size="2">
PLL Multiply by 108
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_109</tt></td><td><font size="2">
PLL Multiply by 109
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_110</tt></td><td><font size="2">
PLL Multiply by 110
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_111</tt></td><td><font size="2">
PLL Multiply by 111
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_112</tt></td><td><font size="2">
PLL Multiply by 112
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_113</tt></td><td><font size="2">
PLL Multiply by 113
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_114</tt></td><td><font size="2">
PLL Multiply by 114
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_115</tt></td><td><font size="2">
PLL Multiply by 115
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_116</tt></td><td><font size="2">
PLL Multiply by 116
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_117</tt></td><td><font size="2">
PLL Multiply by 117
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_118</tt></td><td><font size="2">
PLL Multiply by 118
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_119</tt></td><td><font size="2">
PLL Multiply by 119
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_120</tt></td><td><font size="2">
PLL Multiply by 120
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_121</tt></td><td><font size="2">
PLL Multiply by 121
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_122</tt></td><td><font size="2">
PLL Multiply by 122
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_123</tt></td><td><font size="2">
PLL Multiply by 123
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_124</tt></td><td><font size="2">
PLL Multiply by 124
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_125</tt></td><td><font size="2">
PLL Multiply by 125
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_126</tt></td><td><font size="2">
PLL Multiply by 126
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_127</tt></td><td><font size="2">
PLL Multiply by 127
</font></td></tr>
<tr><td><tt>FPLLMULT = MUL_128</tt></td><td><font size="2">
PLL Multiply by 128
</font></td></tr>
</table></p>

<p><b><font color="#003366">System PLL Output Clock Divider (<tt>FPLLODIV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FPLLODIV = DIV_2</tt></td><td><font size="2">
2x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_4</tt></td><td><font size="2">
4x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_8</tt></td><td><font size="2">
8x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_16</tt></td><td><font size="2">
16x Divider
</font></td></tr>
<tr><td><tt>FPLLODIV = DIV_32</tt></td><td><font size="2">
32x Divider
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Input Frequency Selection (<tt>UPLLFSEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLFSEL = FREQ_24MHZ</tt></td><td><font size="2">
USB PLL input is 24 MHz
</font></td></tr>
<tr><td><tt>UPLLFSEL = FREQ_12MHZ</tt></td><td><font size="2">
USB PLL input is 12 MHz
</font></td></tr>
</table></p>

<p><b><font color="#003366">USB PLL Enable (<tt>UPLLEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>UPLLEN = ON</tt></td><td><font size="2">
USB PLL is enabled
</font></td></tr>
<tr><td><tt>UPLLEN = OFF</tt></td><td><font size="2">
USB PLL is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Oscillator Selection Bits (<tt>FNOSC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FNOSC = FRCDIV</tt></td><td><font size="2">
Fast RC Osc w/Div-by-N (FRCDIV)
</font></td></tr>
<tr><td><tt>FNOSC = SPLL</tt></td><td><font size="2">
System PLL
</font></td></tr>
<tr><td><tt>FNOSC = POSC</tt></td><td><font size="2">
Primary Osc (HS,EC)
</font></td></tr>
<tr><td><tt>FNOSC = SOSC</tt></td><td><font size="2">
Low Power Secondary Osc (SOSC)
</font></td></tr>
<tr><td><tt>FNOSC = LPRC</tt></td><td><font size="2">
Low Power RC Osc (LPRC)
</font></td></tr>
</table></p>

<p><b><font color="#003366">DMT Count Window Interval (<tt>DMTINTV</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTINTV = WIN_0</tt></td><td><font size="2">
Window/Interval value is zero
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_1_2</tt></td><td><font size="2">
Window/Interval value is 1/2 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_3_4</tt></td><td><font size="2">
Window/Interval value is 3/4 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_7_8</tt></td><td><font size="2">
Window/Interval value is 7/8 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_15_16</tt></td><td><font size="2">
Window/Interval value is 15/16 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_31_32</tt></td><td><font size="2">
Window/Interval value is 31/32 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_63_64</tt></td><td><font size="2">
Window/Interval value is 63/64 counter value
</font></td></tr>
<tr><td><tt>DMTINTV = WIN_127_128</tt></td><td><font size="2">
Window/Interval value is 127/128 counter value
</font></td></tr>
</table></p>

<p><b><font color="#003366">Secondary Oscillator Enable (<tt>FSOSCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSOSCEN = OFF</tt></td><td><font size="2">
Disable SOSC
</font></td></tr>
<tr><td><tt>FSOSCEN = ON</tt></td><td><font size="2">
Enable SOSC
</font></td></tr>
</table></p>

<p><b><font color="#003366">Internal/External Switch Over (<tt>IESO</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>IESO = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>IESO = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Primary Oscillator Configuration (<tt>POSCMOD</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>POSCMOD = EC</tt></td><td><font size="2">
External clock mode
</font></td></tr>
<tr><td><tt>POSCMOD = HS</tt></td><td><font size="2">
HS osc mode
</font></td></tr>
<tr><td><tt>POSCMOD = OFF</tt></td><td><font size="2">
Primary osc disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">CLKO Output Signal Active on the OSCO Pin (<tt>OSCIOFNC</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>OSCIOFNC = OFF</tt></td><td><font size="2">
Disabled
</font></td></tr>
<tr><td><tt>OSCIOFNC = ON</tt></td><td><font size="2">
Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Clock Switching and Monitor Selection (<tt>FCKSM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FCKSM = CSDCMD</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECMD</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Disabled
</font></td></tr>
<tr><td><tt>FCKSM = CSDCME</tt></td><td><font size="2">
Clock Switch Disabled, FSCM Enabled
</font></td></tr>
<tr><td><tt>FCKSM = CSECME</tt></td><td><font size="2">
Clock Switch Enabled, FSCM Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Postscaler (<tt>WDTPS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTPS = PS1</tt></td><td><font size="2">
1:1
</font></td></tr>
<tr><td><tt>WDTPS = PS2</tt></td><td><font size="2">
1:2
</font></td></tr>
<tr><td><tt>WDTPS = PS4</tt></td><td><font size="2">
1:4
</font></td></tr>
<tr><td><tt>WDTPS = PS8</tt></td><td><font size="2">
1:8
</font></td></tr>
<tr><td><tt>WDTPS = PS16</tt></td><td><font size="2">
1:16
</font></td></tr>
<tr><td><tt>WDTPS = PS32</tt></td><td><font size="2">
1:32
</font></td></tr>
<tr><td><tt>WDTPS = PS64</tt></td><td><font size="2">
1:64
</font></td></tr>
<tr><td><tt>WDTPS = PS128</tt></td><td><font size="2">
1:128
</font></td></tr>
<tr><td><tt>WDTPS = PS256</tt></td><td><font size="2">
1:256
</font></td></tr>
<tr><td><tt>WDTPS = PS512</tt></td><td><font size="2">
1:512
</font></td></tr>
<tr><td><tt>WDTPS = PS1024</tt></td><td><font size="2">
1:1024
</font></td></tr>
<tr><td><tt>WDTPS = PS2048</tt></td><td><font size="2">
1:2048
</font></td></tr>
<tr><td><tt>WDTPS = PS4096</tt></td><td><font size="2">
1:4096
</font></td></tr>
<tr><td><tt>WDTPS = PS8192</tt></td><td><font size="2">
1:8192
</font></td></tr>
<tr><td><tt>WDTPS = PS16384</tt></td><td><font size="2">
1:16384
</font></td></tr>
<tr><td><tt>WDTPS = PS32768</tt></td><td><font size="2">
1:32768
</font></td></tr>
<tr><td><tt>WDTPS = PS65536</tt></td><td><font size="2">
1:65536
</font></td></tr>
<tr><td><tt>WDTPS = PS131072</tt></td><td><font size="2">
1:131072
</font></td></tr>
<tr><td><tt>WDTPS = PS262144</tt></td><td><font size="2">
1:262144
</font></td></tr>
<tr><td><tt>WDTPS = PS524288</tt></td><td><font size="2">
1:524288
</font></td></tr>
<tr><td><tt>WDTPS = PS1048576</tt></td><td><font size="2">
1:1048576
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Stop During Flash Programming (<tt>WDTSPGM</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WDTSPGM = RUN</tt></td><td><font size="2">
WDT runs during Flash programming
</font></td></tr>
<tr><td><tt>WDTSPGM = STOP</tt></td><td><font size="2">
WDT stops during Flash programming
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Mode (<tt>WINDIS</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>WINDIS = NORMAL</tt></td><td><font size="2">
Watchdog Timer is in non-Window mode
</font></td></tr>
<tr><td><tt>WINDIS = WINDOW</tt></td><td><font size="2">
Watchdog Timer is in Window mode
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Enable (<tt>FWDTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTEN = OFF</tt></td><td><font size="2">
WDT Disabled
</font></td></tr>
<tr><td><tt>FWDTEN = ON</tt></td><td><font size="2">
WDT Enabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Watchdog Timer Window Size (<tt>FWDTWINSZ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FWDTWINSZ = WINSZ_25</tt></td><td><font size="2">
Window size is 25%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_37</tt></td><td><font size="2">
Window size is 37.5%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_50</tt></td><td><font size="2">
Window size is 50%
</font></td></tr>
<tr><td><tt>FWDTWINSZ = WINSZ_75</tt></td><td><font size="2">
Window size is 75%
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Count Selection (<tt>DMTCNT</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DMTCNT = DMT8</tt></td><td><font size="2">
2^8 (256)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT9</tt></td><td><font size="2">
2^9 (512)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT10</tt></td><td><font size="2">
2^10 (1024)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT11</tt></td><td><font size="2">
2^11 (2048)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT12</tt></td><td><font size="2">
2^12 (4096)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT13</tt></td><td><font size="2">
2^13 (8192)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT14</tt></td><td><font size="2">
2^14 (16384)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT15</tt></td><td><font size="2">
2^15 (32768)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT16</tt></td><td><font size="2">
2^16 (65536)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT17</tt></td><td><font size="2">
2^17 (131072)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT18</tt></td><td><font size="2">
2^18 (262144)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT19</tt></td><td><font size="2">
2^19 (524288)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT20</tt></td><td><font size="2">
2^20 (1048576)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT21</tt></td><td><font size="2">
2^21 (2097152)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT22</tt></td><td><font size="2">
2^22 (4194304)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT23</tt></td><td><font size="2">
2^23 (8388608)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT24</tt></td><td><font size="2">
2^24 (16777216)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT25</tt></td><td><font size="2">
2^25 (33554432)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT26</tt></td><td><font size="2">
2^26 (67108864)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT27</tt></td><td><font size="2">
2^27 (134217728)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT28</tt></td><td><font size="2">
2^28 (268435456)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT29</tt></td><td><font size="2">
2^29 (536870912)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT30</tt></td><td><font size="2">
2^30 (1073741824)
</font></td></tr>
<tr><td><tt>DMTCNT = DMT31</tt></td><td><font size="2">
2^31 (2147483648)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Deadman Timer Enable (<tt>FDMTEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FDMTEN = ON</tt></td><td><font size="2">
Deadman Timer is enabled
</font></td></tr>
<tr><td><tt>FDMTEN = OFF</tt></td><td><font size="2">
Deadman Timer is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Background Debugger Enable (<tt>DEBUG</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DEBUG = ON</tt></td><td><font size="2">
Debugger is enabled
</font></td></tr>
<tr><td><tt>DEBUG = OFF</tt></td><td><font size="2">
Debugger is disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">JTAG Enable (<tt>JTAGEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>JTAGEN = ON</tt></td><td><font size="2">
JTAG Port Enabled
</font></td></tr>
<tr><td><tt>JTAGEN = OFF</tt></td><td><font size="2">
JTAG Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">ICE/ICD Comm Channel Select (<tt>ICESEL</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>ICESEL = ICS_PGx1</tt></td><td><font size="2">
Communicate on PGEC1/PGED1
</font></td></tr>
<tr><td><tt>ICESEL = ICS_PGx2</tt></td><td><font size="2">
Communicate on PGEC2/PGED2
</font></td></tr>
</table></p>

<p><b><font color="#003366">Trace Enable (<tt>TRCEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>TRCEN = ON</tt></td><td><font size="2">
Trace features in the CPU are enabled
</font></td></tr>
<tr><td><tt>TRCEN = OFF</tt></td><td><font size="2">
Trace features in the CPU are disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot ISA Selection (<tt>BOOTISA</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>BOOTISA = MIPS32</tt></td><td><font size="2">
Boot code and Exception code is MIPS32
</font></td></tr>
<tr><td><tt>BOOTISA = MICROMIPS</tt></td><td><font size="2">
Boot code and Exception code is microMIPS
</font></td></tr>
</table></p>

<p><b><font color="#003366">Dynamic Flash ECC Configuration (<tt>FECCCON</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FECCCON = ON</tt></td><td><font size="2">
Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = DYNAMIC</tt></td><td><font size="2">
Dynamic Flash ECC is enabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_LOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are locked)
</font></td></tr>
<tr><td><tt>FECCCON = OFF_UNLOCKED</tt></td><td><font size="2">
ECC and Dynamic ECC are disabled (ECCCON bits are writable)
</font></td></tr>
</table></p>

<p><b><font color="#003366">Flash Sleep Mode (<tt>FSLEEP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>FSLEEP = OFF</tt></td><td><font size="2">
Flash is powered down when the device is in Sleep mode
</font></td></tr>
<tr><td><tt>FSLEEP = VREGS</tt></td><td><font size="2">
Flash power down is controlled by the VREGS bit
</font></td></tr>
</table></p>

<p><b><font color="#003366">Debug Mode CPU Access Permission (<tt>DBGPER</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>DBGPER = ALLOW_PG2</tt></td><td><font size="2">
Allow CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG1</tt></td><td><font size="2">
Allow CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = ALLOW_PG0</tt></td><td><font size="2">
Allow CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG2</tt></td><td><font size="2">
Deny CPU access to Permission Group 2 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG1</tt></td><td><font size="2">
Deny CPU access to Permission Group 1 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = DENY_PG0</tt></td><td><font size="2">
Deny CPU access to Permission Group 0 permission regions
</font></td></tr>
<tr><td><tt>DBGPER = PG_2_1</tt></td><td><font size="2">
PG0: Deny PG1: Allow PG2: Allow
</font></td></tr>
<tr><td><tt>DBGPER = PG_ALL</tt></td><td><font size="2">
Allow CPU access to all permission regions
</font></td></tr>
</table></p>

<p><b><font color="#003366">EJTAG Boot (<tt>EJTAGBEN</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>EJTAGBEN = NORMAL</tt></td><td><font size="2">
Normal EJTAG functionality
</font></td></tr>
<tr><td><tt>EJTAGBEN = REDUCED</tt></td><td><font size="2">
Reduced EJTAG functionality
</font></td></tr>
</table></p>

<p><b><font color="#003366">Code Protect (<tt>CP</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
<tr><td><tt>CP = ON</tt></td><td><font size="2">
Protection Enabled
</font></td></tr>
<tr><td><tt>CP = OFF</tt></td><td><font size="2">
Protection Disabled
</font></td></tr>
</table></p>

<p><b><font color="#003366">Boot Flash True Sequence Number (<tt>TSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p><b><font color="#003366">Boot Flash Complement Sequence Number (<tt>CSEQ</tt>)</font></b>
<table frame=box rules=cols cellpadding=3 summary="Configuration Setting">
</table></p>

<p>[ <a href="../XC32MasterIndex.htm">Documentation Index</a> | <a href="../PIC32ConfigSet.html">Device index</a> ]</p>
</body>
</html>

