`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/04/2021 03:16:39 PM
// Design Name: 
// Module Name: Actual_top
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Actual_top(
    input            SysClk_top, // 100MHz clock
    input            Reset_top,  // synchronous active high reset (might be async in some modules)
//    input [3:0]      Sw_top,     // switches for testing
    input [1:0]      collision_data_top,
    input            FPGA_button_top,
    
    
    
    output [3:0] TMDS_P_top,      // HDMI differential outputs
    output [3:0] TMDS_N_top

    );
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
endmodule
