// Seed: 1120227683
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_11(
      .id_0(~(id_5)), .id_1(id_5 - 1), .id_2(1'd0 & id_8 & 1), .id_3(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    output wire id_7,
    input uwire id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13,
    output tri0 id_14,
    output tri id_15,
    output tri1 id_16,
    input supply0 id_17,
    output tri1 id_18,
    input tri1 id_19,
    input wor id_20,
    input supply1 id_21,
    input wor id_22,
    input wire id_23,
    output uwire id_24,
    input supply0 id_25,
    output tri0 id_26
);
  tri0 id_28 = id_4 - 1;
  wire id_29;
  module_0(
      id_29, id_29, id_28, id_28, id_28, id_28, id_28, id_28, id_28, id_29
  );
  if (id_9) begin
    wire id_30 = 1;
  end else begin
    assign id_2  = id_5 - id_6;
    assign id_24 = id_17;
  end
endmodule
