$date
	Sun Mar 31 22:53:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! div $end
$var reg 8 " imm [7:0] $end
$scope module div_by_3 $end
$var wire 8 # data [7:0] $end
$var wire 8 $ divider [7:0] $end
$var wire 1 ! divisibility $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 $
b0 #
b0 "
1!
$end
#20
0!
b101 "
b101 #
#40
1!
b1100 "
b1100 #
#60
0!
b100101 "
b100101 #
#80
b11101 "
b11101 #
#100
1!
b100001 "
b100001 #
#120
b101101 "
b101101 #
#140
