Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  5 21:53:23 2024
| Host         : DESKTOP-BSI61R4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Alarm_Clock_timing_summary_routed.rpt -pb Alarm_Clock_timing_summary_routed.pb -rpx Alarm_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Alarm_Clock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  165         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (430)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 150 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clock1/outsignal_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock2/outsignal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (430)
--------------------------------------------------
 There are 430 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  447          inf        0.000                      0                  447           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           447 Endpoints
Min Delay           447 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MinSecCount/min_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.885ns  (logic 4.897ns (41.202%)  route 6.988ns (58.798%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  MinSecCount/min_reg[3]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MinSecCount/min_reg[3]/Q
                         net (fo=19, routed)          1.418     1.837    MinSecCount/min[3]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.325     2.162 r  MinSecCount/CB_OBUF_inst_i_7/O
                         net (fo=4, routed)           1.149     3.311    MinSecCount/CB_OBUF_inst_i_7_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I2_O)        0.328     3.639 r  MinSecCount/CA_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.302     3.941    MinSecCount/CA_OBUF_inst_i_6_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     4.065 r  MinSecCount/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.996     5.060    MinSecCount/CA_OBUF_inst_i_2_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  MinSecCount/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.124     8.308    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.885 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    11.885    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/time1_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.592ns  (logic 5.500ns (47.447%)  route 6.092ns (52.553%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[5]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ALARM/number_reg[5]/Q
                         net (fo=9, routed)           1.215     1.671    ALARM/number_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124     1.795 r  ALARM/number[9]_i_4/O
                         net (fo=31, routed)          1.101     2.896    ALARM/number[9]_i_4_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     3.020 r  ALARM/time11_i_2/O
                         net (fo=1, routed)           0.525     3.545    ALARM/B[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656     7.201 r  ALARM/time11/P[2]
                         net (fo=2, routed)           1.000     8.200    ALARM/time11_n_103
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  ALARM/time10_carry_i_7/O
                         net (fo=1, routed)           0.000     8.324    ALARM/time10_carry_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.874 r  ALARM/time10_carry/CO[3]
                         net (fo=1, routed)           0.000     8.874    ALARM/time10_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ALARM/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    ALARM/time10_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  ALARM/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.102    ALARM/time10_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  ALARM/time10_carry__2/CO[3]
                         net (fo=2, routed)           1.134    10.350    ALARM/time10_carry__2_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.124    10.474 r  ALARM/time1[0]_i_1/O
                         net (fo=32, routed)          1.118    11.592    ALARM/time1[0]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  ALARM/time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/time1_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.592ns  (logic 5.500ns (47.447%)  route 6.092ns (52.553%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[5]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ALARM/number_reg[5]/Q
                         net (fo=9, routed)           1.215     1.671    ALARM/number_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124     1.795 r  ALARM/number[9]_i_4/O
                         net (fo=31, routed)          1.101     2.896    ALARM/number[9]_i_4_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     3.020 r  ALARM/time11_i_2/O
                         net (fo=1, routed)           0.525     3.545    ALARM/B[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656     7.201 r  ALARM/time11/P[2]
                         net (fo=2, routed)           1.000     8.200    ALARM/time11_n_103
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  ALARM/time10_carry_i_7/O
                         net (fo=1, routed)           0.000     8.324    ALARM/time10_carry_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.874 r  ALARM/time10_carry/CO[3]
                         net (fo=1, routed)           0.000     8.874    ALARM/time10_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ALARM/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    ALARM/time10_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  ALARM/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.102    ALARM/time10_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  ALARM/time10_carry__2/CO[3]
                         net (fo=2, routed)           1.134    10.350    ALARM/time10_carry__2_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.124    10.474 r  ALARM/time1[0]_i_1/O
                         net (fo=32, routed)          1.118    11.592    ALARM/time1[0]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  ALARM/time1_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/time1_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.592ns  (logic 5.500ns (47.447%)  route 6.092ns (52.553%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[5]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ALARM/number_reg[5]/Q
                         net (fo=9, routed)           1.215     1.671    ALARM/number_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124     1.795 r  ALARM/number[9]_i_4/O
                         net (fo=31, routed)          1.101     2.896    ALARM/number[9]_i_4_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     3.020 r  ALARM/time11_i_2/O
                         net (fo=1, routed)           0.525     3.545    ALARM/B[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656     7.201 r  ALARM/time11/P[2]
                         net (fo=2, routed)           1.000     8.200    ALARM/time11_n_103
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  ALARM/time10_carry_i_7/O
                         net (fo=1, routed)           0.000     8.324    ALARM/time10_carry_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.874 r  ALARM/time10_carry/CO[3]
                         net (fo=1, routed)           0.000     8.874    ALARM/time10_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ALARM/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    ALARM/time10_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  ALARM/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.102    ALARM/time10_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  ALARM/time10_carry__2/CO[3]
                         net (fo=2, routed)           1.134    10.350    ALARM/time10_carry__2_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.124    10.474 r  ALARM/time1[0]_i_1/O
                         net (fo=32, routed)          1.118    11.592    ALARM/time1[0]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  ALARM/time1_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/time1_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.592ns  (logic 5.500ns (47.447%)  route 6.092ns (52.553%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[5]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ALARM/number_reg[5]/Q
                         net (fo=9, routed)           1.215     1.671    ALARM/number_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124     1.795 r  ALARM/number[9]_i_4/O
                         net (fo=31, routed)          1.101     2.896    ALARM/number[9]_i_4_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     3.020 r  ALARM/time11_i_2/O
                         net (fo=1, routed)           0.525     3.545    ALARM/B[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656     7.201 r  ALARM/time11/P[2]
                         net (fo=2, routed)           1.000     8.200    ALARM/time11_n_103
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  ALARM/time10_carry_i_7/O
                         net (fo=1, routed)           0.000     8.324    ALARM/time10_carry_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.874 r  ALARM/time10_carry/CO[3]
                         net (fo=1, routed)           0.000     8.874    ALARM/time10_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ALARM/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    ALARM/time10_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  ALARM/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.102    ALARM/time10_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  ALARM/time10_carry__2/CO[3]
                         net (fo=2, routed)           1.134    10.350    ALARM/time10_carry__2_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.124    10.474 r  ALARM/time1[0]_i_1/O
                         net (fo=32, routed)          1.118    11.592    ALARM/time1[0]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  ALARM/time1_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MinSecCount/min_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.463ns  (logic 4.881ns (42.578%)  route 6.582ns (57.422%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  MinSecCount/min_reg[3]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MinSecCount/min_reg[3]/Q
                         net (fo=19, routed)          1.418     1.837    MinSecCount/min[3]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.325     2.162 f  MinSecCount/CB_OBUF_inst_i_7/O
                         net (fo=4, routed)           0.990     3.152    MinSecCount/CB_OBUF_inst_i_7_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.328     3.480 r  MinSecCount/CF_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.495     3.975    MinSecCount/CF_OBUF_inst_i_8_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124     4.099 r  MinSecCount/CF_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.960     5.060    MinSecCount/CF_OBUF_inst_i_5_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  MinSecCount/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.719     7.902    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.463 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.463    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/time1_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 5.500ns (48.146%)  route 5.924ns (51.854%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[5]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ALARM/number_reg[5]/Q
                         net (fo=9, routed)           1.215     1.671    ALARM/number_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124     1.795 r  ALARM/number[9]_i_4/O
                         net (fo=31, routed)          1.101     2.896    ALARM/number[9]_i_4_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     3.020 r  ALARM/time11_i_2/O
                         net (fo=1, routed)           0.525     3.545    ALARM/B[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656     7.201 r  ALARM/time11/P[2]
                         net (fo=2, routed)           1.000     8.200    ALARM/time11_n_103
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  ALARM/time10_carry_i_7/O
                         net (fo=1, routed)           0.000     8.324    ALARM/time10_carry_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.874 r  ALARM/time10_carry/CO[3]
                         net (fo=1, routed)           0.000     8.874    ALARM/time10_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ALARM/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    ALARM/time10_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  ALARM/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.102    ALARM/time10_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  ALARM/time10_carry__2/CO[3]
                         net (fo=2, routed)           1.134    10.350    ALARM/time10_carry__2_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.124    10.474 r  ALARM/time1[0]_i_1/O
                         net (fo=32, routed)          0.950    11.424    ALARM/time1[0]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  ALARM/time1_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/time1_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 5.500ns (48.146%)  route 5.924ns (51.854%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[5]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ALARM/number_reg[5]/Q
                         net (fo=9, routed)           1.215     1.671    ALARM/number_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124     1.795 r  ALARM/number[9]_i_4/O
                         net (fo=31, routed)          1.101     2.896    ALARM/number[9]_i_4_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     3.020 r  ALARM/time11_i_2/O
                         net (fo=1, routed)           0.525     3.545    ALARM/B[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656     7.201 r  ALARM/time11/P[2]
                         net (fo=2, routed)           1.000     8.200    ALARM/time11_n_103
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  ALARM/time10_carry_i_7/O
                         net (fo=1, routed)           0.000     8.324    ALARM/time10_carry_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.874 r  ALARM/time10_carry/CO[3]
                         net (fo=1, routed)           0.000     8.874    ALARM/time10_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ALARM/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    ALARM/time10_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  ALARM/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.102    ALARM/time10_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  ALARM/time10_carry__2/CO[3]
                         net (fo=2, routed)           1.134    10.350    ALARM/time10_carry__2_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.124    10.474 r  ALARM/time1[0]_i_1/O
                         net (fo=32, routed)          0.950    11.424    ALARM/time1[0]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  ALARM/time1_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/time1_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 5.500ns (48.146%)  route 5.924ns (51.854%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[5]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ALARM/number_reg[5]/Q
                         net (fo=9, routed)           1.215     1.671    ALARM/number_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124     1.795 r  ALARM/number[9]_i_4/O
                         net (fo=31, routed)          1.101     2.896    ALARM/number[9]_i_4_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     3.020 r  ALARM/time11_i_2/O
                         net (fo=1, routed)           0.525     3.545    ALARM/B[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656     7.201 r  ALARM/time11/P[2]
                         net (fo=2, routed)           1.000     8.200    ALARM/time11_n_103
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  ALARM/time10_carry_i_7/O
                         net (fo=1, routed)           0.000     8.324    ALARM/time10_carry_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.874 r  ALARM/time10_carry/CO[3]
                         net (fo=1, routed)           0.000     8.874    ALARM/time10_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ALARM/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    ALARM/time10_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  ALARM/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.102    ALARM/time10_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  ALARM/time10_carry__2/CO[3]
                         net (fo=2, routed)           1.134    10.350    ALARM/time10_carry__2_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.124    10.474 r  ALARM/time1[0]_i_1/O
                         net (fo=32, routed)          0.950    11.424    ALARM/time1[0]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  ALARM/time1_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/time1_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 5.500ns (48.146%)  route 5.924ns (51.854%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[5]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ALARM/number_reg[5]/Q
                         net (fo=9, routed)           1.215     1.671    ALARM/number_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124     1.795 r  ALARM/number[9]_i_4/O
                         net (fo=31, routed)          1.101     2.896    ALARM/number[9]_i_4_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     3.020 r  ALARM/time11_i_2/O
                         net (fo=1, routed)           0.525     3.545    ALARM/B[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656     7.201 r  ALARM/time11/P[2]
                         net (fo=2, routed)           1.000     8.200    ALARM/time11_n_103
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.324 r  ALARM/time10_carry_i_7/O
                         net (fo=1, routed)           0.000     8.324    ALARM/time10_carry_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.874 r  ALARM/time10_carry/CO[3]
                         net (fo=1, routed)           0.000     8.874    ALARM/time10_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ALARM/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    ALARM/time10_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  ALARM/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.102    ALARM/time10_carry__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  ALARM/time10_carry__2/CO[3]
                         net (fo=2, routed)           1.134    10.350    ALARM/time10_carry__2_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.124    10.474 r  ALARM/time1[0]_i_1/O
                         net (fo=32, routed)          0.950    11.424    ALARM/time1[0]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  ALARM/time1_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALARM/number_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/number_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  ALARM/number_reg[6]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALARM/number_reg[6]/Q
                         net (fo=5, routed)           0.132     0.273    ALARM/number_reg_n_0_[6]
    SLICE_X6Y76          LUT6 (Prop_lut6_I1_O)        0.045     0.318 r  ALARM/number[8]_i_1/O
                         net (fo=1, routed)           0.000     0.318    ALARM/number[8]
    SLICE_X6Y76          FDRE                                         r  ALARM/number_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/number_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  ALARM/number_reg[6]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALARM/number_reg[6]/Q
                         net (fo=5, routed)           0.136     0.277    ALARM/number_reg_n_0_[6]
    SLICE_X6Y76          LUT5 (Prop_lut5_I3_O)        0.045     0.322 r  ALARM/number[9]_i_3/O
                         net (fo=1, routed)           0.000     0.322    ALARM/number[9]
    SLICE_X6Y76          FDRE                                         r  ALARM/number_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARM/number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM/number_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.209ns (59.582%)  route 0.142ns (40.418%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  ALARM/number_reg[3]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ALARM/number_reg[3]/Q
                         net (fo=37, routed)          0.142     0.306    ALARM/number_reg_n_0_[3]
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  ALARM/number[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    ALARM/number[0]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  ALARM/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MinSecCount/sec_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MinSecCount/sec_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.398%)  route 0.169ns (47.602%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE                         0.000     0.000 r  MinSecCount/sec_reg[3]/C
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MinSecCount/sec_reg[3]/Q
                         net (fo=22, routed)          0.169     0.310    MinSecCount/sec[3]
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.355 r  MinSecCount/sec[4]_i_1/O
                         net (fo=1, routed)           0.000     0.355    MinSecCount/sec[4]_i_1_n_0
    SLICE_X3Y92          FDCE                                         r  MinSecCount/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 songPeriod_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            songPeriod_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  songPeriod_reg[3]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  songPeriod_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    songPeriod_reg_n_0_[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  songPeriod_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.357    songPeriod_reg[0]_i_2_n_4
    SLICE_X1Y83          FDRE                                         r  songPeriod_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 songPeriod_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            songPeriod_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  songPeriod_reg[7]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  songPeriod_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    songPeriod_reg_n_0_[7]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  songPeriod_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    songPeriod_reg[4]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  songPeriod_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 songPeriod_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            songPeriod_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  songPeriod_reg[4]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  songPeriod_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    songPeriod_reg_n_0_[4]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  songPeriod_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    songPeriod_reg[4]_i_1_n_7
    SLICE_X1Y84          FDRE                                         r  songPeriod_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 songPeriod_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            songPeriod_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  songPeriod_reg[8]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  songPeriod_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    songPeriod_reg_n_0_[8]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  songPeriod_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    songPeriod_reg[8]_i_1_n_7
    SLICE_X1Y85          FDRE                                         r  songPeriod_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 songPeriod_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            songPeriod_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  songPeriod_reg[2]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  songPeriod_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    songPeriod_reg_n_0_[2]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  songPeriod_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.361    songPeriod_reg[0]_i_2_n_5
    SLICE_X1Y83          FDRE                                         r  songPeriod_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 songPeriod_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            songPeriod_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  songPeriod_reg[6]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  songPeriod_reg[6]/Q
                         net (fo=1, routed)           0.109     0.250    songPeriod_reg_n_0_[6]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  songPeriod_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    songPeriod_reg[4]_i_1_n_5
    SLICE_X1Y84          FDRE                                         r  songPeriod_reg[6]/D
  -------------------------------------------------------------------    -------------------





