<hwpErrors>
<!-- $Id: memory_errors.xml,v 1.46 2014/07/23 20:16:05 jmcgill Exp $ -->
<!-- EDIT THIS FILE DIRECTLY. THE ODS FILE METHOD IS NO LONGER VALID -->
<!-- *********************************************************************** -->

  <hwpError>
    <rc>RC_MSS_PLACE_HOLDER_ERROR</rc>
    <description>Not for production code.  This return code is used for cases where the error code has not been approved yet.  Eventually, no code should use this error code.</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_EFF_CONFIG_RANK_GROUP_RC_ERROR_001A</rc>
    <description>Plug rule violation in EFF_CONFIG_RANK_GROUP.</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_UNEXPECTED_MEM_CLK_STATUS</rc>
    <description>A read of the memory clock status register returned an unexpected value. </description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_UNEXPECTED_NEST_CLK_STATUS</rc>
    <description>A read of the nest clock status register returned an unexpected value.</description>
    <sbeError/>
    <collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FAIL, POR_FFDC_OFFSET_NEST_CHIPLET</collectFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_INIT1_OPCG_DONE_ERROR</rc>
    <description>Timed out waiting for OPCG done bit in SCAN0 module.</description>
    <sbeError/>
    <collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FLUSH_FAIL, POR_FFDC_OFFSET_USE_P1</collectFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_INIT1_FSISTATUS_FAIL</rc>
    <description>Failed VDD status check on FSI2PIB Status Reg bit(16).</description>
    <sbeError/>
    <collectRegisterFfdc>
      <id>REG_FFDC_CEN_STANDBY_REGION</id>
      <target>CHIP</target>
    </collectRegisterFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
</hwpError>

  <hwpError>
    <rc>RC_MSS_INIT3_FSISTATUS_FAIL</rc>
    <description>Failed clock region check on FSI2PIB Status Reg bit(31).</description>
    <sbeError/>
    <collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FAIL, POR_FFDC_OFFSET_TP_CHIPLET</collectFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_NEST_PLL_LOCK_TIMEOUT</rc>
    <description>Timed out waiting for NEST PLL lock in FSI2PIB Status Reg bit 24. </description>
    <sbeError/>
    <collectRegisterFfdc>
      <id>REG_FFDC_CEN_STANDBY_REGION</id>
      <target>CHIP</target>
    </collectRegisterFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_MEM_PLL_LOCK_TIMEOUT</rc>
    <description>Timed out waiting for MEM PLL lock in FSI2PIB Status Reg bit 25. </description>
    <sbeError/>
    <collectRegisterFfdc>
      <id>REG_FFDC_CEN_STANDBY_REGION</id>
      <target>CHIP</target>
    </collectRegisterFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError>

  <registerFfdc>
  <id>REG_FFDC_CEN_STANDBY_REGION</id>
    <cfamRegister>CFAM_FSI_STATUS_0x00001007</cfamRegister>
    <cfamRegister>CFAM_FSI_GP3_0x00001012</cfamRegister>
    <cfamRegister>CFAM_FSI_GP4_0x00001013</cfamRegister>
    <cfamRegister>CFAM_FSI_GP4_0x00001013</cfamRegister>
    <cfamRegister>CFAM_FSI_GP5_0x00001014</cfamRegister>
    <cfamRegister>CFAM_FSI_GP6_0x00001015</cfamRegister>
    <cfamRegister>CFAM_FSI_GP7_0x00001016</cfamRegister>
    <cfamRegister>CFAM_FSI_GP3_MIRROR_0x0000101B</cfamRegister>
  </registerFfdc>

  <hwpError>
    <rc>RC_MSS_THOLD_ERROR</rc>
    <description>THOLDS after Clock Start cmd do NOT match to the expected value.</description>
    <sbeError/>
    <collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FAIL, POR_FFDC_OFFSET_TP_CHIPLET</collectFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_CCREG_MISMATCH</rc>
    <description>Clock Control Register does not match the expected value.</description>
    <sbeError/>
    <collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FAIL, POR_FFDC_OFFSET_TP_CHIPLET</collectFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_ARRAY_REPAIR_BUSY</rc>
    <description>Array repair loader is busy now. 0x00050003 bit(0)=1 </description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_ARRAY_REPAIR_NOT_DONE</rc>
    <description>Array repair loader did NOT report repair done. </description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_ECC_TRAP_ERROR</rc>
    <description>ECC trap register reported error. 0x00050004 bit(0-7) != 0x00</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_GENERAL_PUTSCOM_ERROR</rc>
    <description>PutScom failed!   See previous error message for details.</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_GENERAL_GETSCOM_ERROR</rc>
    <description>GetScom failed!   See previous error message for details.</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_UNEXPECTED_FIR_STATUS</rc>
    <description>Unexpected FIR status!  See previous error message for details.</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_INIT_CAL_FAILED</rc>
    <description>Inital Calibration failed.  Check init cal error register at address: 0x8001C0180301143F </description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_GENERAL_SIMSTKFAC_ERROR</rc>
    <description>simSTKFAC failed!   See previous error message for details</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_GET_FAPI_ATTRIBUTE_ERROR</rc>
    <description>Failed to get FAPI attribute!   See previous error message for details.</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_GET_SIM_HIERARCHY_ERROR</rc>
    <description>Failed to get simulation hierarchy from eCmd target.</description>
</hwpError>

<registerFfdc>
  <id>REG_FFDC_INVALID_ADDR</id>
  <scomRegister>MBA01_MBMACAQ_0x0301060D</scomRegister>
  <scomRegister>MBA01_MBMEAQ_0x0301060E</scomRegister>
  <scomRegister>MBA01_MBA_MCBERRPTQ_0x030106e7</scomRegister>
</registerFfdc>

<registerFfdc>
  <id>REG_FFDC_CMD_TIMEOUT_MBA_REGS</id>
  <!-- MBA Maintenance Command Type Register -->    
  <scomRegister>MBA01_MBMCTQ_0x0301060A</scomRegister>
  <!-- MBA Maintenance Command Control Register -->
  <scomRegister>MBA01_MBMCCQ_0x0301060B</scomRegister>
  <!-- MBA Maintenance Command Status Register -->
  <scomRegister>MBA01_MBMSRQ_0x0301060C</scomRegister>
  <!-- MBA Maintenance Command Address Register -->
  <scomRegister>MBA01_MBMACAQ_0x0301060D</scomRegister>
  <!-- MBA Maintenance Command End Address Register -->
  <scomRegister>MBA01_MBMEAQ_0x0301060E</scomRegister>
  <!-- MBA Memory Scrub/Read Control Register -->
  <scomRegister>MBA01_MBASCTLQ_0x0301060F</scomRegister>
  <!-- MBA Error Control Register -->
  <scomRegister>MBA01_MBECTLQ_0x03010610</scomRegister>

  <!-- MBA Special Attention Registers -->    
  <scomRegister>MBA01_MBSPAQ_0x03010611</scomRegister>
  <scomRegister>MBA01_MBSPAMSKQ_0x03010614</scomRegister>

  <!-- MBA Fault Isolation Registers -->  
  <scomRegister>MBA01_MBAFIRQ_0x03010600</scomRegister>  
  <scomRegister>MBA01_MBAFIRMASK_0x03010603</scomRegister>  
  <scomRegister>MBA01_MBAFIRACT0_0x03010606</scomRegister>  
  <scomRegister>MBA01_MBAFIRACT1_0x03010607</scomRegister>  
  <!-- MBA Error Report Register -->  
  <scomRegister>MBA01_MBA_MCBERRPTQ_0x030106e7</scomRegister>  

  <!-- MBA CAL FIR Registers -->  
  <scomRegister>MBA01_MBACALFIR_0x03010400</scomRegister>  
  <scomRegister>MBA01_MBACALFIR_MASK_0x03010403</scomRegister>  
  <scomRegister>MBA01_MBACALFIR_ACTION0_0x03010406</scomRegister>  
  <scomRegister>MBA01_MBACALFIR_ACTION1_0x03010407</scomRegister>  
  <!-- MBA Error report register -->  
  <scomRegister>MBA01_MBA_ERR_REPORTQ_0x0301041A</scomRegister>  
</registerFfdc>

<registerFfdc>
  <id>REG_FFDC_CMD_TIMEOUT_MBS_REGS</id>
  <!-- MBS ECC0 Decoder FIR Registers -->
  <scomRegister>MBS_ECC0_MBECCFIR_0x02011440</scomRegister>
  <scomRegister>MBS_ECC0_MBECCFIR_MASK_0x02011443</scomRegister>
  <scomRegister>MBS_ECC0_MBECCFIR_ACTION0_0x02011446</scomRegister>
  <scomRegister>MBS_ECC0_MBECCFIR_ACTION1_0x02011447</scomRegister>

  <!-- MBS ECC1 Decoder FIR Registers -->
  <scomRegister>MBS_ECC1_MBECCFIR_0x02011480</scomRegister>
  <scomRegister>MBS_ECC1_MBECCFIR_MASK_0x02011483</scomRegister>
  <scomRegister>MBS_ECC1_MBECCFIR_ACTION0_0x02011486</scomRegister>
  <scomRegister>MBS_ECC1_MBECCFIR_ACTION1_0x02011487</scomRegister> 
</registerFfdc>

  <hwpError>
    <rc>RC_MSS_INVALID_FN_INPUT_ERROR</rc>
    <description>An input to FN call is out of range.</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_MCBIST_ERROR</rc>
    <description>MCBIST operation failed</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_PORT_INPUT_ERROR</rc>
    <description>TBD</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_DRIVER_IMP_INPUT_ERROR</rc>
    <description>TBD</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_SLEW_INPUT_ERROR</rc>
    <description>TBD</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_WR_DRAM_VREF_INPUT_ERROR</rc>
    <description>TBD</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_READ_CEN_VREF_INPUT_ERROR</rc>
    <description>TBD</description>
</hwpError>

  <hwpError>
    <rc>RC_MSS_RECEIVER_IMP_INPUT_ERROR</rc>
    <description>TBD</description>
</hwpError>

<hwpError>
    <rc>RC_MSS_INPUT_ERROR</rc>
    <description>Invalid input </description>
</hwpError>

<hwpError>
    <rc>RC_MSS_UNABLE_TO_GROUP_MCS</rc>
    <description>MCS COULD NOT BE GROUPED.  EITHER SWITCH DIMMS SO GROUPING IS POSSIBLE OR CHANGE SYSTEM POLICY.</description>
    <callout>
        <procedure>MEMORY_PLUGGING_ERROR</procedure>
        <priority>MEDIUM</priority>
    </callout>
    <deconfigure><target>TARGET_MCS</target></deconfigure>
</hwpError>

<hwpError>
    <rc>RC_ERROR_MSS_GROUPING_ATTRS</rc>
    <description>MEM grouping Attributes collection and printing function</description>
    <ffdc>_ATTR_PROC_POS</ffdc>
    <ffdc>_ATTR_CEN_POS</ffdc>
    <ffdc>_ATTR_CHIP_UNIT_POS_MBA0</ffdc>
    <ffdc>_ATTR_CHIP_UNIT_POS_MBA1</ffdc>
    <ffdc>_ATTR_EFF_DIMM_SIZE0</ffdc>
    <ffdc>_ATTR_EFF_DIMM_SIZE1</ffdc>
    <ffdc>_ATTR_MSS_INTERLEAVE_ENABLE</ffdc>
    <ffdc>_ATTR_ALL_MCS_IN_INTERLEAVING_GROUP</ffdc>
    <ffdc>_ATTR_PROC_MEM_BASE</ffdc>
    <ffdc>_ATTR_PROC_MIRROR_BASE</ffdc>
    <ffdc>_ATTR_MSS_MEM_MC_IN_GROUP</ffdc>
    <ffdc>_ATTR_PROC_MEM_BASES</ffdc>
    <ffdc>_ATTR_PROC_MEM_SIZES</ffdc>
    <ffdc>_ATTR_MSS_MCS_GROUP_32</ffdc>
    <ffdc>_ATTR_PROC_MIRROR_BASES</ffdc>
    <ffdc>_ATTR_PROC_MIRROR_SIZES</ffdc>
</hwpError>

<hwpError>
    <rc>RC_ERROR_MSS_FIRS</rc>
    <description>MEM FIR REGISTERS</description>
 
<!-- DMI_FIR -->
    <collectRegisterFfdc>
	<id>REG_FFDC_DMI_FIR_REGS</id>
	<target>CENCHIP</target>
    </collectRegisterFfdc>
<!-- MBIFIRQ -->
    <collectRegisterFfdc>
       <id>REG_FFDC_MBI_FIR_REGS</id>
       <target>CENCHIP</target>
    </collectRegisterFfdc>
 
<!-- MBSFIRQ -->
    <collectRegisterFfdc>
       <id>REG_FFDC_MBS_FIR_REGS</id>
       <target>CENCHIP</target>
    </collectRegisterFfdc>
 
<!-- SCAC_LFIR -->
    <collectRegisterFfdc>
       <id>REG_FFDC_SCAC_FIR_REGS</id>
       <target>CENCHIP</target>
    </collectRegisterFfdc>
 
</hwpError>

<hwpError>
    <rc>RC_ERROR_MBA_FIRS</rc>
    <description>MEM MBA FIR REGISTERS</description>
 
<!-- MBA01_MBACALFIR -->
<!-- MBA01_MBAFIRQ -->
<!-- MBA01_MBSPAQ -->
    <collectRegisterFfdc>
       <id>REG_FFDC_MBA_FIR_REGS</id>
       <target>CENCHIP_MBA</target>
    </collectRegisterFfdc>

<!-- PHY01_DDRPHY_FIR_REG -->
    <collectRegisterFfdc>
       <id>REG_FFDC_DDR_PHY_FIR_REGS</id>
       <target>CENCHIP_MBA</target>
    </collectRegisterFfdc>

 
</hwpError>

<registerFfdc>
  <id>REG_FFDC_MBA_FIR_REGS</id>

  <!-- MBA Special Attention Registers -->    
  <scomRegister>MBA01_MBSPAQ_0x03010611</scomRegister>
  <scomRegister>MBA01_MBSPAMSKQ_0x03010614</scomRegister>

  <!-- MBA Fault Isolation Registers -->  
  <scomRegister>MBA01_MBAFIRQ_0x03010600</scomRegister>  
  <scomRegister>MBA01_MBAFIRMASK_0x03010603</scomRegister>  
  <scomRegister>MBA01_MBAFIRACT0_0x03010606</scomRegister>  
  <scomRegister>MBA01_MBAFIRACT1_0x03010607</scomRegister>  
  <!-- MBA Error Report Register -->  
  <scomRegister>MBA01_MBA_MCBERRPTQ_0x030106e7</scomRegister>  

  <!-- MBA CAL FIR Registers -->  
  <scomRegister>MBA01_MBACALFIR_0x03010400</scomRegister>  
  <scomRegister>MBA01_MBACALFIR_MASK_0x03010403</scomRegister>  
  <scomRegister>MBA01_MBACALFIR_ACTION0_0x03010406</scomRegister>  
  <scomRegister>MBA01_MBACALFIR_ACTION1_0x03010407</scomRegister>  
  <!-- MBA Error report register -->  
  <scomRegister>MBA01_MBA_ERR_REPORTQ_0x0301041A</scomRegister>  
</registerFfdc>

<registerFfdc>
  <id>REG_FFDC_MBI_FIR_REGS</id>
  <scomRegister>MBI_FIR_0x02010800</scomRegister>
  <scomRegister>MBI_FIRMASK_0x02010803</scomRegister>
  <scomRegister>MBI_FIRACT0_0x02010806</scomRegister>
  <scomRegister>MBI_FIRACT1_0x02010807</scomRegister>
</registerFfdc>

<registerFfdc>
  <id>REG_FFDC_MBS_FIR_REGS</id>
  <scomRegister>MBS_FIR_REG_0x02011400</scomRegister>
  <scomRegister>MBS_FIR_MASK_REG_0x02011403</scomRegister>
  <scomRegister>MBS_FIR_ACTION0_REG_0x02011406</scomRegister>
  <scomRegister>MBS_FIR_ACTION1_REG_0x02011407</scomRegister>
  <scomRegister>MBS_FIR_WOF_REG_0x02011408</scomRegister>

  <scomRegister>MBS_ECC0_MBECCFIR_0x02011440</scomRegister>
  <scomRegister>MBS_ECC0_MBECCFIR_MASK_0x02011443</scomRegister>
  <scomRegister>MBS_ECC0_MBECCFIR_ACTION0_0x02011446</scomRegister>
  <scomRegister>MBS_ECC0_MBECCFIR_ACTION1_0x02011447</scomRegister>
  <scomRegister>MBS_ECC0_MBECCFIR_WOF_0x02011448</scomRegister>

  <scomRegister>MBS_ECC1_MBECCFIR_0x02011480</scomRegister>
  <scomRegister>MBS_ECC1_MBECCFIR_MASK_0x02011483</scomRegister>
  <scomRegister>MBS_ECC1_MBECCFIR_ACTION0_0x02011486</scomRegister>
  <scomRegister>MBS_ECC1_MBECCFIR_ACTION1_0x02011487</scomRegister>
  <scomRegister>MBS_ECC1_MBECCFIR_WOF_0x02011488</scomRegister>

  <scomRegister>MBS01_MBSFIRQ_0x02011600</scomRegister>
  <scomRegister>MBS01_MBSFIRMASK_0x02011603</scomRegister>
  <scomRegister>MBS01_MBSFIRACT0_0x02011606</scomRegister>
  <scomRegister>MBS01_MBSFIRACT1_0x02011607</scomRegister>
  <scomRegister>MBS01_MBSFIRWOF_0x02011608</scomRegister>

  <scomRegister>MBS23_MBSFIRQ_0x02011700</scomRegister>
  <scomRegister>MBS23_MBSFIRMASK_0x02011703</scomRegister>
  <scomRegister>MBS23_MBSFIRACT0_0x02011706</scomRegister>
  <scomRegister>MBS23_MBSFIRACT1_0x02011707</scomRegister>
  <scomRegister>MBS23_MBSFIRWOF_0x02011708</scomRegister>
</registerFfdc>

<registerFfdc>
  <id>REG_FFDC_SCAC_FIR_REGS</id>
  <scomRegister>SCAC_LFIR_0x020115C0</scomRegister>
  <scomRegister>SCAC_FIRMASK_0x020115C3</scomRegister>
  <scomRegister>SCAC_FIRACTION0_0x020115C6</scomRegister>
  <scomRegister>SCAC_FIRACTION1_0x020115C7</scomRegister>
  <scomRegister>SCAC_FIRWOF_0x020115C8</scomRegister>
</registerFfdc>

<registerFfdc>
  <id>REG_FFDC_DDR_PHY_FIR_REGS</id>
  <scomRegister>PHY01_DDRPHY_FIR_REG_0x800200900301143f</scomRegister>
  <scomRegister>PHY01_DDRPHY_FIR_MASK_REG_0x800200930301143f</scomRegister>
  <scomRegister>PHY01_DDRPHY_FIR_ACTION0_REG_0x800200960301143f</scomRegister>
  <scomRegister>PHY01_DDRPHY_FIR_ACTION1_REG_0x800200970301143f</scomRegister>
  <scomRegister>PHY01_DDRPHY_FIR_WOF_REG_0x800200980301143f</scomRegister>
</registerFfdc>

<registerFfdc>
  <id>REG_FFDC_DMI_FIR_REGS</id>
  <scomRegister>CEN_DMIFIR_0x02010400</scomRegister>
  <scomRegister>CEN_DMIFIR_MASK_0x02010403</scomRegister>
  <scomRegister>CEN_DMIFIR_ACT0_0x02010406</scomRegister>
  <scomRegister>CEN_DMIFIR_ACT1_0x02010407</scomRegister>
  <scomRegister>CEN_DMIFIR_WOF_0x02010408</scomRegister>
</registerFfdc>


<!-- EDIT THIS FILE DIRECTLY. THE ODS FILE METHOD IS NO LONGER VALID -->
</hwpErrors>
