1. Conducting layer is separated from substrate using ____________
a) dielectric layer
b) silicon layer
c) metal layer
d) diffusion layer
a
2. Gate to channel capacitance of 5 micron technology is _____ pF X 10(-4) (micrometer)2.
a) 1
b) 2
c) 4
d) 0.4
c
3. Area capacitance of diffusion region of 2 micron technology is _____ pF X 10(-4) (micrometer)2.
a) 2
b) 2.75
c) 3.75
d) 4.75
c
4. What is the relative capacitance of diffusion region of 5 micron technology?
a) 1
b) 0.25
c) 1.25
d) 2
b
5. A feature size square has ___________
a) L > W
b) W > L
c) L = W
d) L > d
c
6. What is the standard square Cg value of a 5 micron technology?
a) 0.01 pF
b) 0.1 pF
c) 1 pF
d) 10 pF
a
7. What is the standard square Cg value of a 1.2 micron technology?
a) 0.01 pF
b) 0.0023 pF
c) 0.023 pF
d) 0.23 pF
b
8. Relative area for L = 20λ and W = 3λ is?
a) 10
b) 15
c) 1/15
d) 1/10
b
9. What is the value of gate capacitance?
a) 0.25 square Cg
b) 1 square Cg
c) 1.25 square Cg
d) 1.5 square Cg
b
10. What is the delay unit of 5 micron technology?
a) 1 nsec
b) 0.1 nsec
c) 0.01 nsec
d) 1 sec
b
11. What is the delay unit of 1.2 micron technology?
a) 0.064 nsec
b) 0.0064 nsec
c) 0.046 nsec
d) 0.0046 nsec
c
12. What is the transition point of an inverter?
a) Vdd
b) 0.5 Vdd
c) 0.25 Vdd
d) 2 Vdd
b
13. What is the desired or safe delay value for 5 micron technology?
a) 0.3 nsec
b) 0.5 nsec
c) 0.1 nsec
d) 0.2 nsec
a
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Sheet Resistance» Next - VLSI Questions and Answers – Inverter Delays 
