<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <style rel="stylesheet">
    body{
      font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Roboto, Helvetica, Arial, sans-serif;
      margin:40px auto;
      max-width:750px;
      font-size:18px;
      padding:0 10px;
      color: #333;
    }
    pre {
      background: #f4f4f4;
      border: 1px solid #ddd;
      border-left: 3px solid #000;
      color: #777;
      page-break-inside: avoid;
      font-family: monospace;
      font-size: 15px;
      max-width: 100%;
      overflow: auto;
      padding: 1em 1.5em;
      display: block;
      word-wrap: break-word;
    }
    a {
      color: #1976d2;
      text-decoration: none;
      border-bottom: 1px solid;
    }
    img {
      max-width: 100%;
    }
    h1 {
      text-align: left;
    }
    blockquote {
      margin: 1em 0 1em 1.7em;
      padding-left: 1em;
      border-left: 2px solid #e6e6e6;
      color: #606060;
    }
    li {
      margin-bottom: 10px;
    }
    :not(pre) > code {
      background-color: #f4f4f4;
      padding-right: 0.2em;
      padding-left: 0.2em;
      border-radius: 3px;
    }
  </style>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<p>This architecture stores the program data and the instructions in the same memory unit.</p>
<p><img alt="von_neumann_architecture" src="Von_Neumann_Architecture.png"></p>
<p>The basic elements are:</p>
<ul><li><b>Processing unit</b>: Contains both the arithmetic/logic unit and the processor registers.</li><li><b>Control unit</b> : Contains an instruction register and program counter.</li><li><b>Memory</b> : Storing _both_ data and instructions.</li><li><b>External Mass Storage</b></li><li><b>I/O mechanisms</b></li></ul>
<blockquote>The term "von Neumann architecture" has evolved to refer to any</blockquote>
<blockquote>stored-program computer in which an instruction fetch and a data operation</blockquote>
<blockquote>cannot occur at the same time (since they share a common bus). This is</blockquote>
<blockquote>referred to as the von Neumann bottleneck, which often limits the performance</blockquote>
<blockquote>of the corresponding system.[3]</blockquote>
<blockquote>Because the single bus can only access one of the two classes of memory at a</blockquote>
<blockquote>time, throughput is lower than the rate at which the CPU can work. This</blockquote>
<blockquote>seriously limits the effective processing speed when the CPU is required to</blockquote>
<blockquote>perform minimal processing on large amounts of data. The CPU is continually</blockquote>
<blockquote>forced to wait for needed data to move to or from memory. Since CPU speed and</blockquote>
<blockquote>memory size have increased much faster than the throughput between them, the</blockquote>
<blockquote>bottleneck has become more of a problem, a problem whose severity increases</blockquote>
<blockquote>with every new generation of CPU. </blockquote>
<p><a href="http://web.archive.org/web/20240411141041/https://en.wikipedia.org/wiki/Von_Neumann_architecture">source</a></p>
<p>This architecture is simpler than the Harvard Architecture which includes a dedicated set of addresses to host the program instructions, and another set of addresses plus data buses for reading and writing to memory.</p>
