// Seed: 2339812410
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.type_13 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd45,
    parameter id_9  = 32'd14
) (
    input wor id_0,
    input supply1 id_1,
    output logic id_2,
    output wor id_3,
    input tri0 id_4
);
  supply1 id_6 = 1;
  initial begin : LABEL_0
    if (1 != 1) begin : LABEL_0
      id_2 <= 1 == id_0;
    end
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  assign id_7 = id_7;
  wire id_8;
  defparam id_9.id_10 = id_1 !== 'b0;
endmodule
