$date
	Sun Oct 23 06:34:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#997197
b10100 !
1"
#997198
b10100 &
b10100 %
1$
#997199
0"
#997202
b1010 &
b1010 %
#997206
b101 &
b101 %
#997210
b10000 &
b10000 %
#997214
b1000 &
b1000 %
#997218
b100 &
b100 %
#997222
b10 &
b10 %
#997226
b1 &
b1 %
1#
#997230
b0 &
0#
b0 %
0$
#1943405
b1101 !
1"
#1943406
b1101 &
b1101 %
1$
#1943407
0"
#1943410
b101000 &
b101000 %
#1943414
b10100 &
b10100 %
#1943418
b1010 &
b1010 %
#1943422
b101 &
b101 %
#1943426
b10000 &
b10000 %
#1943430
b1000 &
b1000 %
#1943434
b100 &
b100 %
#1943438
b10 &
b10 %
#1943442
b1 &
b1 %
1#
#1943446
b0 &
0#
b0 %
0$
#2972752
b1 !
1"
#2972754
b1 &
b1 %
1$
#2972755
0"
#2972758
1#
#2972762
b0 &
b0 %
0#
0$
#4500012
