// Seed: 4197896918
module module_0 (
    input  wand id_0,
    output tri  id_1,
    input  tri1 id_2
);
  assign module_2.id_1 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply0 id_9
);
  assign id_9 = -1 - -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1
  );
  assign id_9 = id_3;
  assign id_6 = id_8;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri   id_1,
    output wire  id_2,
    output tri1  id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0
  );
  wire id_6;
endmodule
