# A 48-bit 5 stage pipelined VLIW architecutre is designed and a Verilog HDL model is prepared for the same. This is done in the partial fulfilment of the course Computer Architecture(Fall'17).
