<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim/pcie_ed_tb.v"
   type="VERILOG"
   library="pcie_ed_tb"
   hasInlineConfiguration="true" />
 <topLevel name="pcie_ed_tb.pcie_ed_tb" />
 <deviceFamily name="agilex5" />
 <device name="A5ED065BB32AE4SR0" />
 <modelMap
   controllerPath="pcie_ed_tb.pcie_ed_inst.MEM0"
   modelPath="pcie_ed_tb.pcie_ed_inst.MEM0" />
</simPackage>
