
<HTML><HEAD><TITLE>Srini Devadas</TITLE></HEAD>
<!--
<BODY BACKGROUND=images/yellow.gif>
-->


<TABLE>
<TR VALIGN=CENTER>
<!-- 
<TD><IMG SRC="images/devnew.jpg" WIDTH=200 ></TD>
<TD><IMG SRC="images/srini_serious2.jpg" WIDTH=200 ></TD>
<TD><IMG SRC="images/Srini-Zoom.png" WIDTH=200 ></TD>
-->
<TD><IMG SRC="images/Srini-Panchita.jpg" WIDTH=200 ></TD>
<!-- 
<TD><IMG SRC="images/Srini_2023.JPG" WIDTH=200 ></TD>
<TD><IMG SRC="images/srini_2011.jpg" WIDTH=150 ></TD>
<TD><IMG SRC="images/srini_workstation2.jpg" WIDTH=200 ></TD>
-->

<TD>
<ul>
<font size="+1">
Srini Devadas<p>

Rm. 32G-844<br>
32 Vassar Street<br>
MIT CSAIL<br>
<a href="mailto:devadas@mit.edu">devadas@mit.edu</a><p>
</font>
</ul>
</TD>


<TD>
<ul>

</body></html>
<p>I am an <a href="http://en.wikipedia.org/wiki/Edwin_S._Webster">Edwin Sibley Webster<a/> Professor of
<a href="http://www-eecs.mit.edu/">Electrical Engineering and Computer Science</a>
at
<a href="http://web.mit.edu/">MIT</a>
in the
<a href="http://www.csail.mit.edu/">Computer Science and Artificial Intelligence Laboratory (CSAIL)</a>.
I belong to the <a href="http://www.csg.lcs.mit.edu/">Computation Structures Group</a>.
My current research interests are primarily in the areas of applied cryptography, computer security and computer architecture.

</ul>

</TD>
</TABLE>

<p>

<hr>

<p>

<b>Recent work:</b> We defined a new data privacy notion called <A HREF="https://arxiv.org/abs/2210.03458">PAC Privacy</A>, which is dependent on, and exploits, entropy in private data that is processed to produce exposed outputs, and furthermore, can be automatically measured and controlled. We have used PAC Privacy to develop the notion of <A HREF="pubs/Learnable_Obfuscation.pdf">learnable obfuscation</A>, and developed several <A HREF="https://eprint.iacr.org/2024/718">PAC-Private algorithms</A>.

<p>

Accelerating Fully Homomorphic Encryption (FHE) using the <A HREF="pubs/micro21_fhe.pdf">F1</A> and <A HREF="pubs/craterlake.pdf">CraterLake</A> processors, with an associated tensor compiler <A HREF="pubs/pldi24_fhelipe.pdf">Fhelipe</A> is a step towards making FHE practical.
<A HREF="https://en.wikipedia.org/wiki/Zero-knowledge_proof">Zero-knowledge Proofs (ZKPs)</A> can be dramatically accelerated by the <A HREF="pubs/micro24_nocap.pdf">NoCap</A> hardware accelerator.

<!--
We developed techniques for <A HREF="pubs/Clipping_Bias.pdf">reducing clipping bias</A> and <A HREF="https://arxiv.org/pdf/2309.02672.pdf">adding anisotropic noise</A> in differentially-private machine learning.
-->

<p>

My group pointed out <A HREF="pubs/circuit_finger.pdf">vulnerabilities in anonymizing networks</A>, including <A HREF="pubs/varcnn.pdf">using deep learning for website fingerprinting</A>, and designed <A HREF="pubs/riffle.pdf">Riffle</A>, <A HREF="https://arxiv.org/abs/1612.07841">Atom</A>, <A HREF="https://arxiv.org/abs/1901.04368">Crossroads</A>, <A HREF="https://eprint.iacr.org/2021/325.pdf">Spectrum</A>, and <A HREF="https://eprint.iacr.org/2022/1548.pdf">Trellis</A>, systems with strong anonymity.

<!--
<p>

We developed <A HREF="https://eprint.iacr.org/2018/721">append only authenticated dictionaries</A> that can be used to build transparency logs, <A HREF="pubs/scalable_thresh.pdf">scalable threshold cryptosystems</A>, techniques for <A HREF="https://eprint.iacr.org/2021/1157.pdf">lightweight private similarity search</A>, and <A HREF="pubs/litmus.pdf">cryptographically-verified databases</A>.

<p>

Our work in Byzantine Broadcast (BB) resulted in sublinear-time protocols under dishonest majority for <A HREF="https://eprint.iacr.org/2020/590.pdf">static</a> and <A HREF="https://eprint.iacr.org/2020/1236.pdf">strongly adaptive adversaries</A>.
<A HREF="pubs/catena.pdf">Catena</A> is a system that uses <A HREF="https://bitcoin.org/en/">Bitcoin</A> to prevent equivocation.
-->

<hr>

<p>
Prior projects at the intersection of applied cryptography and computer architecture in my group include designing <A HREF="pubs/ascend-stc12.pdf">a secure processor Ascend</A> that allows untrusted programs to compute on encrypted data from a client without leaking information about the data. Ascend uses <A HREF="pubs/PathORam.pdf">Path ORAM</A> with <A HREF="pubs/freecursive.pdf">optimizations and integrity verification</A> to obfuscate memory address patterns. Ascend also protects the <a href="pubs/ecu-hpca14.pdf">timing channel</a>.  Ascend was integrated with the Princeton Piton multicore processor and
 <a href="images/piton-ascend.jpg">taped out in 32nm technology in March 2015</a>. The chip is 6mm &times 6mm, contains more than 460,000,000 transistors and runs at <a href="pubs/ascend-chip.pdf">857 MHz, dissipating 166 mW @ 1.1V</a>.
<p>
Path ORAM is used with SGX enclaves in the private messaging app <a href="https://signal.org">Signal</a> for <a href="https://signal.org/blog/building-faster-oram/">private contact discovery</a>.
<p>

<hr>

<p>

Early work in secure computer architecture that I was involved with include building <a href="pubs/aegis.pdf">Aegis</a> (2003-05),
a single-chip secure processor that does not trust the operating system and which incorporated cryptographic measurement and attestation, <a href="pubs/hpca03.pdf">memory integrity verification</a> and
<a href="pubs/encrypt_offline.pdf">memory encryption</a>; all these features were adopted in <A HREF="https://software.intel.com/en-us/sgx">Intel SGX</A>.

<!--
<p>
In 2013, my group fabricated
<A HREF="http://csg.csail.mit.edu/pubs/memos/Memo-512/memo512.pdf">EM<sup>2</sup></A>,
a 110-core Execution Migration Machine, a 10mm x 10mm, 357,000,000 transistor chip in 45nm technology. EM<sup>2</sup> uses
<A HREF="pubs/nocs-2011-final.pdf">deadlock-free</A> computation migration to provide
a shared memory abstraction without requiring directories and uses an
<A HREF="pubs/mig-pred.pdf"> intelligent predictor</A>
to determine when to migrate computation versus data and <A HREF=http://online.qmags.com/CMG0915/default.aspx?sessionID=801E5D5EBEFCA0BC508A77B12&cid=3151195&eid=19552&pg=52&mode=2#pg52&mode2>what part of the context to migrate</A>. You can read about our <a href="pubs/em2-iccd-2013.pdf">design experience</a>. <a href="images/EM2_die_photo.png">Chip die photo</a> and <a href="images/em2-board.jpg">EM<sup>2</sup> board</a>!
-->
<p>
In 2016, my group produced a <A HREF="https://eprint.iacr.org/2016/086.pdf">detailed analysis of Intel SGX</A>. We used this knowledge and our experience with Aegis and Ascend to design and build <A HREF="https://eprint.iacr.org/2015/564.pdf">Sanctum</A>, an open-source in-order processor based on the <A HREF="http://riscv.org">RISC-V ISA</A> that provides <A HREF="pubs/hpca.pdf">secure enclaves</A> resistant to a broader class of software attacks than SGX. Sanctum is a hardware/software codesign with an easy-to-analyze <A HREF="pubs/sanctorum.pdf">security monitor</A> whose specification has been <A HREF="https://eprint.iacr.org/2017/565.pdf">formally verified</A>.
In 2019, we built, on an FPGA, a speculative out-of-order processor <A HREF="https://arxiv.org/abs/1812.09822">MI6</A> based on Sanctum's design philosophy that boots untrusted Linux and defends against control flow speculation attacks such as <a href="https://en.wikipedia.org/wiki/Spectre_(security_vulnerability)">Spectre</a>.
<p>
<hr>

My group developed <a href="http://csg.csail.mit.edu/people/devadas/pubs/spuf.pdf">Physical Unclonable Functions (PUFs)</a> to generate secret keys from chip fabrication variations and used them in <a href="http://csg.csail.mit.edu/pubs/memos/Memo-483/Memo-483.pdf">a version of Aegis</a>.
<!--
<a href="http://csg.csail.mit.edu/pubs/memos/Memo-483/Memo-483.pdf">A version of Aegis</a> used <a href="http://csg.csail.mit.edu/people/devadas/pubs/spuf.pdf">Physical Unclonable Functions (PUFs)</a> to generate secret keys from chip fabrication variations.
Sanctum uses a <a href="pubs/trapdoor.pdf">stateless cryptographically-secure PUF</a> to generate secret keys in a <a href="pubs/secure-boot.pdf">secure boot</a> process.
-->
<a href="https://www.xilinx.com/support/documentation/application_notes/xapp1323-zynq-usp-tamper-resistant-designs.pdf">Xilinx Zynq Ultrascale+ FPGAs</a> use PUFs to generate secret keys, as do <a href="https://www.altera.com/en_US/pdfs/literature/wp/wp-01252-secure-device-manager-for-fpga-soc-security.pdf">Altera Stratix 10 FPGAs</a>. The <a href="https://semiconductor.samsung.com/processor/mobile-processor/exynos-9825/">Samsung Eqxnos 9825 processor</a> in Galaxy Note phones "gives you peace of mind by using a PUF to store and manage your personal data in perfect isolation".

<p>

PUFs can also be used for low-cost authentication.  This <a href="images/canon-rfid-puf.jpg">Canon camera</a> bought in 2014 can be <a href="images/big-canon.jpg">authenticated using an NFC-enabled phone</a> because the package has an RFID PUF tag (black box marked Canon) on it. Contrast the tag with the <a href="images/puf-board-2003.JPG"> first silicon PUF</a> built during 2002-04 at MIT!
<!--
See a <a href="http://www.canon-its.com.cn/EN/Connected.html">Canon website for a description of the use case)</a>.
We designed a <a href="https://eprint.iacr.org/2018/418.pdf">Dynamically Allocated Way Guard (DAWG) cache</a> to defend against control flow speculation attacks such as <a href="https://en.wikipedia.org/wiki/Spectre_(security_vulnerability)">Spectre</a> that use the cache exfiltration channel to leak secrets.
<p>
We came up with a time traveling coherence protocol based on logical-time leases called <A HREF="pubs/tardis.pdf">Tardis</A>, which has the unique feature that it does not require multicast or a globally synchronized clock, and only requires O(log N) storage in an N-core system. Tardis can be generalized to <A HREF="pubs/tardis2.0.pdf">relaxed consistency models</A>.
I am interested in the <A HREF="http://db.cs.cmu.edu/projects/1000cores/">scaling of databases and data management systems to 1000-core processors</A>. We have applied Tardis' idea of logical leases to <A HREF="pubs/tictoc.pdf">concurrency control for databases</A> and <A HREF="pubs/sundial.pdf">distributed concurrency control</A>.
-->
<p>
<hr>
<p>

I am the Computer Science track coordinator of the <a href="http://web.mit.edu/primes">MIT PRIMES</a> high-school outreach program, a year-long program where high-school students are exposed to research and mentored by MIT students. Recently, <a href="https://vitalik.ca/general/2021/06/18/verkle.html">PRIMES research made it into Ethereum</a>!

<!--
I am an EECS oversight officer for the <a href="http://www.eecs.mit.edu/academics-admissions/undergraduate-programs/6-7-computer-science-and-molecular-biology">6-7 undergraduate</a> and <a href="http://www.eecs.mit.edu/academics-admissions/undergraduate-programs/6-7-meng-degree-program-computer-science-molecular">6-7 MEng program</a>. 

<p>

I served as the chair of <a href="http://theory.lcs.mit.edu/areaii">Area II</a> (Computer
Science Graduate Program) from June 2003 to November 2005,
and as the Research Director of Architecture, Systems and Networking within
<a href="http://www.csail.mit.edu/">CSAIL</a> from September 2003 to October 2005.
I served as Associate Head of the
<a href="http://www-eecs.mit.edu/">Department of Electrical Engineering and Computer Science</a> with responsibility for Computer Science from 2005 to 2011.
-->

<hr>
<p>
<H1>Selected Publications</H1>
<DIV ALIGN="CENTER">
<TABLE CELLPADDING=5>
<TR><TD ALIGN="LEFT">
<A HREF="pubs/security.html">Security and Applied Cryptography.</A>
</TD>
<TD ALIGN="LEFT">
<A HREF="pubs/arch.html">Computer Architecture.</A>
</TD>
<TD ALIGN="LEFT">
<A HREF="pubs/database.html">Database Management.</A>
</TD>
</TR>
<TR><TD ALIGN="LEFT">
<A HREF="pubs/compbio.html">Computational Biology.</A>
</TD>
<TD ALIGN="LEFT">
<A HREF="pubs/archexp.html">Architecture Exploration.</A>
</TD>
<TD ALIGN="LEFT">
<A HREF="pubs/compiler.html">Compiler Optimization.</A>
</TD>
</TR>
<TR><TD ALIGN="LEFT">
<A HREF="pubs/low-power.html">Design for Low Power Dissipation.</A>
</TD>
<TD ALIGN="LEFT">
<A HREF="pubs/boolean.html">Boolean Representation.</A>
</TD>
<TD ALIGN="LEFT">
<A HREF="pubs/async.html">Asynchronous Design.</A>
</TD>
</TR>
<TR><TD ALIGN="LEFT">
<A HREF="pubs/logic.html">Logic Synthesis.</A>
</TD>
<TD ALIGN="LEFT">
<A HREF="pubs/test.html">Test Generation/Synthesis for Testability.</A>
</TD>
<TD ALIGN="LEFT">
<A HREF="pubs/form.html">Formal and Semi-Formal Verification.</A>
</TD>
</TR>
<!--
<TD ALIGN="LEFT">
<A HREF="pubs/router.html">Network Routers.</A>
</TD>
-->
</TABLE>
</DIV>

<p><hr>
<p>
<H3>Teaching</H3>

My introductory programming book: <A HREF="https://mitpress.mit.edu/books/programming-puzzled">Programming for the Puzzled</A>. <A HREF="https://www.amazon.com/dp/0262534304/">Available on Amazon</A>.

<p>

I have taught several classes at MIT: <br><br>
<!--
-->
<a href="https://css.csail.mit.edu/6.858/2023/">Computer Systems Security (6.566)</a>, Spring 2023.
<br>
<a href="https://canvas.mit.edu/courses/16631">Performance Engineering of Software Systems (6.106)</a>, Fall 2022.
<br>
<a href="https://6s060.csail.mit.edu/2021/">Foundations of Computer Security (6.S060)</a>, Fall 2021.
<br>
<a href="https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-s095-programming-for-the-puzzled-january-iap-2018/">Programming for the Puzzled (6.S095 OCW)</a>, IAP 2018. <a href="https://www.youtube.com/playlist?list=PLUl4u3cNGP62QumaaZtCCjkID-NgqrleA">YouTube Channel</a>.
<br>
<a href="http://web.mit.edu/6.009"> Fundamentals of Programming (6.009)</a>, Fall 2015, Spring 2016, Spring 2017, Spring 2019, Fall 2019.
<br>
<a href="http://stellar.mit.edu/S/course/6/fa13/6.00/index.html"> Introduction to Computer Science and Programming (6.00)</a>, Spring 2012, Fall 2013.
<br>
<a href="http://courses.csail.mit.edu/6.857/2010"> Computer and Network Security (6.857)</a>, Spring 2010.
<br>
<a href="http://stellar.mit.edu/S/course/6/sp11/6.005/index.html"> Elements of Software Construction (6.005)</a>, Spring 2009, Fall 2010, Spring 2011.
<br>
<a href="http://stellar.mit.edu/S/course/6/sp15/6.046J/index.html"> Design and Analysis of Algorithms (the new 6.046)</a>, Fall 2008, Fall 2012, <a href="http://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-046j-design-and-analysis-of-algorithms-spring-2015/">Spring 2015 OCW Version</a>, Fall 2018, Spring 2021, Spring 2022.
<br>
<a href="http://courses.csail.mit.edu/6.006/fall11"> Introduction to Algorithms (6.006)</a>, Fall 2007, Spring 2008, Fall 2009, <a href="http://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-006-introduction-to-algorithms-fall-2011/">Fall 2011 OCW Version</a>, Spring 2014, Spring 2018, Fall 2020.
<br>
<a href="http://stellar.mit.edu/S/course/6/sp07/6.046/index.html"> Introduction to Algorithms (the old 6.046)</a>, Spring 2007.
<br>
Recitations in <a href="http://web.mit.edu/6.02/www/f2014/">Digital Communication Systems (6.02)</a>, Fall 2014.
<br>
Recitations in <a href="http://web.mit.edu/6.033/2013/wwwdocs/">6.033: Computer Systems Engineering</a>, Spring 2013.
<br>
<a href="http://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-170-laboratory-in-software-engineering-fall-2005/"> Laboratory in Software Engineering (6.170)</a>, Fall 2001, Spring 2002, Fall 2003, Fall 2005.
<br>
<a href="http://csg.lcs.mit.edu/6.823"> Computer Architecture (6.823)</a>, Spring 2002, Fall 2009.
<br>
<a href="http://theory.lcs.mit.edu/classes/6.042"> Mathematics for Computer Science (6.042)</a>, Fall 1998, Fall 2000, Spring 2003, <a href="https://dspace.mit.edu/handle/1721.1/104427">Spring 2005 OCW Version</a>, Spring 2020.
<br>
<!-- 
<ul>
Teaching material for <a href="http://rle-vlsi.mit.edu/lsyn-book"> Logic
Synthesis</a>.
</ul>
-->
<a href="http://6004.mit.edu"> Computation Structures (6.004)</a>, Spring 2004, Fall 2006.  Teaching material from <a href="6.004/Lectures"> Fall 1996/Spring 1998 terms</a>.
<br>
Recitations in <a href="6.001">6.001: Structure and Interpretation of Computer Programs</a>, Fall 2004.
<br>
<a href="6.373/lectures"> Computer-Aided Design of Integrated Circuits (6.373)</a>, Spring 1989, Spring 1991-3-5-7, Spring 1999.
<br>
Introduction to VLSI Systems (6.371), Fall 1989, Spring 1990, Fall 1991, Fall 1994-5, Fall 1997.
<br>
Formal Verification in VLSI Design (6.892), Fall 1992.
<br>
Recitation sections in 6.002: Circuits and Electronics, Fall 1988.
<br>

<p><hr>
<address> Srini Devadas</address>
<address> MIT CSAIL</address>
<address> 32-G844, 32 Vassar Street</address>
<address> Cambridge, MA   02139 </address>
<address> (617) 253 0454 </address>
<address> (617) 253 6652 (Fax) </address>
<address> <a href="mailto:devadas@mit.edu">devadas@mit.edu</a></address>

<footer>
<p>
<a href="https://accessibility.mit.edu/">Accessibility</a>
</footer>

</body></html>
