

================================================================
== Vitis HLS Report for 'FIR_filter_1'
================================================================
* Date:           Wed Nov 12 23:44:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     215|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|       0|     100|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     188|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|     188|     315|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_10s_42_1_1_U1   |mul_32s_10s_42_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_10s_42_1_1_U2   |mul_32s_10s_42_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_13s_44_1_1_U3   |mul_32s_13s_44_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_13s_45_1_1_U4   |mul_32s_13s_45_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_14ns_46_1_1_U5  |mul_32s_14ns_46_1_1  |        0|   2|  0|  20|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|  10|  0| 100|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln45_5_fu_247_p2  |         +|   0|  0|  54|          47|          47|
    |add_ln45_6_fu_280_p2  |         +|   0|  0|  54|          47|          47|
    |add_ln45_7_fu_315_p2  |         +|   0|  0|  54|          47|          47|
    |add_ln45_fu_210_p2    |         +|   0|  0|  51|          44|          44|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 215|         186|         187|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |FIR_coe_read_1_reg_357           |  10|   0|   10|          0|
    |FIR_delays_read_18_reg_362       |  32|   0|   32|          0|
    |FIR_delays_read_19_reg_367       |  32|   0|   32|          0|
    |FIR_delays_read_20_reg_372       |  32|   0|   32|          0|
    |FIR_delays_read_21_reg_377       |  32|   0|   32|          0|
    |FIR_delays_write_assign_reg_382  |  16|   0|   32|         16|
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |tmp_s_reg_387                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 188|   0|  204|         16|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_1         |  out|   32|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_2         |  out|   32|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_3         |  out|   32|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_4         |  out|   32|  ap_ctrl_hs|        FIR_filter.1|  return value|
|FIR_delays_read     |   in|   32|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_25  |   in|   32|     ap_none|  FIR_delays_read_25|        scalar|
|FIR_delays_read_26  |   in|   32|     ap_none|  FIR_delays_read_26|        scalar|
|FIR_delays_read_27  |   in|   32|     ap_none|  FIR_delays_read_27|        scalar|
|FIR_coe_read        |   in|   10|     ap_none|        FIR_coe_read|        scalar|
|FIR_coe_read_14     |   in|   13|     ap_none|     FIR_coe_read_14|        scalar|
|FIR_coe_read_15     |   in|   14|     ap_none|     FIR_coe_read_15|        scalar|
|FIR_coe_read_16     |   in|   13|     ap_none|     FIR_coe_read_16|        scalar|
|FIR_coe_read_17     |   in|   10|     ap_none|     FIR_coe_read_17|        scalar|
|x_n                 |   in|   16|     ap_none|                 x_n|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:37]   --->   Operation 3 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%FIR_coe_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read_17" [FIR_HLS.cpp:37]   --->   Operation 4 'read' 'FIR_coe_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%FIR_coe_read_2 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_16" [FIR_HLS.cpp:37]   --->   Operation 5 'read' 'FIR_coe_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_coe_read_3 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %FIR_coe_read_15" [FIR_HLS.cpp:37]   --->   Operation 6 'read' 'FIR_coe_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_coe_read_4 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_14" [FIR_HLS.cpp:37]   --->   Operation 7 'read' 'FIR_coe_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_coe_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read" [FIR_HLS.cpp:37]   --->   Operation 8 'read' 'FIR_coe_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_27" [FIR_HLS.cpp:37]   --->   Operation 9 'read' 'FIR_delays_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_26" [FIR_HLS.cpp:37]   --->   Operation 10 'read' 'FIR_delays_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_delays_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_25" [FIR_HLS.cpp:37]   --->   Operation 11 'read' 'FIR_delays_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_delays_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read" [FIR_HLS.cpp:37]   --->   Operation 12 'read' 'FIR_delays_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%FIR_delays_write_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_read, i16 0" [FIR_HLS.cpp:42]   --->   Operation 13 'bitconcatenate' 'FIR_delays_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i32 %FIR_delays_write_assign" [FIR_HLS.cpp:40]   --->   Operation 14 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i10 %FIR_coe_read_9" [FIR_HLS.cpp:45]   --->   Operation 15 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.42ns)   --->   "%mul_ln45 = mul i42 %sext_ln40, i42 %sext_ln45" [FIR_HLS.cpp:45]   --->   Operation 16 'mul' 'mul_ln45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%FIR_accu32 = partselect i27 @_ssdm_op_PartSelect.i27.i42.i32.i32, i42 %mul_ln45, i32 15, i32 41" [FIR_HLS.cpp:45]   --->   Operation 17 'partselect' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i27.i15, i27 %FIR_accu32, i15 0" [FIR_HLS.cpp:45]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln45_26 = sext i42 %tmp" [FIR_HLS.cpp:45]   --->   Operation 19 'sext' 'sext_ln45_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln45_13 = sext i13 %FIR_coe_read_4" [FIR_HLS.cpp:45]   --->   Operation 20 'sext' 'sext_ln45_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i14 %FIR_coe_read_3" [FIR_HLS.cpp:45]   --->   Operation 21 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln45_14 = sext i13 %FIR_coe_read_2" [FIR_HLS.cpp:45]   --->   Operation 22 'sext' 'sext_ln45_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln45_16 = sext i32 %FIR_delays_read_18" [FIR_HLS.cpp:45]   --->   Operation 23 'sext' 'sext_ln45_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.42ns)   --->   "%mul_ln45_2 = mul i44 %sext_ln45_16, i44 %sext_ln45_13" [FIR_HLS.cpp:45]   --->   Operation 24 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.06ns)   --->   "%add_ln45 = add i44 %sext_ln45_26, i44 %mul_ln45_2" [FIR_HLS.cpp:45]   --->   Operation 25 'add' 'add_ln45' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i29 @_ssdm_op_PartSelect.i29.i44.i32.i32, i44 %add_ln45, i32 15, i32 43" [FIR_HLS.cpp:45]   --->   Operation 26 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i29.i15, i29 %tmp_24, i15 0" [FIR_HLS.cpp:45]   --->   Operation 27 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln45_27 = sext i44 %tmp_25" [FIR_HLS.cpp:45]   --->   Operation 28 'sext' 'sext_ln45_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln45_18 = sext i32 %FIR_delays_read_19" [FIR_HLS.cpp:45]   --->   Operation 29 'sext' 'sext_ln45_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.42ns)   --->   "%mul_ln45_3 = mul i46 %sext_ln45_18, i46 %zext_ln45" [FIR_HLS.cpp:45]   --->   Operation 30 'mul' 'mul_ln45_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln45_19 = sext i46 %mul_ln45_3" [FIR_HLS.cpp:45]   --->   Operation 31 'sext' 'sext_ln45_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.07ns)   --->   "%add_ln45_5 = add i47 %sext_ln45_27, i47 %sext_ln45_19" [FIR_HLS.cpp:45]   --->   Operation 32 'add' 'add_ln45_5' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_5, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 33 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%and_ln45_4 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_9, i15 0" [FIR_HLS.cpp:45]   --->   Operation 34 'bitconcatenate' 'and_ln45_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln45_20 = sext i32 %FIR_delays_read_20" [FIR_HLS.cpp:45]   --->   Operation 35 'sext' 'sext_ln45_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.42ns)   --->   "%mul_ln45_4 = mul i45 %sext_ln45_20, i45 %sext_ln45_14" [FIR_HLS.cpp:45]   --->   Operation 36 'mul' 'mul_ln45_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln45_21 = sext i45 %mul_ln45_4" [FIR_HLS.cpp:45]   --->   Operation 37 'sext' 'sext_ln45_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.08ns)   --->   "%add_ln45_6 = add i47 %and_ln45_4, i47 %sext_ln45_21" [FIR_HLS.cpp:45]   --->   Operation 38 'add' 'add_ln45_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_6, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 39 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:37]   --->   Operation 40 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln45_15 = sext i10 %FIR_coe_read_1" [FIR_HLS.cpp:45]   --->   Operation 41 'sext' 'sext_ln45_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%and_ln45_5 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_s, i15 0" [FIR_HLS.cpp:45]   --->   Operation 42 'bitconcatenate' 'and_ln45_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln45_22 = sext i32 %FIR_delays_read_21" [FIR_HLS.cpp:45]   --->   Operation 43 'sext' 'sext_ln45_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.42ns)   --->   "%mul_ln45_5 = mul i42 %sext_ln45_22, i42 %sext_ln45_15" [FIR_HLS.cpp:45]   --->   Operation 44 'mul' 'mul_ln45_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln45_23 = sext i42 %mul_ln45_5" [FIR_HLS.cpp:45]   --->   Operation 45 'sext' 'sext_ln45_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.08ns)   --->   "%add_ln45_7 = add i47 %and_ln45_5, i47 %sext_ln45_23" [FIR_HLS.cpp:45]   --->   Operation 46 'add' 'add_ln45_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i47.i32.i32, i47 %add_ln45_7, i32 31, i32 46" [FIR_HLS.cpp:47]   --->   Operation 47 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%newret = insertvalue i144 <undef>, i16 %y" [FIR_HLS.cpp:47]   --->   Operation 48 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i144 %newret, i32 %FIR_delays_read_20" [FIR_HLS.cpp:47]   --->   Operation 49 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i144 %newret2, i32 %FIR_delays_read_19" [FIR_HLS.cpp:47]   --->   Operation 50 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i144 %newret4, i32 %FIR_delays_read_18" [FIR_HLS.cpp:47]   --->   Operation 51 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i144 %newret6, i32 %FIR_delays_write_assign" [FIR_HLS.cpp:47]   --->   Operation 52 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i144 %newret8" [FIR_HLS.cpp:47]   --->   Operation 53 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_read_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_n_read                (read          ) [ 000]
FIR_coe_read_1          (read          ) [ 011]
FIR_coe_read_2          (read          ) [ 000]
FIR_coe_read_3          (read          ) [ 000]
FIR_coe_read_4          (read          ) [ 000]
FIR_coe_read_9          (read          ) [ 000]
FIR_delays_read_18      (read          ) [ 011]
FIR_delays_read_19      (read          ) [ 011]
FIR_delays_read_20      (read          ) [ 011]
FIR_delays_read_21      (read          ) [ 011]
FIR_delays_write_assign (bitconcatenate) [ 011]
sext_ln40               (sext          ) [ 000]
sext_ln45               (sext          ) [ 000]
mul_ln45                (mul           ) [ 000]
FIR_accu32              (partselect    ) [ 000]
tmp                     (bitconcatenate) [ 000]
sext_ln45_26            (sext          ) [ 000]
sext_ln45_13            (sext          ) [ 000]
zext_ln45               (zext          ) [ 000]
sext_ln45_14            (sext          ) [ 000]
sext_ln45_16            (sext          ) [ 000]
mul_ln45_2              (mul           ) [ 000]
add_ln45                (add           ) [ 000]
tmp_24                  (partselect    ) [ 000]
tmp_25                  (bitconcatenate) [ 000]
sext_ln45_27            (sext          ) [ 000]
sext_ln45_18            (sext          ) [ 000]
mul_ln45_3              (mul           ) [ 000]
sext_ln45_19            (sext          ) [ 000]
add_ln45_5              (add           ) [ 000]
tmp_9                   (partselect    ) [ 000]
and_ln45_4              (bitconcatenate) [ 000]
sext_ln45_20            (sext          ) [ 000]
mul_ln45_4              (mul           ) [ 000]
sext_ln45_21            (sext          ) [ 000]
add_ln45_6              (add           ) [ 000]
tmp_s                   (partselect    ) [ 011]
specpipeline_ln37       (specpipeline  ) [ 000]
sext_ln45_15            (sext          ) [ 000]
and_ln45_5              (bitconcatenate) [ 000]
sext_ln45_22            (sext          ) [ 000]
mul_ln45_5              (mul           ) [ 000]
sext_ln45_23            (sext          ) [ 000]
add_ln45_7              (add           ) [ 000]
y                       (partselect    ) [ 000]
newret                  (insertvalue   ) [ 000]
newret2                 (insertvalue   ) [ 000]
newret4                 (insertvalue   ) [ 000]
newret6                 (insertvalue   ) [ 000]
newret8                 (insertvalue   ) [ 000]
ret_ln47                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_26">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_26"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_read_27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_27"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_coe_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FIR_coe_read_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FIR_coe_read_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FIR_coe_read_16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FIR_coe_read_17">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_read_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_n">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_n"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i27.i15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i29.i15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i32.i15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_n_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="FIR_coe_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="10" slack="0"/>
<pin id="79" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="FIR_coe_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="13" slack="0"/>
<pin id="85" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="FIR_coe_read_3_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="14" slack="0"/>
<pin id="91" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="FIR_coe_read_4_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="13" slack="0"/>
<pin id="96" dir="0" index="1" bw="13" slack="0"/>
<pin id="97" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="FIR_coe_read_9_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="10" slack="0"/>
<pin id="103" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_read_9/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="FIR_delays_read_18_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_18/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="FIR_delays_read_19_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_19/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="FIR_delays_read_20_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_20/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="FIR_delays_read_21_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_21/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mul_ln45_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul_ln45_5_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45_5/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mul_ln45_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln45_4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mul_ln45_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="14" slack="0"/>
<pin id="149" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="FIR_delays_write_assign_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="FIR_delays_write_assign/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln40_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln45_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="FIR_accu32_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="27" slack="0"/>
<pin id="170" dir="0" index="1" bw="42" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="FIR_accu32/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="42" slack="0"/>
<pin id="180" dir="0" index="1" bw="27" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln45_26_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="42" slack="0"/>
<pin id="188" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_26/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln45_13_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="0"/>
<pin id="192" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_13/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln45_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln45_14_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_14/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln45_16_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_16/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln45_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="42" slack="0"/>
<pin id="212" dir="0" index="1" bw="44" slack="0"/>
<pin id="213" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_24_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="29" slack="0"/>
<pin id="218" dir="0" index="1" bw="44" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_25_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="44" slack="0"/>
<pin id="228" dir="0" index="1" bw="29" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln45_27_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="44" slack="0"/>
<pin id="236" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_27/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln45_18_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_18/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln45_19_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="46" slack="0"/>
<pin id="245" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_19/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln45_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="44" slack="0"/>
<pin id="249" dir="0" index="1" bw="46" slack="0"/>
<pin id="250" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_5/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_9_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="47" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="and_ln45_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="47" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln45_4/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln45_20_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_20/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln45_21_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="45" slack="0"/>
<pin id="278" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_21/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln45_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="47" slack="0"/>
<pin id="282" dir="0" index="1" bw="45" slack="0"/>
<pin id="283" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_6/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="47" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln45_15_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="1"/>
<pin id="298" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_15/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="and_ln45_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="47" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln45_5/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sext_ln45_22_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_22/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln45_23_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="42" slack="0"/>
<pin id="313" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_23/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln45_7_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="47" slack="0"/>
<pin id="317" dir="0" index="1" bw="42" slack="0"/>
<pin id="318" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_7/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="y_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="47" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="newret_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="144" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="0"/>
<pin id="334" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="newret2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="144" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="newret4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="144" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="newret6_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="144" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="newret8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="144" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="1" index="2" bw="144" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="FIR_coe_read_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="1"/>
<pin id="359" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="FIR_coe_read_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="FIR_delays_read_18_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_18 "/>
</bind>
</comp>

<comp id="367" class="1005" name="FIR_delays_read_19_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_19 "/>
</bind>
</comp>

<comp id="372" class="1005" name="FIR_delays_read_20_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_20 "/>
</bind>
</comp>

<comp id="377" class="1005" name="FIR_delays_read_21_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_21 "/>
</bind>
</comp>

<comp id="382" class="1005" name="FIR_delays_write_assign_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_write_assign "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_s_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="70" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="166"><net_src comp="100" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="130" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="168" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="94" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="198"><net_src comp="88" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="203"><net_src comp="82" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="208"><net_src comp="106" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="214"><net_src comp="186" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="138" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="216" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="112" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="246"><net_src comp="146" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="234" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="253" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="118" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="279"><net_src comp="142" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="263" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="314"><net_src comp="134" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="300" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="321" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="76" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="365"><net_src comp="106" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="370"><net_src comp="112" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="375"><net_src comp="118" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="380"><net_src comp="124" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="385"><net_src comp="150" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="390"><net_src comp="286" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="300" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays_read | {}
	Port: FIR_delays_read_25 | {}
	Port: FIR_delays_read_26 | {}
	Port: FIR_delays_read_27 | {}
	Port: x_n | {}
 - Input state : 
	Port: FIR_filter.1 : FIR_delays_read | {1 }
	Port: FIR_filter.1 : FIR_delays_read_25 | {1 }
	Port: FIR_filter.1 : FIR_delays_read_26 | {1 }
	Port: FIR_filter.1 : FIR_delays_read_27 | {1 }
	Port: FIR_filter.1 : FIR_coe_read | {1 }
	Port: FIR_filter.1 : FIR_coe_read_14 | {1 }
	Port: FIR_filter.1 : FIR_coe_read_15 | {1 }
	Port: FIR_filter.1 : FIR_coe_read_16 | {1 }
	Port: FIR_filter.1 : FIR_coe_read_17 | {1 }
	Port: FIR_filter.1 : x_n | {1 }
  - Chain level:
	State 1
		sext_ln40 : 1
		mul_ln45 : 2
		FIR_accu32 : 3
		tmp : 4
		sext_ln45_26 : 5
		mul_ln45_2 : 1
		add_ln45 : 6
		tmp_24 : 7
		tmp_25 : 8
		sext_ln45_27 : 9
		mul_ln45_3 : 1
		sext_ln45_19 : 2
		add_ln45_5 : 10
		tmp_9 : 11
		and_ln45_4 : 12
		mul_ln45_4 : 1
		sext_ln45_21 : 2
		add_ln45_6 : 13
		tmp_s : 14
	State 2
		mul_ln45_5 : 1
		sext_ln45_23 : 2
		add_ln45_7 : 3
		y : 4
		newret : 5
		newret2 : 6
		newret4 : 7
		newret6 : 8
		newret8 : 9
		ret_ln47 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln45_fu_210        |    0    |    0    |    51   |
|    add   |        add_ln45_5_fu_247       |    0    |    0    |    53   |
|          |        add_ln45_6_fu_280       |    0    |    0    |    54   |
|          |        add_ln45_7_fu_315       |    0    |    0    |    54   |
|----------|--------------------------------|---------|---------|---------|
|          |         mul_ln45_fu_130        |    2    |    0    |    20   |
|          |        mul_ln45_5_fu_134       |    2    |    0    |    20   |
|    mul   |        mul_ln45_2_fu_138       |    2    |    0    |    20   |
|          |        mul_ln45_4_fu_142       |    2    |    0    |    20   |
|          |        mul_ln45_3_fu_146       |    2    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          |       x_n_read_read_fu_70      |    0    |    0    |    0    |
|          |    FIR_coe_read_1_read_fu_76   |    0    |    0    |    0    |
|          |    FIR_coe_read_2_read_fu_82   |    0    |    0    |    0    |
|          |    FIR_coe_read_3_read_fu_88   |    0    |    0    |    0    |
|   read   |    FIR_coe_read_4_read_fu_94   |    0    |    0    |    0    |
|          |   FIR_coe_read_9_read_fu_100   |    0    |    0    |    0    |
|          | FIR_delays_read_18_read_fu_106 |    0    |    0    |    0    |
|          | FIR_delays_read_19_read_fu_112 |    0    |    0    |    0    |
|          | FIR_delays_read_20_read_fu_118 |    0    |    0    |    0    |
|          | FIR_delays_read_21_read_fu_124 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          | FIR_delays_write_assign_fu_150 |    0    |    0    |    0    |
|          |           tmp_fu_178           |    0    |    0    |    0    |
|bitconcatenate|          tmp_25_fu_226         |    0    |    0    |    0    |
|          |        and_ln45_4_fu_263       |    0    |    0    |    0    |
|          |        and_ln45_5_fu_300       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_ln40_fu_158        |    0    |    0    |    0    |
|          |        sext_ln45_fu_163        |    0    |    0    |    0    |
|          |       sext_ln45_26_fu_186      |    0    |    0    |    0    |
|          |       sext_ln45_13_fu_190      |    0    |    0    |    0    |
|          |       sext_ln45_14_fu_200      |    0    |    0    |    0    |
|          |       sext_ln45_16_fu_205      |    0    |    0    |    0    |
|   sext   |       sext_ln45_27_fu_234      |    0    |    0    |    0    |
|          |       sext_ln45_18_fu_238      |    0    |    0    |    0    |
|          |       sext_ln45_19_fu_243      |    0    |    0    |    0    |
|          |       sext_ln45_20_fu_271      |    0    |    0    |    0    |
|          |       sext_ln45_21_fu_276      |    0    |    0    |    0    |
|          |       sext_ln45_15_fu_296      |    0    |    0    |    0    |
|          |       sext_ln45_22_fu_307      |    0    |    0    |    0    |
|          |       sext_ln45_23_fu_311      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        FIR_accu32_fu_168       |    0    |    0    |    0    |
|          |          tmp_24_fu_216         |    0    |    0    |    0    |
|partselect|          tmp_9_fu_253          |    0    |    0    |    0    |
|          |          tmp_s_fu_286          |    0    |    0    |    0    |
|          |            y_fu_321            |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln45_fu_195        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          newret_fu_331         |    0    |    0    |    0    |
|          |         newret2_fu_337         |    0    |    0    |    0    |
|insertvalue|         newret4_fu_342         |    0    |    0    |    0    |
|          |         newret6_fu_347         |    0    |    0    |    0    |
|          |         newret8_fu_352         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    10   |    0    |   312   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     FIR_coe_read_1_reg_357    |   10   |
|   FIR_delays_read_18_reg_362  |   32   |
|   FIR_delays_read_19_reg_367  |   32   |
|   FIR_delays_read_20_reg_372  |   32   |
|   FIR_delays_read_21_reg_377  |   32   |
|FIR_delays_write_assign_reg_382|   32   |
|         tmp_s_reg_387         |   32   |
+-------------------------------+--------+
|             Total             |   202  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |    0   |   312  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   202  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   202  |   312  |
+-----------+--------+--------+--------+
