# Parallel-Prefix-Adder-8bit-UE19CS206-DDCOLab
This repo consists of the iverilog implementation of a Parallel Prefix adder - 8bit (I/P - O/P). This was done as a part of a project Under UE19CS206 - Digital Design and Computer Organization Laboratory Course. 
