-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sun Nov  3 02:04:23 2024
-- Host        : kk_windows running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top lose -prefix
--               lose_ lose_sim_netlist.vhdl
-- Design      : lose
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lose_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end lose_blk_mem_gen_mux;

architecture STRUCTURE of lose_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lose_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end lose_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of lose_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1E00000000000000000000002200000000000000000000000000000000000002",
      INITP_01 => X"03000000000082000000001C0780E08000000000000000270001E00000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000700000000000",
      INITP_03 => X"39CFE71C00DC40FC078F80000000078700014000048A00400000048F00000020",
      INITP_04 => X"0000003BF0201F0439DC775C060F8C263038110439DFF71C17069F02000042CC",
      INITP_05 => X"0E04774039DC70E03E0004820000000039DC77FC00001F10F000000039DC77FC",
      INITP_06 => X"002000001C40EF60000482401F8FE0E0300001FC300000003FDFF0E010000002",
      INITP_07 => X"D80001AEF8F003CFFCFF7FC1C1C01420000008C3FCFE3F81C041000000003C40",
      INITP_08 => X"00000F887CFF71C1C30F00201C1018001C0771C1CC0101806BB0C0001C0771C1",
      INITP_09 => X"FCFF7FDFC0098001E03000B01CE071C1C078001B057000081CE571C1D82C2578",
      INITP_0A => X"183000021B20FF182660FF18C7180000000FD9FBFC7F3F9FD9FF0020C01DC243",
      INITP_0B => X"0000002000003C0A0001F9C0042002480000021A18000080000018302001FA00",
      INITP_0C => X"210000040FC00630383E11C33FFFFFFC4E60FF00004000000003E003D800E384",
      INITP_0D => X"018000000038040AEDA4829C01080120B024025C2ABDDEF400080000FF1CC789",
      INITP_0E => X"0200F0BC22548254A2B708A0C007FF00220CFEF43E8014003E060100223CFFF4",
      INITP_0F => X"FC00600781F5FC0000000341FBB49E94008000000000380022248294190081A0",
      INIT_00 => X"3A3A3A3A3A3B5B3B3B3B5B3B3B5B3B3B3A5B3A3B5A3B3A5A3A3B3A3A3B5AFA3B",
      INIT_01 => X"3A3A1A5A5B3B5B3B3B3B3A3A3B3A3A5B5A3A3B3B3B5B3A5B3B3A3A3A3A5A3A3A",
      INIT_02 => X"593B5A5A5B3A3A3A5A3B1B5B5B1A3A3A3A1B3A3A1A3A1A3B5A1A5B3B3A5B3A3B",
      INIT_03 => X"3A3A5B3B3A5B5B3A1A3A5A5B5B3A5B5A3A5B1A5B5B3B3A3A3A5B1A3A5B3A3A5A",
      INIT_04 => X"3B5A1BFB3A5A1CFB5B3B1A1A3B3A1A3B5A3A3B5B3A5B5A3B3A3A5A3A3A5B1A5A",
      INIT_05 => X"3A5B1A3A3B3A3A5A5A5B3B3B5A3A3A3A393B3A5A3A3A1A5B3A1A3B3B3A1A3A3A",
      INIT_06 => X"5A5B7C5B5B5C5B3B5B3B5B5C5C5C7B5B3A5B5A5B5C3B3A1B3B5B3A3B5B3B1A5B",
      INIT_07 => X"5A7B5B9EBE9E9E5B3B5B5A7B5B3A3A5B5A5A5B5C5B3B5B5B5B5B5B7B3A7B5B5B",
      INIT_08 => X"5C5C3B5B5C5B3B3B5B7C3B3C5B5A5B5B7B5B7A5B5B5B5B5A7A5B7B5B3B5B3B5B",
      INIT_09 => X"3B3B3B5B3A3B3B3C3B5B5B3B5B5B3B5DDFFF5D5B5B3B5B3B3B3B3A3B3B5A1B5B",
      INIT_0A => X"3B5B3A3B3B5A3A1B5B5B1B5A5B3A3A5B5A3A3B5B1B3A3A3B3B3A1BDC1B1D1B1B",
      INIT_0B => X"5A5B3A5A7B5A5A5B3B3B3B3B3B3A3A5B1A3B5B1A3B3B1A3A5A1A5B3B1A3A3B3A",
      INIT_0C => X"1A3A5B3B3A1B1C5D7E3B3B3A3B3B3B3A3C1CFA3B5B1B1A1BFA1A1A1A1B3A1A3A",
      INIT_0D => X"5B3A5A1A3B3A3A1A3A1A3A3A3B191A3A3A1A1B1A1B3B5B3B3A3A1B9DBEBE1A5A",
      INIT_0E => X"3A3B1A3A5B3A3A5B3A3B1A3B5B1A3A3A1BFC3BFBDB3BFA3B3A1A5B1B3A5B3B3A",
      INIT_0F => X"5A3A3B3B3B3B1C1B3A3A5A3A5B5B5B7A7A5B3A5B3B3B5A1A3A7B1A3A3B3A3A5A",
      INIT_10 => X"3A5A3A3A3B3A3A1A3A3A3A193A3A3A3A3A3A1A5A3A3A3A3A3A1A5B3A3B7A3A5A",
      INIT_11 => X"3A5B3A5B5B3A3B3A5A3A3A1B3A393A5A3B9E9DBD3A5A195A5A1A5B3B1A3A3A3A",
      INIT_12 => X"3A5A5B5A595B5A5B3B5A5A5B5B7B5B5A7A5B7A5A5A5B7A5A5A5B3A5A5B5A3B5A",
      INIT_13 => X"5A5A3A5A5A5A3A3B5A5A3A595A5A3A5A59395B5B3B5A5A5A5A3A5A5A5A5A3A1A",
      INIT_14 => X"395B5A5A7B5A5A5A5A5A3A5A5A3A5A5A395B5A1A3A5A1A5A5A1A5A3A3A3A5B5A",
      INIT_15 => X"3A3A3B3A5A5B3B3B3B3A5A5B5B5B5B3A5A3B3A3B3B3B5A3A1A5A1A3A3B3A3A5B",
      INIT_16 => X"3A3A3B5A3A3A5B3B3B3A3A5A5A3A1A3B3A393A3A1A3A5A3A5A3A3A3A5A3B3B3A",
      INIT_17 => X"3B3B3A3A5B3A5A5A3A3B3B5B5A3A3A3A3A1B3A3A3A3A1B5A3A3A5B3B3A3A3B5A",
      INIT_18 => X"FBFBDB7A1A1A1A3A395BDBDB7A5A7B5A5A7B3A3A3A3A593A1A3AF93A3A3A5A3A",
      INIT_19 => X"7A3A3A3A5A5A3A395A5A39395A5A5A3A5A1A3A39DB1CBCFB1CFAFBDB1B3C1B1B",
      INIT_1A => X"393A395ABB1CFCFC1BDBDAFB1BFB1BFBFBFBDABB3A39191919F9DBFC9A5A5A39",
      INIT_1B => X"DC7B3A3A3A3B5A3B1B3A9BDAFBDBFB1CFB1CDBBCBBBB9A9B7B9B5A79FBDB9ABB",
      INIT_1C => X"DCFCBABCBBDB9A7BBBBA5A9BFCDBDADABB3A5A1AFD3D9D3E3CDBFBFBFC7C7C5C",
      INIT_1D => X"9B3B3A5A9C3C9D3C3CFCDAFC5C5C7C7C1B5B3A1A1A3A3A3A1A1ADBDBDAFCDBDB",
      INIT_1E => X"3A3A1B1A3A3B3B3BFBFA3A7DDD9DFBFBFB1CFBFCFCDBDBDB7DDEBD9C9D1C393A",
      INIT_1F => X"5A3AFEFFFF5B3AFFFFFF3A3AFEFFFFFFFFFFFF5A1CFFFFFF5A3A3BFFFFFF3A5A",
      INIT_20 => X"3B5B1A3A5B3B7B7BBBDBBADBFBDBBA5A39FA1A3A1A1AFA3AFADA3B9BBDBE3A3A",
      INIT_21 => X"5B7A3BFB1B1C1BFB1B3B3B3B9B1C1CFB1BFCFBDFFEDFBF3D5B3A3A3A1A1AFA5A",
      INIT_22 => X"5B5BFFFFFF7B5AFEFFFF3BFFFFFFFFFFFFFFDFFF3CDFFFFF3B3A5BFFFFFF5B3A",
      INIT_23 => X"59FCDDDD7B5B5A3B3A3BDCFDFDFB5A5ADB7B1ADA1A1B1AFA1A193A5B9A3D7A3A",
      INIT_24 => X"3A3A3A1A1AFAFA1B3A3A3A3B3B5CBD5D1C9B7B9B1D3D7B1A3A3BF91B1AFAFA1A",
      INIT_25 => X"3A3ADFFFFF5A3AFEDFFF1AFFFFFF7A3A3AFFFFFF5AFFFFFF19F91BFFFFFF3A3A",
      INIT_26 => X"F9FAFADA1B3B5A5A3A3AFA3B1A1A1A1A191A19FADAFABAFA3A393A1BBB3D5B19",
      INIT_27 => X"3A5B5B3A3A3B3B3B3B1A5A3B3A3A9B9B9B3B1A1B5B1B3A3A1A5AFADAFB1B1C3D",
      INIT_28 => X"5B5ADFFFFF5A5AFFFFFF5AFFFFFF3A5B3AFFFFFF3AFFFFFFFFFFFFFFFFFF5A5A",
      INIT_29 => X"FAFBDAFB1B3B7B7A3B3B1B3B3A3A3A3A191B3A5A1A1A1A3A1A1A3A1B3A1A3A3A",
      INIT_2A => X"5A5A5B3A3A3A5AFCFBDB9B3B1B1B3B1A3A1B1BFBDBBAF9FB1B1B1AFA1B3B1A59",
      INIT_2B => X"5B5BFFFFFF5A79FFFFFF5AFFFFFF5A5B7AFFFFFF3CFFDFFFDFFFFFFEDFFF7C5A",
      INIT_2C => X"1A3A3A5B5B3A5A3A3A3B3A1A5A1A3ADBFCDB391A3A3ABBFCDBBB3A3B1A5B3A5A",
      INIT_2D => X"3A5A7D7D1C5D9DFC3A5A5A1A7B5B5A1A3B5B191B3BFA1A1BFA1B1A3A1B3AFA3A",
      INIT_2E => X"5A5AFFFFFF5B3ADFFFFF39FFFFFF595A5BFFFFFF3A3A3A5AFEFFFF5B3A7B3A5A",
      INIT_2F => X"195B5AFB3B3D5D7B5A5B9CDC7AFA3A3A193C7C5CFB5C1C1C5AFA5A3A1A5A5A3A",
      INIT_30 => X"3B5B5BFA7C7C7B3B1A3A5B3B1B3B3B1A1A5C7ABCBC3B3B1B1B5B9BBB9C9BFA3B",
      INIT_31 => X"5B5BFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFF3B5B5B7AFFFFFF993A5B3B7A",
      INIT_32 => X"3ABC9D9D3B3B3B3A3A3BBCDD5B1A3A3A193A5A7A7A7B3A3A3A1A3B1B1A5B5B3A",
      INIT_33 => X"5A5AFAFA1A3A1A1A3A5A3B1A5A3B3A3A3A1A9BDBFCDBDB3CBDFE1A9DDE7E1A39",
      INIT_34 => X"7A5A5BFFFFFFFFFFFF3A5A5BFFFEFFFFFFFFFF3B393B3A5AFFFFFF5A395A5A5A",
      INIT_35 => X"3A3B3A3A3A3A3A3A3A3A1A1A3AF9191AD81A191A3A3AF93A59F91B1B3A1A3A5A",
      INIT_36 => X"1B1A1BFAFBFA1B3B1BFB3B3B7B5B1B1BDAFCDA9C5D7DBD5CBB9E7DBB5B5B5B7A",
      INIT_37 => X"5B3A7D1A3A5C3B3A3A5CFA3B5B1A1B5B3A3B7B1C3A5B5C3A1A9A5B3B3A5B5B3A",
      INIT_38 => X"795B3A5B5B3B3B3A5B5B1B7B5B3A5A5B1A3BF9DABADA1B1A3BFA3B5C3A9D3B1B",
      INIT_39 => X"FEFF3A1919799A9B1AFB1B5B5C3C1AFB3B9B393A3B7B9B5A5A5B1A5A5A9ABAFA",
      INIT_3A => X"FFFEDEFFFFDF7A59FFFFFFFFFFFFFF3A593AFEFFFFFFFFFFFF795A5A397A5AFF",
      INIT_3B => X"FBDBBABA3A3A3A7ABABA9AFBFB9A7A7A393B1919DA5B7A9AFAD91A3B1A3BFFFF",
      INIT_3C => X"FFFF5A1A1A5B3AFBDADA7BDC1B1B3B1A3A5B1AFB1BFA5ABCBB1AFA1A3B1A1ADB",
      INIT_3D => X"FFFFDFFFFFFE5A3BFEFFFFFFFFFFFFFF5BFFFFDFFFFFDFFFFFDF5A5B5A5B3AFF",
      INIT_3E => X"1BDDFEDD5CDCDBFB1B7CDDDEBB1A3A5A1939393A1A5BFAFAFADADC7BDAF9FFFF",
      INIT_3F => X"FFFF7AFBFA5B1A1B1A1A3A3A3B3B3B5B5A5B1A3B9B3C1ADADA3ADA1BFBDAFA3A",
      INIT_40 => X"3A5A5AFFFFFE5A3A3A5A3A3A3BDFFFFF5BFFFFFF3A5A5BFFFFDF5A3A5A3A5AFF",
      INIT_41 => X"DC9E9DFB1BFB9CBD3CBBFAFA3A1A1A3ABC9DDB5A3A5A3A3A3A193A1B1A3A3A5A",
      INIT_42 => X"FFFF7A1B1CFABB7B3A5A3A5ABBBBDC3CDB5B3B5BFCFC3ADAFB9C1A1B3B3A3A3A",
      INIT_43 => X"3A5A3BFFFFFE3A3B5B5B5A3A3BFFFFFF5BFFFFFF3B5A3AFFFFDF5A3A5A5A3AFF",
      INIT_44 => X"3A5BDB7C9D7DFBFC3A1B1BFB3A3A5A5A3A7BFB3B1BFBBA9A5A5A7B5B7A5A3A7A",
      INIT_45 => X"FFFF9A1A1A1AFEBDFAFCFBFA3BDDDEDE5B5B3A3A5B1A5A1A1A7BF9193A39395A",
      INIT_46 => X"7BFFFFFFFFFF5B5AFFFFFFFEFEFEFFFF3CFFFFFF5A5B5AFFFFFF5A5B5A5A5BFF",
      INIT_47 => X"3A3B5B7B9C5B7B5ABBFC3B3B5ABBDBDB3A3B5B7BDEDEBEBC5CBAFBFB3C5B5A5A",
      INIT_48 => X"FFFF5AF9F93A3A9BDAFA1BFBBE1C3A1A1A1AF99B5BFA3AF91ABD7D3B1CBB7A5A",
      INIT_49 => X"1A3A3AFFFFFE3A39FFFFFF1A1AF919FA1AFFFFFF193A3BFFFFFF391A393A3AFF",
      INIT_4A => X"1A5A1A1A3BFA1AFA1AFAFAFA3A191A19191A3919193A19BADBDAFBFB5C3A3A39",
      INIT_4B => X"FFFF7B1B1A5B3A1BFC3C1C3C1C5A5B5B1B3B1B3B3B1B3A3A3A3A5A3C3DBB1C9D",
      INIT_4C => X"5B7B5AFFFFFF5B5AFFFFFF5A5B5A5A5B5BFFFFFF3A5B5BFFFFFF5A3B3A7B7BFF",
      INIT_4D => X"9D9D7D9CBD3B9C7B3A3BFCFB1B1A1A1A3A3B3A391A3A3A5B1DFC3C1CDC5B5A5A",
      INIT_4E => X"FFFF9B1A1A1B5B3B3B3A3A3CFA3B1BFBFB1C1B3B7B3B5A5B1A5B3B5B3B5A5BBD",
      INIT_4F => X"FFFFFFFFFFDF3B3BFFFFFFFFFFFFFFFF7AFFFFFFFFFFFFFFFFDF5AFFFFFFFFFF",
      INIT_50 => X"FD5C9B3B5B3B7B7B1A5B3BFBFBBA7B7D5DDB1A1A1A3AFA3A3AFA5B1B1B7AFFFF",
      INIT_51 => X"FFFF3AFADAFB5BBBBBDADABADBDBBBDB1B1A9ADBDCBBDB5B1A3AFA3A1B1A1A3A",
      INIT_52 => X"FFDFFEFFDFDF1A5B59FDFEDFFFFFFEFE3A3AFEFEFFDFFEDFFF1A3AFEBFDFFEDF",
      INIT_53 => X"1A1B1A3B3A1A3B5A5B3A1A1BDB99DAFABCBDBAFA1BDB1ADAFADADABA9B5AFEDF",
      INIT_54 => X"1C1C3B1A1AFBFADB9CBB7BDBFA3A3B1A3A7A5B5B9B5A591A1A3B19393A3A195A",
      INIT_55 => X"1A19F9193A5D5D3B1BFADA1A1A5A5B1ADAFADABADAFAD9FA1A1B3A7D3CFB9ADB",
      INIT_56 => X"5A9BFB5C3CDA3C1DDC5AFA1A9A793919DAFAFAF9DAFBF9FAFBBA1BDBD93B1B19",
      INIT_57 => X"DBDC3BFAF99B7B1B7BFBBE5D3A3B1A1A3A3A3A3B5A3B1A3A1A3A3A3A1B3ADA3A",
      INIT_58 => X"3A3AFA3A5A1A3A1A3A3A19BA9B5A3AFAFADADAFAFA1AFA1A5A3A3A1A3A3A1A3A",
      INIT_59 => X"591B3A7A9B5A5A5B3A3A1A3A7B3A5A1A191A1AFAFA7A1A1ABB7A7D7D7B5A1A3A",
      INIT_5A => X"1A1A5BDADA1A1A1B1A1A3A1A3A7B9B1A5A3A3A3B3B1A5A1BFA3B1A3A3BBB5B5A",
      INIT_5B => X"1A1A1ABBBA9B1A1A1A3A3A391A3A1A1A1A1A1A391A1AF91A1A1A1ADAF91AFA3A",
      INIT_5C => X"591B1A3A5BFA1A1A3A1BFA1B1A193A1ADB5A7ADB1A3AFA3A3AFA1A1BFA5B1A1A",
      INIT_5D => X"1A1A9B1B1A3B5B5B5A7BBBFBDB5B9B1C7C3C3C1C1CFCFB3D3D7DFCFBBB1A1A5A",
      INIT_5E => X"5A3A3A3A1A9B5A1A3A3A5A395A5A3A5B5AFB5CDD9D5EFC3A3A3A3A5BFA1BFB1A",
      INIT_5F => X"5A5B5A5A5B5A7B7A7B5B7A3B5B7B9B5B393A5A5A3A3A1A5B5A5A3CFC9B5B3A3A",
      INIT_60 => X"FAFB5BFAFA9BDCDCBBDCDB9B3B3B7B9B5C3C1CFCFBFB1B1C3CBB7B3A3BF91A3B",
      INIT_61 => X"5A1A1A3A3A595A3A5ABA9A7A7A9A7C5C7D5C3C9A7A1A391A3A193B3A1A1BFBDB",
      INIT_62 => X"1A3A5A3A5B3A5A5BDB1CDBDBDBDCFCBB9A9BBBBB9B9B9BDBDBDAFB5B3A5B7C9B",
      INIT_63 => X"BB9D9B1AFA1B1BFBFBDE1C3B5B3B3B3AFDFD5C3CBFDEBEFF9C3A1A3B5C391A3B",
      INIT_64 => X"FBDBFFFFFFFEDFFFFEFEFEFFFFFFDFFFFFFFFFFEFFDFFEDFFFFFDFFFFEFF3A3A",
      INIT_65 => X"5A3A3CDD3D1A3A3A3A5BDDDEFEDC9DFBFAFBFA1BDBFCDB1B1B9C3A1A1A3ABD5C",
      INIT_66 => X"1A3BDBBB3D9D7D5D7C3C3A3B3B5C3B3A593A1A3A3A3C5DDC3A5ADAFB1C5A3A3A",
      INIT_67 => X"DBFCFF3A1A3B1BF93B5A1A193A193A3A1A193A3A1A1A3A593A1A1A3A3AFF1A59",
      INIT_68 => X"DBDBB9B9DBFBFBFB3A1B5B7C9C1BBBBB3B1CDBDABC5D9E7C7D9A3A1AFA5BBB1B",
      INIT_69 => X"3A191A1A1A3A191A19191A1AFA1B3A3A393B393A5A191919393A195A7B393A39",
      INIT_6A => X"5B7BDF3ADF5BFA1AFF5AFFDFFFFF1BFFFFFF1AFFFFFFFF3BFFDFDFFF5CFF7B9A",
      INIT_6B => X"DA1AD9F91A193A393A3AF91A1AF9193ADBBC7B191919F91A1AF91AFAFAFA1A5B",
      INIT_6C => X"1B1A5B1B1B3B1ADBBBDCDB1CFB1B1A1A3B3B1ADBDCDB5ADA1A3AFA1A1B3B3B5B",
      INIT_6D => X"DAFAFF1AFBFE59FFFB3BFFFCFCDE9BBCFFDBDBBCDBFCFEDBFF9C7BFF5CFF7A7A",
      INIT_6E => X"3A3B1A1A5B3A3A3A1A3BFBDBFB1A1A3A1A3B3A5A3AFA391A5BDBFC7CBA1BDB19",
      INIT_6F => X"5B5B3B5B3A5A5BFBFA1B1B1B3B5B5B5A5A5B3B5B5B1A3A3B3B5B1A3A5B3A395B",
      INIT_70 => X"1B1BDE3A3A5ADF1B3C1BFFFFFFDFDBFBFF1C1C7EDEFEFEFEFFFFFFFF3BDF1A7A",
      INIT_71 => X"9BFC7DDE9D9DBE5B5A5B3B3B3BDAFA3B3A1B3A3A79593AFA1A1A5B1B1A7A1A3B",
      INIT_72 => X"1A1ADBDADADAFB1BFB39BA9A9ABB9B9B7A3B1AFA3AFA193A1A7B7A5A1B3A1A3B",
      INIT_73 => X"3A3ABF3A3A1AFF393A3A1A1BFFFF1A3AFF1B5D5CFFFFFFDB1C9CFFFF19FF1A3A",
      INIT_74 => X"7B7CDA9B7B1B3A3A3A3B1A3B1AFADAFABADBDABABAFAFBFA1A5A9A7A79BA5A3A",
      INIT_75 => X"FA3A7E5A1A19FA1AF95B9DDDFB1CBDDEFBDCBBFC9DBB5A1AF95AFA1A1A3A1A3A",
      INIT_76 => X"5B3AFF3A1A3AFF1A3AFA9AFE9BDF191AFF193A7A5B5AFF5B3BFE59DF1AFF1A1A",
      INIT_77 => X"7B7B3A3A5B1AF93A3A1A1A1A3A393A1AD99D9DFB1A1A3A39F91ADDBE3C7D5B3A",
      INIT_78 => X"1A3A9C9D9E5A3AFA3A3A3A5A5A5AFCDB1BDC7A1B3A1A39FAFA3AFA1A1A1A3A3A",
      INIT_79 => X"FBFBFEFBFCDCFFFBDBDBFFFC5BFF191AFF59591A191AFF3AFD3A3ADF5ADF595A",
      INIT_7A => X"3B3A1A3A5B1A7A7A5A5A3A1B3A193A3A39191D9D5D7C1A3A19193A3B193ADAFA",
      INIT_7B => X"7B5B3A3A1B1B1A1BFB1A3A1B3A3B3B5B7B5C1A1B3A3B3B3A3A3A5A9A9B5A1A3A",
      INIT_7C => X"9D9DDE9D3CFCBF5E7DFCFF5C3BFF3A3BFF393AFFFFFFDF5AFF1A3BFFBAFEFB79",
      INIT_7D => X"393B5A5A5B3A5A3A3A5A5B9B9B7A9A7A191A3A1B1A1BDBFA1AFA1B3B1A5ADB3C",
      INIT_7E => X"1C7B3A5B5B3B1BDBFBDBFBFB1BFB1ADAFAFBFAFBDAFB3A1A1A3A1A9AFB1A1A5A",
      INIT_7F => X"1B1AFE9C9C9CDC9CDC9A3A3B5B3A1A1A19F9FA3A5B3B3A1A3A5A3A5B3BFF5D7D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \lose_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \lose_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \lose_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \lose_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0619061A0639063A061A061A061A05FA05DA0DDA0DFB05DA05DA05DA06DB06FB",
      INIT_01 => X"06BB06DB0EBB06DB06BB06DB06FB06DB06BA0EBB1EFC3F9D37BD063A065A065A",
      INIT_02 => X"05F905D905D905FA0619061A06190DF90DFA0619267B4F7C4F9D161A15F90E3A",
      INIT_03 => X"061A0619063A05FA061A061A0619061A05D805FA0619065A0659067A061A05F9",
      INIT_04 => X"FFFFFFDFFFDFFFDFFFFFFFFFFFFEFFDFFFFFFFFFFFFFFFFEFFFFFFFE06380E1A",
      INIT_05 => X"DFDE061BFFFEFFFFFFDFFFFFFFFFFFDFFFFFFFFEFFFEFFFFFFDEFFDEFFFFFFFE",
      INIT_06 => X"16190E1A0E390E1905F906190DF906190E190DB90DD90E3916390E3BDFFEE7DE",
      INIT_07 => X"06DC06FB0EFB4FFD4FFD57DD4FDE4FBD273C0EFB0EDA0E9B065A0DF90E19061A",
      INIT_08 => X"065A063B063A063B065B061A063A061A061A063B0DFA063A063B0E5A0E3A065B",
      INIT_09 => X"05DB05DA063B063A065A065B065B063B061A061A063A063B063A065B067B065A",
      INIT_0A => X"0DFA1E1A1E1B05FA05BB05FA05FA05FB05FA0DFA05FA061B05FA063B061A05FA",
      INIT_0B => X"061B063A061A061A061B063B063B061A063A05FA05FA05FA05FB05DA05FA05DB",
      INIT_0C => X"061A063B063A063A063A065A063A065A063A0E19061A0E3A0E3A063A165A163A",
      INIT_0D => X"065A0EBC3F7D3FBD37DD1F3C06DB06DB171C379D271C061B061B0E3A063A063A",
      INIT_0E => X"063A063B061A063B061B0E1B063A061A0E1A063B0E7B069A06BC0E1A0E3A065A",
      INIT_0F => X"05FA061B065C063B06BB06DC06DB06DC06BB069B063B061B065B065B065B063A",
      INIT_10 => X"0DFB061A15FB05FB0DBB05FB061B05FB05FB0DFA05DB063B069B067B069C061A",
      INIT_11 => X"063B063A0E3A0E5A0E3A063B063B05FA063A063A0E1A0E3A063B05FA061A061B",
      INIT_12 => X"0E1A0E1B0E3A065A06DB06DB06FB06DB06BB069B063B061B163A167B063A063A",
      INIT_13 => X"063A063B0E5A0E5B067B063A063A067B067B0E9B063A061B063B061A063A063A",
      INIT_14 => X"06FA06FB06DA06FB06FC0EFB06FB06FB06DB06DB0EDB0E5A063A0E1A0E1A065A",
      INIT_15 => X"061A061A061A061A061A063B173C4FFE4FFD06FB06FB06FB06FB06FB06DB06DB",
      INIT_16 => X"FFDFFFFFFFDFFFFEFFFFFFFFFFFEFFDFFFFFFFFFF7FFF7FFFFFFFFFF063A0619",
      INIT_17 => X"063A061AFFFFFFFEFFFFFFFEFFFFFFDFFFFEF7FEFFFEFFFFFFDFFFFFFFDFFFDF",
      INIT_18 => X"0E19061A06390E1A0639069A3FBC47FD3FDE0F1B0EFB06DB06DB16FB063A0E1A",
      INIT_19 => X"063A067B0639063A065B063A065A063A063A065B063A063A063A0E1906590639",
      INIT_1A => X"37BD2FBC379C379D173C06FB06DB271C573C573D671D3E9B063A0E3A0E3A065A",
      INIT_1B => X"0E1A065A063A06390639063A065A06BB069B06FB173C1F5C175C06FB071B06DA",
      INIT_1C => X"063A477D479D26BB161B0E7B0E3A0E3B167C0E7A0E7A0E7A0E5AFFFF063B0619",
      INIT_1D => X"0619061AFFFF0619163A065A065AAF5DB79E5EBC063A063A065A061A0619061B",
      INIT_1E => X"161A0E5A0E19061A0E3A061A0E7A069A0EBA0EFB1F5C273C1F3C0EFC3FBD26DB",
      INIT_1F => X"063A065A06190639065B065A06BA0639063A063A061A067B069A0EBA06BB067B",
      INIT_20 => X"06FB06FA2F5B377D2F9D377D0EDC269B56BB4EBC0E1A0639063A0E3A0E3A065A",
      INIT_21 => X"067B06BB063A061A063A063B061A061B061A067B0EFC173C1F3C071B071C06FB",
      INIT_22 => X"0E1A0E3A0E1AFFFF065AFFFFFFFFFFFFFFFF26BB1EBB1EBB0E7BFFFF061A0659",
      INIT_23 => X"061A061AFFFF069B067A069B0DFBFFDFFFFFFFFFFFFFFFFF063BFFFF7F1DFFFE",
      INIT_24 => X"8F5C0E5B0619061A061A061A0E1A063A063A0E9A1F5C1F3C1F1C06FA063B061B",
      INIT_25 => X"061A063B0E1A0E7B067B0E3A063A063A061A061A0E1A063B063A0E3A36FC875D",
      INIT_26 => X"D7FE56FC061A0E5C063B065B065A063B063B063B05DA063A061C0E3A0E3A065A",
      INIT_27 => X"071A06FB065B063B061A065B063A063B065A065A2EFBB7DFD7FFD7FED7FEDFFF",
      INIT_28 => X"FFDF0E1BF7FF067B06BB06BB0ED90EBBFFFF06BB06FB06DB06DAFFFF071B06FA",
      INIT_29 => X"063A063AFFFE065A061B061B05FA05FB05DBFFDF063A0E3C165BFFFF2E7B065C",
      INIT_2A => X"0DDB063A063A0E3A063A063A0E1A063A063A05FA063CCFFFCFFEDFFF061B063A",
      INIT_2B => X"0639063B061A065B067C065A065A065B063B063C065A063B063A0619067B0E5B",
      INIT_2C => X"063A063A0639163B063A0E3A063A063A0E1A061A0DDA0DFA05FB0E3A161A065A",
      INIT_2D => X"063A063A061B061A0E3A061A063A063A061A061A063A063A063A065B0E3A0E5A",
      INIT_2E => X"063AFFFF063B063A061B065A0E3A063CFFFF063A063A065B063AFFFE0E1C061B",
      INIT_2F => X"063B063AFFFF065A063A063A065A063B063BFFFF063B0E3A065BFFFF065A065A",
      INIT_30 => X"15FA0DFA0E1A0DFA0619063A161A063A063A0DFA063A061A0E1A0E3B063A061A",
      INIT_31 => X"061A0DFB161A05FA05FB05FB05FB05FA05FA05DA061A061B061B0DFA05FA05FA",
      INIT_32 => X"063A063A06390E1A063A0DFA0619063A0E1A061A0E190E3A061A0E3A161A063A",
      INIT_33 => X"DFDD7F5C063B06390E19061A063A063A061A063A065A063A063A063A063A063A",
      INIT_34 => X"0659FFFF063B063A0E1A063AFFFFFFFFFFFF0E5A063A06FA7F7CFFFFDFBFD7FE",
      INIT_35 => X"063A063AF7FE065A063A063A065A063B063BFFFF063B065A065BFFFF063A065A",
      INIT_36 => X"0DF90E190E3A0E190E3A061A0DF9063A06390DF9063A061A0E1A063A063A0E3A",
      INIT_37 => X"061A05FA05F905FA061B05DA05DA05FA05FA05FA05DB063B069B0E7A063A05FA",
      INIT_38 => X"065A065B063A063B0E1B163A0E3A063A063B479E47BC16DB063A161A0E3A063A",
      INIT_39 => X"06DB063A065B061A061A06BC069A065B05F9061A065B063B061A065B063A063A",
      INIT_3A => X"063CFFDF061B061B0E3A063B0E3A063BFFFF065A065A071B063AFFFF06FB06FB",
      INIT_3B => X"0EFB071BFFFE065B065A0F1B0EFC0EDB063BFFFF063A065A065BFFDF063A065A",
      INIT_3C => X"0639061A06390DF9063A06BB06FA061B061A061A061B063B0E3A065B063A0E1A",
      INIT_3D => X"065A063B06190619065A061A05FA05DA05FA05FB05DA05FB061A05D9061A063A",
      INIT_3E => X"063A065B063A065B063B0E1B0E5A567BB75DAF9F061A0E3B063A2DD90DB8063B",
      INIT_3F => X"065B065B067B067B063A063AAF9DB7FE173C071C071C273C273C4FFE37BD065A",
      INIT_40 => X"F7FF063AFFFE0E3B0E1B065B067B065CFFFF065B065A065B065AFFFF063A067B",
      INIT_41 => X"065B06FBFFFFD7FEDFFFDFFE877D7F9C7F9EFFFF063B065A067BFFFE061A065C",
      INIT_42 => X"0639061B065A0E5A063A5EFBB7BEA79D0F1B0F3B06FC1F3D2F7C37BD065B065A",
      INIT_43 => X"0E9B37DD3F9C0619065B065A065B065B069B069B069A069C065B063A065A065B",
      INIT_44 => X"061B061C065B067C067B0DDB0DDA05FA15FA063B05DA05FB061B8E7B867A0E7A",
      INIT_45 => X"063B063B067B065A063A065A065A0E9B1EBB0EBB0EBB3EDC3EFB1EBB063B061A",
      INIT_46 => X"063A061B0639FFDF065AFFFFFFFFFFFFFFFF063B063B065B063BFFFF065A065A",
      INIT_47 => X"065B065BFFFF065B063A065B063B0E1A063BFFFF06390E3A063BFFFF0DFBFFFF",
      INIT_48 => X"067A06BC069B065B0E1A061A065A0E3A1EDB26BB069B46DC4EBB065B063A065A",
      INIT_49 => X"063A069B06BB069A06BC0E3B061A0E5B16BB1EBC1E9B16BC065B0E1A063A063A",
      INIT_4A => X"063A063A0E3A0E1B061B0DBB05B915BA15BA15FA15BA0DF90E1A2E7A2E79161A",
      INIT_4B => X"061A063A063A061B061A0639061A0DFA0E1A05FA0E1A06190E3A061A0639061A",
      INIT_4C => X"0E1B0E1A061B063B065A0E3B0E3A063A065B15FC061A0E3B0E3BFFFF0659063A",
      INIT_4D => X"063A063AFFFF065A063A0E3B063A063A0E3B0E1C15FB1DFB061A0E3A0DFA063B",
      INIT_4E => X"0EBA0E9B0E39063A0E1A0E1A163A0E1A06190E390E1B061A0E39063B063A0659",
      INIT_4F => X"15DA061B0E3A0E39067B0E9B169B16BB0EBB0EDC0EDA06BB0EDB0EDB0EBA06BB",
      INIT_50 => X"065A065B063A065B065B063B063A063B061B065B063A065A065A063A0E1A063A",
      INIT_51 => X"063A065A065B065B065A063B065B065B061B063A065A065B065B063B065B063A",
      INIT_52 => X"FFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFFF063B065A",
      INIT_53 => X"065B065BFFFFFFFFFFFFFFFFFFFFFFFEFFDEFFFFFFFFFFFFFFDFFFDFFFDFFFDF",
      INIT_54 => X"0E3A065B065A0E1A063A063A0E1A063A065A065A063B065A063B065A063B063A",
      INIT_55 => X"063A065B063A065B065B065A065A065A065B065B0E3A063B065B0E3A065B063B",
      INIT_56 => X"063A063B063A063B06FB063B071B063B063A065B16DC0EDB0F1C0E3A061A065B",
      INIT_57 => X"065A065A073B063B063A065B065B063B063B063A065A065B063B063B063B063B",
      INIT_58 => X"0E5B065A067B067A067A065B06790659067B0E5A065B065A065B069A065B067A",
      INIT_59 => X"065A065A163B067B0679067A065A067A065B069A065A0E5B067B063A063A065B",
      INIT_5A => X"0EFB06FC065B065A061A063A063A065B063ABF7DBFBEBFBDB7BE065B065B067A",
      INIT_5B => X"063B063B063A065B065B061A063A065A063B06FC0EFB063B065B063B063B06FC",
      INIT_5C => X"063A065A05FA063B065B7F5C7F7DDFDEDFDFDFFE875C879D063B0E3A061A063A",
      INIT_5D => X"0E5A065B069B065B063B065B065B063A061A065A065A063A065A063A065B063A",
      INIT_5E => X"0E5906790659067A0E59067A0E59065906590E59067906790679069A065A0679",
      INIT_5F => X"067906790E79067906790659067A0659065A065906790659065A0E5A0E5A065A",
      INIT_60 => X"8F3D7F7C0EFB063A0639065A0E1A0E3B061B0639065B063B063A063A06790699",
      INIT_61 => X"067B065B0E3A063A063B063A063A073B071A06FADFFDD7FED7DEDFFEE7DEE7FF",
      INIT_62 => X"063A065B063A065B065B061A063A063A0EDB0EFC0E1A065A063B0E3A061A065B",
      INIT_63 => X"FFDFFFFFFFFF775D7F7D065B065A063B061A063A065A063A063A065A065A063A",
      INIT_64 => X"06590659065A063A065A067B067A065A067A067A067A067A0659067A7F7D779D",
      INIT_65 => X"067A067A0E59065A067A067A069B067A067B0679065A0679065A06590659065A",
      INIT_66 => X"065A063B065A063A063A063ABFBDC7BEBF9E3F3D377C377D061A065A065B0679",
      INIT_67 => X"065B063B063A063A065B063A063A063A071B0EFB0EDB063B065B061A063A063A",
      INIT_68 => X"071B071C065A065B065B063A065A063A065A065B0E1A065A065B0E3A0E3A063B",
      INIT_69 => X"065B777D6F5D065B065B065B065A063A061A065A065A071B071B073B065A06FB",
      INIT_6A => X"06590659067A065A065A065A06590659067A065A067A067A065A067B067B067A",
      INIT_6B => X"067A067A067A379C379C2F9BDFDED7FEDFBD379C379C065A065A0659065A065A",
      INIT_6C => X"0639065A0659063A063A065A0E1BBF9DBFBEB79D065B063B061A065A065A067A",
      INIT_6D => X"065A065B065A065A065A063A063A065A065A063B063B063A063A063A063A065A",
      INIT_6E => X"073C073D063B065C067B063B067A063B065B065B063B063A065C063A063A065B",
      INIT_6F => X"067A065B069C063B063B067B065B063B065A065B065B063B071CB7BDBF9EB7FE",
      INIT_70 => X"067B065A067B067B065BB7BDBF9FBFBEBF9F165B067A067B067A067B065A069A",
      INIT_71 => X"067B069B069A067A067A069A2F9D379D067B065B065A067A069B067A067A069B",
      INIT_72 => X"067A063B065B067B065B065B065B067B067B065A065B063B065B069B065B069A",
      INIT_73 => X"065B065C063B065C067B063C067C065B067B067B063B063B067B065B065A065B",
      INIT_74 => X"065B063B063B063B063B0E3A065A0E1B0E3A065B0E1A061A063B0E3A0E19063A",
      INIT_75 => X"065A067A065B065B063B065B063A063B063A063B063B063B063B065B063B063B",
      INIT_76 => X"0E3A0659063A065A0659067A0E5A067A065A0659067A065A0659067A065A0679",
      INIT_77 => X"065A067A0E5A065A067A0E5A065A0659065A065A0659065A065A065A065A065A",
      INIT_78 => X"065A063B063A065A063A063A0619063A065A063A065B063B0E1A063A065A0679",
      INIT_79 => X"063B065B0E1B063B065C063B063B063B063A063B0E1A061B065A063A065A063A",
      INIT_7A => X"063A063A061A065B065B063A065A0E3A0639065A0E190639065A0E5A163A063A",
      INIT_7B => X"0E3A0E3A065A063A063A063A063A0E3A0659063A063A063A065A063A063A063A",
      INIT_7C => X"0E3A0E390E1A0E3A0E39063A161A065A063A0E39063A061A0639065A063A0659",
      INIT_7D => X"061A063A0E19063A065A0E1A061A0E39061B0E1A0E390E3A063B063A063A063B",
      INIT_7E => X"06390E3A0E3906590E3A0E3A0639063A063A0E390E3A0E3A1619065A063A0659",
      INIT_7F => X"063A065A063A063A065B063A063A063A063A061A0E1A0E1B065A0619063A065A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \lose_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \lose_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \lose_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \lose_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0303030303030303070303070303030303030303030703030703030303030603",
      INIT_01 => X"03030B0303030303030307030303030303030307030307030307030303030303",
      INIT_02 => X"0303030303030303030307030307030307030703030307030307030307030303",
      INIT_03 => X"0303030303030303030303030303030303030303030703070303070303070703",
      INIT_04 => X"0303070303030707030307070307070307070703070303030307030303030303",
      INIT_05 => X"0303070303070303030707030307030303070303030303030303030303030303",
      INIT_06 => X"0303030303030303030303030303030303030303030303030703030303070703",
      INIT_07 => X"0303035F5B5B5B03030303030303030303030303030303030303030303030303",
      INIT_08 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_09 => X"030303030303030303030303030303436B6B4303030303030303030303030B03",
      INIT_0A => X"0303070303030303030303030303030303030303030303030307030307070307",
      INIT_0B => X"0303070303030303030307030307030307030307030307030307030303030303",
      INIT_0C => X"030303030303074B47030303030303073F430203030703030603070303070703",
      INIT_0D => X"03030B030303030703030307030307030307070307030703030B075F635F0303",
      INIT_0E => X"030307030307030303070703030703030B0B070B030306030307030307030303",
      INIT_0F => X"0303030303030307030303030303030303030303030703070703070307070703",
      INIT_10 => X"0303030303030307030303070307070307030303070303030307030303030303",
      INIT_11 => X"0303030303030303030303030303030303635B5F030303030303030303030303",
      INIT_12 => X"0303030303030303030303030303030303030303030303030303030303030703",
      INIT_13 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_14 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_15 => X"0303030303030303030303030303030303030303030703030703070307070703",
      INIT_16 => X"0303070303030307030307070303070307070303070303030307030303030303",
      INIT_17 => X"0303070303030303030307030307030307070703070307030307030303030303",
      INIT_18 => X"0303030303030303030703030303030303030303030303030303020703070303",
      INIT_19 => X"03030303030303030303030303030703030303030F1317030307070303070703",
      INIT_1A => X"0303030303130F0703030303030707070B030303030303030306030303030303",
      INIT_1B => X"0F03030303030303030303030303030303030B07070303030303070707070B03",
      INIT_1C => X"03070B0B0703030303030B070303030303030303373F5F33230B0B0B0B131717",
      INIT_1D => X"03030303134B5F1F270F07030F1B17131B03030703030703030B070307030307",
      INIT_1E => X"0303030303030303020203475B3303030303070303030303171F271F1F1B0703",
      INIT_1F => X"03037F7F7F03037F7B7F07077F7F7F7F7F7F7F03037F7F7F0307037F7F7F0303",
      INIT_20 => X"0303030303070F0F130307030303030303020303030302030206071F575B0303",
      INIT_21 => X"0303030203030302030303030303030303030367676B67370703030303070E03",
      INIT_22 => X"03037F7F7F03037F7F7F037F7F7F7F7F7F7F7F7F037F7F7F0303037F7F7F0303",
      INIT_23 => X"030F1F1B0303030303031F231F0F03030703030203030302030303030B030303",
      INIT_24 => X"0303030303020203030303031717170F0703030F434723030303020303060A03",
      INIT_25 => X"03037F7F7F07037F7F7F037F7F7F0303037F7F7F077F7F7F0702077F7F7F0303",
      INIT_26 => X"02020202030303030303020303030303030303020202020203030303171B0303",
      INIT_27 => X"0303030303030303030303030303070B070303030303030307030602020F1F1B",
      INIT_28 => X"03037F7F7F03037F7F7F037F7F7F0303077F7F7F037F7F7F7F7B7F7F7F7F0303",
      INIT_29 => X"0202060203030303030307030303030307030303030303030303030303030303",
      INIT_2A => X"0303030303030303030303030303030303030302020202020303030203070703",
      INIT_2B => X"03037F7F7F03037F7F7F037F7F7F0303037F7F7F037F7F7B7F7F7F777F7F0303",
      INIT_2C => X"0303030303030303030303030303030307030307030307030303030307030303",
      INIT_2D => X"0303171707171707030303030303030307030303030203030603030303030603",
      INIT_2E => X"03037F7F7F03037F7F7F037F7F7F0303037F7F7F030307037F7F7F0307030303",
      INIT_2F => X"03030303071713070303130B03060303070F171703131F0F0306030307030307",
      INIT_30 => X"0703030203030303030303030303030303030303030303030303070303070603",
      INIT_31 => X"03037F7F7F7F7F7F7F7F077F7F7F7F7F7F7F7F7F070303037F7F7F0303070303",
      INIT_32 => X"03174747030703030303130F0307030307030303070307030307030307030303",
      INIT_33 => X"0303020603030303030303030703030303030B03070703132B2313476B530703",
      INIT_34 => X"0303077F7F7F7F7F7F0303077F7F7F7F7F7F7F03070707037F7F7F0307030303",
      INIT_35 => X"030307070307030303030703030603030607070703030603030603030B030303",
      INIT_36 => X"030303020602030303020303030303030202020F1B1F1B13034F4F1F03030703",
      INIT_37 => X"03030B0303070307030302070307030303030303030307030303030307030303",
      INIT_38 => X"0303030303030303030307030307030307070606020207030302030703030303",
      INIT_39 => X"7F7F030303030303030203070703030203030303030B07030303030303030703",
      INIT_3A => X"7F7F7B7F7F7F03037F7F7F7F7F7F7F0303037F7F7F7B7F7F7F0303030703037B",
      INIT_3B => X"0303070303030303030307030307030307030307060303030206030707037F7F",
      INIT_3C => X"7F7F030303030302020203030303030303030302030A030B0303060303070703",
      INIT_3D => X"7F7F7F7F7F7F03037B7F7F7F7B7F7F7F037F7F7F7F7F7F7F7F7F03030303037F",
      INIT_3E => X"071B27230F0B0303030F231F0303030303030303030302020202030302027F7F",
      INIT_3F => X"7F7F03020203030B030303030303030303030307070F070A0603060702060603",
      INIT_40 => X"0303037F7F7F030303030303037F7F7F037F7F7B0303077F7F7F03030303037F",
      INIT_41 => X"031F2303030B1B1F0F0302020303030357572303070707030303030303030303",
      INIT_42 => X"7F7F0303030203030303030303030303030303030B1303060603030303030303",
      INIT_43 => X"0303037F7F7F030303030303037F7F7F037F7F7F0303037F7F7F03030303037F",
      INIT_44 => X"03031F3B373B2723030303020303030303030303030303030303030303030303",
      INIT_45 => X"7F7F030303031F2307030303031B1F1F03030303030303030707060303030303",
      INIT_46 => X"037F7F7F7F7F03037F7F7F7F7B7F7F7F077F7F7F0303077F7F7F03030303037F",
      INIT_47 => X"03030B130F130F0B030303030303030303030303231F27231B0303030F030303",
      INIT_48 => X"7F7F0302020303031717171367330303030302030306030207232B170F0B0B03",
      INIT_49 => X"0303077F7F7F03077B7F7F07070A0B06077F7F7F0703077F7F7F03070303037F",
      INIT_4A => X"03030703030603060702060603070303030303030303070B131313174B030703",
      INIT_4B => X"7F7F0303030303033B3B3B3B37030303030303030307030307030F1717071713",
      INIT_4C => X"0303037F7F7F03037F7F7F0303030303037F7F7F0703037F7F7F03030303037F",
      INIT_4D => X"0F0F130303030303030306020307030303030303030303073B433F3F2B030303",
      INIT_4E => X"7F7F030303030303030303070203030202030303030303030303030303030B1F",
      INIT_4F => X"7F7F7F7F7F7F03037F7F7F7F7F7F7F7F037F7F7F7F7F7F7F7F7F037F7F7F7F7F",
      INIT_50 => X"1F170B030303030303030706020207171F020303030306030306030303037F7F",
      INIT_51 => X"7F7F070206030306060202020606020603030307030703070703060707070703",
      INIT_52 => X"7F7F7F7F7F7F0303037B7F7F7F7F7F7F07037B7F7B7F7F7F7F0B037F7F7F7F7F",
      INIT_53 => X"03070B0703070B0B07030F0B0206020623270F021F070306020202060A037F7F",
      INIT_54 => X"23230303030202020F0F07020203030303030303030703030703070307070703",
      INIT_55 => X"0303060307534F07030206070307070302020206020206020303031B1F0F0707",
      INIT_56 => X"03030F0F07032F3B27030207030B030302020202020202020F13030206030303",
      INIT_57 => X"2F2F0702020303030B0F1F1F0303030303030303030303030303030303030E03",
      INIT_58 => X"03030A070703030303030703030303020202020206070603070703030303030B",
      INIT_59 => X"030303030307030303030703070F0B0303030706020307030F131F1F0F030307",
      INIT_5A => X"0303030202030303030303030303030303030303030707030A03070307070703",
      INIT_5B => X"03030707030703070303030303030703030303030B070603030B030206030603",
      INIT_5C => X"030303030306030303030603030707030703030707030A030306030306070307",
      INIT_5D => X"030303030303030303030303030303070B0307030303070B0F0B0F0303070703",
      INIT_5E => X"03030303030303030303030303030303030307171F2313030303030302030203",
      INIT_5F => X"0303030303030303030303030313170703030303030303030303030303030303",
      INIT_60 => X"02020302020303030303030303030307070307070303030B0F0F0B0703060B03",
      INIT_61 => X"03030B030303070B0303030303031713171B0F030303070B0707030303030202",
      INIT_62 => X"0303030303030303030303030317170B07030303030307030303030303030303",
      INIT_63 => X"0F1F030302030303032313030303030323231317676B67671F03070703030703",
      INIT_64 => X"03037F7F7F7F7F7B7F7F7F7F7F7F7F7F7F7B7F7F7F7F7F7F7F7F7F7B7F7F0303",
      INIT_65 => X"07031F231703030303032F2723271B0303030303070703030723030307035F2B",
      INIT_66 => X"0303030317171B231F13030303030303030307030B474F2F0303020607070B03",
      INIT_67 => X"0B077F030307030207030707030703030703030303030703030F0703037F0303",
      INIT_68 => X"02060602020602020303071F1B1303031F2713030B1F1F1F1B0B030306030703",
      INIT_69 => X"0707030707030303030303030203030303030303030303030303070303070703",
      INIT_6A => X"17137F037F0706037B0B7F7F7F7F077F7F7F037F7F7F7F037F7F7F7F037F0303",
      INIT_6B => X"02030602030303030303020303060307333317030B070A03070603060202030F",
      INIT_6C => X"0303030307030302030303030203030303030303030707020303060303070703",
      INIT_6D => X"02027F03027F037F06037F07037F07037F03030303037F037F03037F177F0303",
      INIT_6E => X"03030703030303030303020202030303030303070B0203030303030302030203",
      INIT_6F => X"0303030303030306020303030303030303030303030303070703070303030303",
      INIT_70 => X"03037F0303037F0303037B7F7F7F07037F0303172B237F1F7F7B7F7F077F0303",
      INIT_71 => X"0303131B171B1B03030303030302020303030303030303020303030303030303",
      INIT_72 => X"030302020202060B060303030303030703030706030203070703070303030B03",
      INIT_73 => X"03037F0303037F03030303037B7F03037F171B1B7F7F7F070B277F7F077F0303",
      INIT_74 => X"171707030307030303030303030602020606020602060A020307030307030303",
      INIT_75 => X"02031F0B0303020B02071F2303235B5B0303030F1F0B03030203060307070703",
      INIT_76 => X"03037F0303037F030302077F037F07037F03070707037F07037F037F037F0303",
      INIT_77 => X"07070703030702030303070303070303021F1F0603030B0302071F23134F0307",
      INIT_78 => X"0303035F630303020707030303030307070303070307030606030A07030B0303",
      INIT_79 => X"07037F0307077B0307037F07037F07077F03030703037F037F07037F037F0303",
      INIT_7A => X"030307030303030B03030707030703030B073F5F5B1B03070303030307070303",
      INIT_7B => X"030303030303030302030303030303130F030303030703030303070703030703",
      INIT_7C => X"17177F1B0B037F23270F7F3F037B03037B03037F7F7F7F037F07037B037F0303",
      INIT_7D => X"030303030303030303030703030703030303030303030202030E03030703030F",
      INIT_7E => X"2703030303030302020202020302030202020202020203030703070707070303",
      INIT_7F => X"03037F171B130B2B270F030303030707030602030303070303030303037F3743",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lose_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end lose_blk_mem_gen_prim_width;

architecture STRUCTURE of lose_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.lose_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \lose_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \lose_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \lose_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \lose_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\lose_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \lose_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \lose_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \lose_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \lose_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\lose_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lose_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end lose_blk_mem_gen_generic_cstr;

architecture STRUCTURE of lose_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.lose_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.lose_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\lose_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\lose_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lose_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end lose_blk_mem_gen_top;

architecture STRUCTURE of lose_blk_mem_gen_top is
begin
\valid.cstr\: entity work.lose_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lose_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end lose_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of lose_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.lose_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lose_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of lose_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of lose_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of lose_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of lose_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of lose_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of lose_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of lose_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of lose_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of lose_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of lose_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of lose_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of lose_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of lose_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of lose_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of lose_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of lose_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of lose_blk_mem_gen_v8_4_1 : entity is "lose.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of lose_blk_mem_gen_v8_4_1 : entity is "lose.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of lose_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of lose_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of lose_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of lose_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of lose_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of lose_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of lose_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of lose_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of lose_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of lose_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of lose_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of lose_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of lose_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of lose_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of lose_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of lose_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of lose_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of lose_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of lose_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of lose_blk_mem_gen_v8_4_1 : entity is "yes";
end lose_blk_mem_gen_v8_4_1;

architecture STRUCTURE of lose_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.lose_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lose is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of lose : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of lose : entity is "lose,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of lose : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of lose : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end lose;

architecture STRUCTURE of lose is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "lose.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "lose.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.lose_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
