// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calculateLayer34_calculateLayer4_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        Layer4_Neurons_CPU,
        Layer3_Neurons_CPU_622_1,
        Layer3_Neurons_CPU_623_0,
        Layer3_Neurons_CPU_623_1,
        Layer3_Neurons_CPU_624_0,
        Layer3_Neurons_CPU_624_1,
        grp_generic_tanh_double_s_fu_147_p_din1,
        grp_generic_tanh_double_s_fu_147_p_dout0,
        grp_generic_tanh_double_s_fu_147_p_ce,
        grp_generic_tanh_double_s_fu_147_p_start,
        grp_generic_tanh_double_s_fu_147_p_ready,
        grp_generic_tanh_double_s_fu_147_p_done,
        grp_generic_tanh_double_s_fu_147_p_idle,
        grp_fu_154_p_din0,
        grp_fu_154_p_din1,
        grp_fu_154_p_opcode,
        grp_fu_154_p_dout0,
        grp_fu_154_p_ce,
        grp_fu_169_p_din0,
        grp_fu_169_p_din1,
        grp_fu_169_p_opcode,
        grp_fu_169_p_dout0,
        grp_fu_169_p_ce,
        grp_fu_173_p_din0,
        grp_fu_173_p_din1,
        grp_fu_173_p_opcode,
        grp_fu_173_p_dout0,
        grp_fu_173_p_ce,
        grp_fu_177_p_din0,
        grp_fu_177_p_din1,
        grp_fu_177_p_opcode,
        grp_fu_177_p_dout0,
        grp_fu_177_p_ce,
        grp_fu_158_p_din0,
        grp_fu_158_p_din1,
        grp_fu_158_p_dout0,
        grp_fu_158_p_ce,
        grp_fu_181_p_din0,
        grp_fu_181_p_din1,
        grp_fu_181_p_dout0,
        grp_fu_181_p_ce,
        grp_fu_185_p_din0,
        grp_fu_185_p_din1,
        grp_fu_185_p_dout0,
        grp_fu_185_p_ce,
        grp_fu_189_p_din0,
        grp_fu_189_p_din1,
        grp_fu_189_p_dout0,
        grp_fu_189_p_ce,
        grp_fu_193_p_din0,
        grp_fu_193_p_din1,
        grp_fu_193_p_dout0,
        grp_fu_193_p_ce,
        grp_fu_162_p_din0,
        grp_fu_162_p_dout0,
        grp_fu_162_p_ce,
        grp_fu_165_p_din0,
        grp_fu_165_p_din1,
        grp_fu_165_p_dout0,
        grp_fu_165_p_ce,
        grp_fu_197_p_din0,
        grp_fu_197_p_din1,
        grp_fu_197_p_dout0,
        grp_fu_197_p_ce
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_state68 = 7'd4;
parameter    ap_ST_fsm_state69 = 7'd8;
parameter    ap_ST_fsm_state70 = 7'd16;
parameter    ap_ST_fsm_state71 = 7'd32;
parameter    ap_ST_fsm_state72 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] Layer4_Neurons_CPU;
input  [31:0] Layer3_Neurons_CPU_622_1;
input  [31:0] Layer3_Neurons_CPU_623_0;
input  [31:0] Layer3_Neurons_CPU_623_1;
input  [31:0] Layer3_Neurons_CPU_624_0;
input  [31:0] Layer3_Neurons_CPU_624_1;
output  [63:0] grp_generic_tanh_double_s_fu_147_p_din1;
input  [63:0] grp_generic_tanh_double_s_fu_147_p_dout0;
output   grp_generic_tanh_double_s_fu_147_p_ce;
output   grp_generic_tanh_double_s_fu_147_p_start;
input   grp_generic_tanh_double_s_fu_147_p_ready;
input   grp_generic_tanh_double_s_fu_147_p_done;
input   grp_generic_tanh_double_s_fu_147_p_idle;
output  [31:0] grp_fu_154_p_din0;
output  [31:0] grp_fu_154_p_din1;
output  [1:0] grp_fu_154_p_opcode;
input  [31:0] grp_fu_154_p_dout0;
output   grp_fu_154_p_ce;
output  [31:0] grp_fu_169_p_din0;
output  [31:0] grp_fu_169_p_din1;
output  [1:0] grp_fu_169_p_opcode;
input  [31:0] grp_fu_169_p_dout0;
output   grp_fu_169_p_ce;
output  [31:0] grp_fu_173_p_din0;
output  [31:0] grp_fu_173_p_din1;
output  [1:0] grp_fu_173_p_opcode;
input  [31:0] grp_fu_173_p_dout0;
output   grp_fu_173_p_ce;
output  [31:0] grp_fu_177_p_din0;
output  [31:0] grp_fu_177_p_din1;
output  [1:0] grp_fu_177_p_opcode;
input  [31:0] grp_fu_177_p_dout0;
output   grp_fu_177_p_ce;
output  [31:0] grp_fu_158_p_din0;
output  [31:0] grp_fu_158_p_din1;
input  [31:0] grp_fu_158_p_dout0;
output   grp_fu_158_p_ce;
output  [31:0] grp_fu_181_p_din0;
output  [31:0] grp_fu_181_p_din1;
input  [31:0] grp_fu_181_p_dout0;
output   grp_fu_181_p_ce;
output  [31:0] grp_fu_185_p_din0;
output  [31:0] grp_fu_185_p_din1;
input  [31:0] grp_fu_185_p_dout0;
output   grp_fu_185_p_ce;
output  [31:0] grp_fu_189_p_din0;
output  [31:0] grp_fu_189_p_din1;
input  [31:0] grp_fu_189_p_dout0;
output   grp_fu_189_p_ce;
output  [31:0] grp_fu_193_p_din0;
output  [31:0] grp_fu_193_p_din1;
input  [31:0] grp_fu_193_p_dout0;
output   grp_fu_193_p_ce;
output  [63:0] grp_fu_162_p_din0;
input  [31:0] grp_fu_162_p_dout0;
output   grp_fu_162_p_ce;
output  [63:0] grp_fu_165_p_din0;
output  [63:0] grp_fu_165_p_din1;
input  [63:0] grp_fu_165_p_dout0;
output   grp_fu_165_p_ce;
output  [63:0] grp_fu_197_p_din0;
output  [63:0] grp_fu_197_p_din1;
input  [63:0] grp_fu_197_p_dout0;
output   grp_fu_197_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem1_AWVALID;
reg m_axi_gmem1_WVALID;
reg m_axi_gmem1_BREADY;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [16:0] Layer3_Weights_CPU_address0;
reg    Layer3_Weights_CPU_ce0;
wire   [31:0] Layer3_Weights_CPU_q0;
wire   [16:0] Layer3_Weights_CPU_address1;
reg    Layer3_Weights_CPU_ce1;
wire   [31:0] Layer3_Weights_CPU_q1;
wire   [16:0] Layer3_Weights_CPU_address2;
reg    Layer3_Weights_CPU_ce2;
wire   [31:0] Layer3_Weights_CPU_q2;
wire   [16:0] Layer3_Weights_CPU_address3;
reg    Layer3_Weights_CPU_ce3;
wire   [31:0] Layer3_Weights_CPU_q3;
wire   [16:0] Layer3_Weights_CPU_address4;
reg    Layer3_Weights_CPU_ce4;
wire   [31:0] Layer3_Weights_CPU_q4;
reg    gmem1_blk_n_AW;
reg    gmem1_blk_n_W;
reg    ap_enable_reg_pp0_iter65;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln81_reg_400;
reg   [0:0] icmp_ln81_reg_400_pp0_iter64_reg;
reg    gmem1_blk_n_B;
wire    ap_CS_fsm_state72;
reg   [6:0] i_reg_177;
reg   [16:0] phi_mul_reg_188;
reg   [16:0] phi_mul_reg_188_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state32_pp0_stage0_iter30;
wire    ap_block_state33_pp0_stage0_iter31;
wire    ap_block_state34_pp0_stage0_iter32;
wire    ap_block_state35_pp0_stage0_iter33;
wire    ap_block_state36_pp0_stage0_iter34;
wire    ap_block_state37_pp0_stage0_iter35;
wire    ap_block_state38_pp0_stage0_iter36;
wire    ap_block_state39_pp0_stage0_iter37;
wire    ap_block_state40_pp0_stage0_iter38;
wire    ap_block_state41_pp0_stage0_iter39;
wire    ap_block_state42_pp0_stage0_iter40;
wire    ap_block_state43_pp0_stage0_iter41;
wire    ap_block_state44_pp0_stage0_iter42;
wire    ap_block_state45_pp0_stage0_iter43;
wire    ap_block_state46_pp0_stage0_iter44;
wire    ap_block_state47_pp0_stage0_iter45;
wire    ap_block_state48_pp0_stage0_iter46;
wire    ap_block_state49_pp0_stage0_iter47;
wire    ap_block_state50_pp0_stage0_iter48;
wire    ap_block_state51_pp0_stage0_iter49;
wire    ap_block_state52_pp0_stage0_iter50;
wire    ap_block_state53_pp0_stage0_iter51;
wire    ap_block_state54_pp0_stage0_iter52;
wire    ap_block_state55_pp0_stage0_iter53;
wire    ap_block_state56_pp0_stage0_iter54;
wire    ap_block_state57_pp0_stage0_iter55;
wire    ap_block_state58_pp0_stage0_iter56;
wire    ap_block_state59_pp0_stage0_iter57;
wire    ap_block_state60_pp0_stage0_iter58;
wire    ap_block_state61_pp0_stage0_iter59;
wire    ap_block_state62_pp0_stage0_iter60;
wire    ap_block_state63_pp0_stage0_iter61;
wire    ap_block_state64_pp0_stage0_iter62;
wire    ap_block_state65_pp0_stage0_iter63;
wire    ap_block_state66_pp0_stage0_iter64;
wire    ap_block_state67_pp0_stage0_iter65;
reg    ap_block_state67_io;
reg    ap_block_pp0_stage0_11001;
reg   [16:0] phi_mul_reg_188_pp0_iter2_reg;
wire   [6:0] add_ln81_fu_289_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln81_fu_295_p2;
reg   [0:0] icmp_ln81_reg_400_pp0_iter1_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter2_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter3_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter4_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter5_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter6_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter7_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter8_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter9_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter10_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter11_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter12_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter13_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter14_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter15_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter16_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter17_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter18_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter19_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter20_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter21_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter22_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter23_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter24_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter25_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter26_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter27_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter28_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter29_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter30_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter31_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter32_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter33_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter34_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter35_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter36_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter37_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter38_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter39_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter40_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter41_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter42_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter43_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter44_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter45_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter46_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter47_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter48_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter49_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter50_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter51_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter52_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter53_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter54_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter55_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter56_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter57_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter58_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter59_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter60_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter61_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter62_reg;
reg   [0:0] icmp_ln81_reg_400_pp0_iter63_reg;
wire   [16:0] add_ln88_5_fu_301_p2;
reg   [16:0] add_ln88_5_reg_404;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] grp_fu_227_p2;
reg   [31:0] mul1_49_4_reg_439;
wire   [31:0] grp_fu_232_p2;
reg   [31:0] mul1_49_4_1_reg_444;
wire   [16:0] add_ln88_3_fu_350_p2;
reg   [16:0] add_ln88_3_reg_454;
reg   [16:0] add_ln88_3_reg_454_pp0_iter4_reg;
reg   [16:0] add_ln88_3_reg_454_pp0_iter5_reg;
wire   [16:0] add_ln88_4_fu_356_p2;
reg   [16:0] add_ln88_4_reg_459;
reg   [16:0] add_ln88_4_reg_459_pp0_iter4_reg;
reg   [16:0] add_ln88_4_reg_459_pp0_iter5_reg;
reg   [16:0] add_ln88_4_reg_459_pp0_iter6_reg;
reg   [16:0] add_ln88_4_reg_459_pp0_iter7_reg;
reg   [16:0] add_ln88_4_reg_459_pp0_iter8_reg;
reg    ap_enable_reg_pp0_iter4;
wire   [31:0] grp_fu_237_p2;
reg   [31:0] mul1_49_4_2_reg_474;
wire   [31:0] grp_fu_211_p2;
reg   [31:0] add23_le_le_reg_479;
reg    ap_enable_reg_pp0_iter7;
wire   [31:0] grp_fu_242_p2;
reg   [31:0] mul1_49_4_3_reg_499;
wire   [31:0] grp_fu_215_p2;
reg   [31:0] add25_le_le_reg_504;
reg    ap_enable_reg_pp0_iter10;
wire   [31:0] grp_fu_247_p2;
reg   [31:0] mul1_49_4_4_reg_524;
wire   [31:0] grp_fu_219_p2;
reg   [31:0] add27_le_le_reg_529;
wire   [31:0] grp_fu_223_p2;
reg   [31:0] add29_le_le_reg_534;
wire   [63:0] conv_fu_255_p1;
reg   [63:0] conv_reg_539;
wire   [63:0] grp_fu_258_p2;
reg   [63:0] x_assign_reg_544;
wire   [63:0] grp_generic_tanh_double_s_fu_200_ap_return;
reg   [63:0] tmp_reg_549;
wire   [63:0] grp_fu_263_p2;
reg   [63:0] mul_reg_554;
wire   [31:0] grp_fu_252_p1;
reg   [31:0] conv1_reg_559;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
wire    grp_generic_tanh_double_s_fu_200_ap_start;
wire    grp_generic_tanh_double_s_fu_200_ap_done;
wire    grp_generic_tanh_double_s_fu_200_ap_idle;
wire    grp_generic_tanh_double_s_fu_200_ap_ready;
reg    grp_generic_tanh_double_s_fu_200_ap_ce;
wire   [63:0] grp_generic_tanh_double_s_fu_200_t_in;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call39;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call39;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call39;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call39;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call39;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call39;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call39;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call39;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call39;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call39;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call39;
wire    ap_block_state13_pp0_stage0_iter11_ignore_call39;
wire    ap_block_state14_pp0_stage0_iter12_ignore_call39;
wire    ap_block_state15_pp0_stage0_iter13_ignore_call39;
wire    ap_block_state16_pp0_stage0_iter14_ignore_call39;
wire    ap_block_state17_pp0_stage0_iter15_ignore_call39;
wire    ap_block_state18_pp0_stage0_iter16_ignore_call39;
wire    ap_block_state19_pp0_stage0_iter17_ignore_call39;
wire    ap_block_state20_pp0_stage0_iter18_ignore_call39;
wire    ap_block_state21_pp0_stage0_iter19_ignore_call39;
wire    ap_block_state22_pp0_stage0_iter20_ignore_call39;
wire    ap_block_state23_pp0_stage0_iter21_ignore_call39;
wire    ap_block_state24_pp0_stage0_iter22_ignore_call39;
wire    ap_block_state25_pp0_stage0_iter23_ignore_call39;
wire    ap_block_state26_pp0_stage0_iter24_ignore_call39;
wire    ap_block_state27_pp0_stage0_iter25_ignore_call39;
wire    ap_block_state28_pp0_stage0_iter26_ignore_call39;
wire    ap_block_state29_pp0_stage0_iter27_ignore_call39;
wire    ap_block_state30_pp0_stage0_iter28_ignore_call39;
wire    ap_block_state31_pp0_stage0_iter29_ignore_call39;
wire    ap_block_state32_pp0_stage0_iter30_ignore_call39;
wire    ap_block_state33_pp0_stage0_iter31_ignore_call39;
wire    ap_block_state34_pp0_stage0_iter32_ignore_call39;
wire    ap_block_state35_pp0_stage0_iter33_ignore_call39;
wire    ap_block_state36_pp0_stage0_iter34_ignore_call39;
wire    ap_block_state37_pp0_stage0_iter35_ignore_call39;
wire    ap_block_state38_pp0_stage0_iter36_ignore_call39;
wire    ap_block_state39_pp0_stage0_iter37_ignore_call39;
wire    ap_block_state40_pp0_stage0_iter38_ignore_call39;
wire    ap_block_state41_pp0_stage0_iter39_ignore_call39;
wire    ap_block_state42_pp0_stage0_iter40_ignore_call39;
wire    ap_block_state43_pp0_stage0_iter41_ignore_call39;
wire    ap_block_state44_pp0_stage0_iter42_ignore_call39;
wire    ap_block_state45_pp0_stage0_iter43_ignore_call39;
wire    ap_block_state46_pp0_stage0_iter44_ignore_call39;
wire    ap_block_state47_pp0_stage0_iter45_ignore_call39;
wire    ap_block_state48_pp0_stage0_iter46_ignore_call39;
wire    ap_block_state49_pp0_stage0_iter47_ignore_call39;
wire    ap_block_state50_pp0_stage0_iter48_ignore_call39;
wire    ap_block_state51_pp0_stage0_iter49_ignore_call39;
wire    ap_block_state52_pp0_stage0_iter50_ignore_call39;
wire    ap_block_state53_pp0_stage0_iter51_ignore_call39;
wire    ap_block_state54_pp0_stage0_iter52_ignore_call39;
wire    ap_block_state55_pp0_stage0_iter53_ignore_call39;
wire    ap_block_state56_pp0_stage0_iter54_ignore_call39;
wire    ap_block_state57_pp0_stage0_iter55_ignore_call39;
wire    ap_block_state58_pp0_stage0_iter56_ignore_call39;
wire    ap_block_state59_pp0_stage0_iter57_ignore_call39;
wire    ap_block_state60_pp0_stage0_iter58_ignore_call39;
wire    ap_block_state61_pp0_stage0_iter59_ignore_call39;
wire    ap_block_state62_pp0_stage0_iter60_ignore_call39;
wire    ap_block_state63_pp0_stage0_iter61_ignore_call39;
wire    ap_block_state64_pp0_stage0_iter62_ignore_call39;
wire    ap_block_state65_pp0_stage0_iter63_ignore_call39;
wire    ap_block_state66_pp0_stage0_iter64_ignore_call39;
wire    ap_block_state67_pp0_stage0_iter65_ignore_call39;
reg    ap_block_pp0_stage0_11001_ignoreCallOp144;
reg   [16:0] ap_phi_mux_phi_mul_phi_fu_192_p4;
reg    grp_generic_tanh_double_s_fu_200_ap_start_reg;
wire   [63:0] zext_ln88_fu_313_p1;
wire   [63:0] zext_ln88_1_fu_324_p1;
wire   [63:0] zext_ln88_2_fu_345_p1;
wire   [63:0] zext_ln88_3_fu_367_p1;
wire   [63:0] zext_ln88_4_fu_376_p1;
wire  signed [63:0] sext_ln81_fu_278_p1;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_211_p0;
wire   [31:0] grp_fu_211_p1;
wire   [31:0] grp_fu_215_p0;
wire   [31:0] grp_fu_215_p1;
wire   [31:0] grp_fu_219_p0;
wire   [31:0] grp_fu_219_p1;
wire   [31:0] grp_fu_223_p0;
wire   [31:0] grp_fu_223_p1;
wire   [31:0] grp_fu_227_p0;
wire   [31:0] grp_fu_227_p1;
wire   [31:0] grp_fu_232_p0;
wire   [31:0] grp_fu_232_p1;
wire   [31:0] grp_fu_237_p0;
wire   [31:0] grp_fu_237_p1;
wire   [31:0] grp_fu_242_p0;
wire   [31:0] grp_fu_242_p1;
wire   [31:0] grp_fu_247_p0;
wire   [31:0] grp_fu_247_p1;
wire   [63:0] grp_fu_252_p0;
wire   [63:0] grp_fu_258_p0;
wire   [63:0] grp_fu_258_p1;
wire   [63:0] grp_fu_263_p0;
wire   [63:0] grp_fu_263_p1;
wire   [61:0] trunc_ln_fu_268_p4;
wire   [16:0] add_ln88_fu_307_p2;
wire   [16:0] add_ln88_1_fu_318_p2;
wire   [16:0] add_ln88_2_fu_339_p2;
reg    grp_fu_211_ce;
reg    grp_fu_215_ce;
reg    grp_fu_219_ce;
reg    grp_fu_223_ce;
reg    grp_fu_227_ce;
reg    grp_fu_232_ce;
reg    grp_fu_237_ce;
reg    grp_fu_242_ce;
reg    grp_fu_247_ce;
reg    grp_fu_252_ce;
reg    grp_fu_258_ce;
reg    grp_fu_263_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 grp_generic_tanh_double_s_fu_200_ap_start_reg = 1'b0;
end

calculateLayer34_calculateLayer4_1_Layer3_Weights_CPU #(
    .DataWidth( 32 ),
    .AddressRange( 125100 ),
    .AddressWidth( 17 ))
Layer3_Weights_CPU_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Layer3_Weights_CPU_address0),
    .ce0(Layer3_Weights_CPU_ce0),
    .q0(Layer3_Weights_CPU_q0),
    .address1(Layer3_Weights_CPU_address1),
    .ce1(Layer3_Weights_CPU_ce1),
    .q1(Layer3_Weights_CPU_q1),
    .address2(Layer3_Weights_CPU_address2),
    .ce2(Layer3_Weights_CPU_ce2),
    .q2(Layer3_Weights_CPU_q2),
    .address3(Layer3_Weights_CPU_address3),
    .ce3(Layer3_Weights_CPU_ce3),
    .q3(Layer3_Weights_CPU_q3),
    .address4(Layer3_Weights_CPU_address4),
    .ce4(Layer3_Weights_CPU_ce4),
    .q4(Layer3_Weights_CPU_q4)
);

calculateLayer34_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U68(
    .din0(add29_le_le_reg_534),
    .dout(conv_fu_255_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((m_axi_gmem1_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end else if ((~((m_axi_gmem1_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter65 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generic_tanh_double_s_fu_200_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln81_reg_400_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_generic_tanh_double_s_fu_200_ap_start_reg <= 1'b1;
        end else if ((grp_generic_tanh_double_s_fu_200_ap_ready == 1'b1)) begin
            grp_generic_tanh_double_s_fu_200_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_177 <= 7'd0;
    end else if (((icmp_ln81_fu_295_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_177 <= add_ln81_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_188 <= 17'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln81_reg_400 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_mul_reg_188 <= add_ln88_5_reg_404;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add23_le_le_reg_479 <= grp_fu_154_p_dout0;
        mul1_49_4_2_reg_474 <= grp_fu_185_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add25_le_le_reg_504 <= grp_fu_169_p_dout0;
        mul1_49_4_3_reg_499 <= grp_fu_189_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add27_le_le_reg_529 <= grp_fu_173_p_dout0;
        mul1_49_4_4_reg_524 <= grp_fu_193_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add29_le_le_reg_534 <= grp_fu_177_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln88_3_reg_454 <= add_ln88_3_fu_350_p2;
        add_ln88_4_reg_459 <= add_ln88_4_fu_356_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln88_3_reg_454_pp0_iter4_reg <= add_ln88_3_reg_454;
        add_ln88_3_reg_454_pp0_iter5_reg <= add_ln88_3_reg_454_pp0_iter4_reg;
        add_ln88_4_reg_459_pp0_iter4_reg <= add_ln88_4_reg_459;
        add_ln88_4_reg_459_pp0_iter5_reg <= add_ln88_4_reg_459_pp0_iter4_reg;
        add_ln88_4_reg_459_pp0_iter6_reg <= add_ln88_4_reg_459_pp0_iter5_reg;
        add_ln88_4_reg_459_pp0_iter7_reg <= add_ln88_4_reg_459_pp0_iter6_reg;
        add_ln88_4_reg_459_pp0_iter8_reg <= add_ln88_4_reg_459_pp0_iter7_reg;
        icmp_ln81_reg_400_pp0_iter10_reg <= icmp_ln81_reg_400_pp0_iter9_reg;
        icmp_ln81_reg_400_pp0_iter11_reg <= icmp_ln81_reg_400_pp0_iter10_reg;
        icmp_ln81_reg_400_pp0_iter12_reg <= icmp_ln81_reg_400_pp0_iter11_reg;
        icmp_ln81_reg_400_pp0_iter13_reg <= icmp_ln81_reg_400_pp0_iter12_reg;
        icmp_ln81_reg_400_pp0_iter14_reg <= icmp_ln81_reg_400_pp0_iter13_reg;
        icmp_ln81_reg_400_pp0_iter15_reg <= icmp_ln81_reg_400_pp0_iter14_reg;
        icmp_ln81_reg_400_pp0_iter16_reg <= icmp_ln81_reg_400_pp0_iter15_reg;
        icmp_ln81_reg_400_pp0_iter17_reg <= icmp_ln81_reg_400_pp0_iter16_reg;
        icmp_ln81_reg_400_pp0_iter18_reg <= icmp_ln81_reg_400_pp0_iter17_reg;
        icmp_ln81_reg_400_pp0_iter19_reg <= icmp_ln81_reg_400_pp0_iter18_reg;
        icmp_ln81_reg_400_pp0_iter20_reg <= icmp_ln81_reg_400_pp0_iter19_reg;
        icmp_ln81_reg_400_pp0_iter21_reg <= icmp_ln81_reg_400_pp0_iter20_reg;
        icmp_ln81_reg_400_pp0_iter22_reg <= icmp_ln81_reg_400_pp0_iter21_reg;
        icmp_ln81_reg_400_pp0_iter23_reg <= icmp_ln81_reg_400_pp0_iter22_reg;
        icmp_ln81_reg_400_pp0_iter24_reg <= icmp_ln81_reg_400_pp0_iter23_reg;
        icmp_ln81_reg_400_pp0_iter25_reg <= icmp_ln81_reg_400_pp0_iter24_reg;
        icmp_ln81_reg_400_pp0_iter26_reg <= icmp_ln81_reg_400_pp0_iter25_reg;
        icmp_ln81_reg_400_pp0_iter27_reg <= icmp_ln81_reg_400_pp0_iter26_reg;
        icmp_ln81_reg_400_pp0_iter28_reg <= icmp_ln81_reg_400_pp0_iter27_reg;
        icmp_ln81_reg_400_pp0_iter29_reg <= icmp_ln81_reg_400_pp0_iter28_reg;
        icmp_ln81_reg_400_pp0_iter2_reg <= icmp_ln81_reg_400_pp0_iter1_reg;
        icmp_ln81_reg_400_pp0_iter30_reg <= icmp_ln81_reg_400_pp0_iter29_reg;
        icmp_ln81_reg_400_pp0_iter31_reg <= icmp_ln81_reg_400_pp0_iter30_reg;
        icmp_ln81_reg_400_pp0_iter32_reg <= icmp_ln81_reg_400_pp0_iter31_reg;
        icmp_ln81_reg_400_pp0_iter33_reg <= icmp_ln81_reg_400_pp0_iter32_reg;
        icmp_ln81_reg_400_pp0_iter34_reg <= icmp_ln81_reg_400_pp0_iter33_reg;
        icmp_ln81_reg_400_pp0_iter35_reg <= icmp_ln81_reg_400_pp0_iter34_reg;
        icmp_ln81_reg_400_pp0_iter36_reg <= icmp_ln81_reg_400_pp0_iter35_reg;
        icmp_ln81_reg_400_pp0_iter37_reg <= icmp_ln81_reg_400_pp0_iter36_reg;
        icmp_ln81_reg_400_pp0_iter38_reg <= icmp_ln81_reg_400_pp0_iter37_reg;
        icmp_ln81_reg_400_pp0_iter39_reg <= icmp_ln81_reg_400_pp0_iter38_reg;
        icmp_ln81_reg_400_pp0_iter3_reg <= icmp_ln81_reg_400_pp0_iter2_reg;
        icmp_ln81_reg_400_pp0_iter40_reg <= icmp_ln81_reg_400_pp0_iter39_reg;
        icmp_ln81_reg_400_pp0_iter41_reg <= icmp_ln81_reg_400_pp0_iter40_reg;
        icmp_ln81_reg_400_pp0_iter42_reg <= icmp_ln81_reg_400_pp0_iter41_reg;
        icmp_ln81_reg_400_pp0_iter43_reg <= icmp_ln81_reg_400_pp0_iter42_reg;
        icmp_ln81_reg_400_pp0_iter44_reg <= icmp_ln81_reg_400_pp0_iter43_reg;
        icmp_ln81_reg_400_pp0_iter45_reg <= icmp_ln81_reg_400_pp0_iter44_reg;
        icmp_ln81_reg_400_pp0_iter46_reg <= icmp_ln81_reg_400_pp0_iter45_reg;
        icmp_ln81_reg_400_pp0_iter47_reg <= icmp_ln81_reg_400_pp0_iter46_reg;
        icmp_ln81_reg_400_pp0_iter48_reg <= icmp_ln81_reg_400_pp0_iter47_reg;
        icmp_ln81_reg_400_pp0_iter49_reg <= icmp_ln81_reg_400_pp0_iter48_reg;
        icmp_ln81_reg_400_pp0_iter4_reg <= icmp_ln81_reg_400_pp0_iter3_reg;
        icmp_ln81_reg_400_pp0_iter50_reg <= icmp_ln81_reg_400_pp0_iter49_reg;
        icmp_ln81_reg_400_pp0_iter51_reg <= icmp_ln81_reg_400_pp0_iter50_reg;
        icmp_ln81_reg_400_pp0_iter52_reg <= icmp_ln81_reg_400_pp0_iter51_reg;
        icmp_ln81_reg_400_pp0_iter53_reg <= icmp_ln81_reg_400_pp0_iter52_reg;
        icmp_ln81_reg_400_pp0_iter54_reg <= icmp_ln81_reg_400_pp0_iter53_reg;
        icmp_ln81_reg_400_pp0_iter55_reg <= icmp_ln81_reg_400_pp0_iter54_reg;
        icmp_ln81_reg_400_pp0_iter56_reg <= icmp_ln81_reg_400_pp0_iter55_reg;
        icmp_ln81_reg_400_pp0_iter57_reg <= icmp_ln81_reg_400_pp0_iter56_reg;
        icmp_ln81_reg_400_pp0_iter58_reg <= icmp_ln81_reg_400_pp0_iter57_reg;
        icmp_ln81_reg_400_pp0_iter59_reg <= icmp_ln81_reg_400_pp0_iter58_reg;
        icmp_ln81_reg_400_pp0_iter5_reg <= icmp_ln81_reg_400_pp0_iter4_reg;
        icmp_ln81_reg_400_pp0_iter60_reg <= icmp_ln81_reg_400_pp0_iter59_reg;
        icmp_ln81_reg_400_pp0_iter61_reg <= icmp_ln81_reg_400_pp0_iter60_reg;
        icmp_ln81_reg_400_pp0_iter62_reg <= icmp_ln81_reg_400_pp0_iter61_reg;
        icmp_ln81_reg_400_pp0_iter63_reg <= icmp_ln81_reg_400_pp0_iter62_reg;
        icmp_ln81_reg_400_pp0_iter64_reg <= icmp_ln81_reg_400_pp0_iter63_reg;
        icmp_ln81_reg_400_pp0_iter6_reg <= icmp_ln81_reg_400_pp0_iter5_reg;
        icmp_ln81_reg_400_pp0_iter7_reg <= icmp_ln81_reg_400_pp0_iter6_reg;
        icmp_ln81_reg_400_pp0_iter8_reg <= icmp_ln81_reg_400_pp0_iter7_reg;
        icmp_ln81_reg_400_pp0_iter9_reg <= icmp_ln81_reg_400_pp0_iter8_reg;
        phi_mul_reg_188_pp0_iter2_reg <= phi_mul_reg_188_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_fu_295_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln88_5_reg_404 <= add_ln88_5_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter63_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_reg_559 <= grp_fu_162_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_reg_539 <= conv_fu_255_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln81_reg_400 <= icmp_ln81_fu_295_p2;
        icmp_ln81_reg_400_pp0_iter1_reg <= icmp_ln81_reg_400;
        phi_mul_reg_188_pp0_iter1_reg <= phi_mul_reg_188;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul1_49_4_1_reg_444 <= grp_fu_181_p_dout0;
        mul1_49_4_reg_439 <= grp_fu_158_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter61_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_reg_554 <= grp_fu_197_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter57_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_549 <= grp_generic_tanh_double_s_fu_147_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_400_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_assign_reg_544 <= grp_fu_165_p_dout0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Layer3_Weights_CPU_ce0 = 1'b1;
    end else begin
        Layer3_Weights_CPU_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Layer3_Weights_CPU_ce1 = 1'b1;
    end else begin
        Layer3_Weights_CPU_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Layer3_Weights_CPU_ce2 = 1'b1;
    end else begin
        Layer3_Weights_CPU_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Layer3_Weights_CPU_ce3 = 1'b1;
    end else begin
        Layer3_Weights_CPU_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Layer3_Weights_CPU_ce4 = 1'b1;
    end else begin
        Layer3_Weights_CPU_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln81_fu_295_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln81_reg_400 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_phi_mul_phi_fu_192_p4 = add_ln88_5_reg_404;
    end else begin
        ap_phi_mux_phi_mul_phi_fu_192_p4 = phi_mul_reg_188;
    end
end

always @ (*) begin
    if (((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        gmem1_blk_n_AW = m_axi_gmem1_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        gmem1_blk_n_B = m_axi_gmem1_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln81_reg_400_pp0_iter64_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter65 == 1'b1))) begin
        gmem1_blk_n_W = m_axi_gmem1_WREADY;
    end else begin
        gmem1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_211_ce = 1'b1;
    end else begin
        grp_fu_211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_215_ce = 1'b1;
    end else begin
        grp_fu_215_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_219_ce = 1'b1;
    end else begin
        grp_fu_219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_223_ce = 1'b1;
    end else begin
        grp_fu_223_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_227_ce = 1'b1;
    end else begin
        grp_fu_227_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_232_ce = 1'b1;
    end else begin
        grp_fu_232_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_237_ce = 1'b1;
    end else begin
        grp_fu_237_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_242_ce = 1'b1;
    end else begin
        grp_fu_242_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_247_ce = 1'b1;
    end else begin
        grp_fu_247_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_252_ce = 1'b1;
    end else begin
        grp_fu_252_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_258_ce = 1'b1;
    end else begin
        grp_fu_258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_263_ce = 1'b1;
    end else begin
        grp_fu_263_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp144))) begin
        grp_generic_tanh_double_s_fu_200_ap_ce = 1'b1;
    end else begin
        grp_generic_tanh_double_s_fu_200_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem1_AWVALID = 1'b1;
    end else begin
        m_axi_gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem1_BREADY = 1'b1;
    end else begin
        m_axi_gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln81_reg_400_pp0_iter64_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter65 == 1'b1))) begin
        m_axi_gmem1_WVALID = 1'b1;
    end else begin
        m_axi_gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem1_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln81_fu_295_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter64 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter65 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter64 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter65 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln81_fu_295_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            if (((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Layer3_Weights_CPU_address0 = zext_ln88_4_fu_376_p1;

assign Layer3_Weights_CPU_address1 = zext_ln88_3_fu_367_p1;

assign Layer3_Weights_CPU_address2 = zext_ln88_2_fu_345_p1;

assign Layer3_Weights_CPU_address3 = zext_ln88_1_fu_324_p1;

assign Layer3_Weights_CPU_address4 = zext_ln88_fu_313_p1;

assign add_ln81_fu_289_p2 = (i_reg_177 + 7'd1);

assign add_ln88_1_fu_318_p2 = (ap_phi_mux_phi_mul_phi_fu_192_p4 + 17'd1247);

assign add_ln88_2_fu_339_p2 = (phi_mul_reg_188_pp0_iter2_reg + 17'd1248);

assign add_ln88_3_fu_350_p2 = (phi_mul_reg_188_pp0_iter2_reg + 17'd1249);

assign add_ln88_4_fu_356_p2 = (phi_mul_reg_188_pp0_iter2_reg + 17'd1250);

assign add_ln88_5_fu_301_p2 = (ap_phi_mux_phi_mul_phi_fu_192_p4 + 17'd1251);

assign add_ln88_fu_307_p2 = (ap_phi_mux_phi_mul_phi_fu_192_p4 + 17'd1246);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_block_state67_io) & (ap_enable_reg_pp0_iter65 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp144 = ((1'b1 == ap_block_state67_io) & (ap_enable_reg_pp0_iter65 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_block_state67_io) & (ap_enable_reg_pp0_iter65 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter30_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter31_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter32_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter33_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter34_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter35_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter36_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter37_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter38_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter39_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter40_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter41_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter42_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter43_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter44_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter45_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter46_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter47_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter48_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter49_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter50_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter51_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter52_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter53_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter54_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter55_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter56_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter57_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter58_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter59_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter60_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter61_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter62_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter63_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter64_ignore_call39 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state67_io = ((m_axi_gmem1_WREADY == 1'b0) & (icmp_ln81_reg_400_pp0_iter64_reg == 1'd0));
end

assign ap_block_state67_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter65_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_154_p_ce = grp_fu_211_ce;

assign grp_fu_154_p_din0 = mul1_49_4_reg_439;

assign grp_fu_154_p_din1 = mul1_49_4_1_reg_444;

assign grp_fu_154_p_opcode = 2'd0;

assign grp_fu_158_p_ce = grp_fu_227_ce;

assign grp_fu_158_p_din0 = Layer3_Weights_CPU_q4;

assign grp_fu_158_p_din1 = Layer3_Neurons_CPU_622_1;

assign grp_fu_162_p_ce = grp_fu_252_ce;

assign grp_fu_162_p_din0 = mul_reg_554;

assign grp_fu_165_p_ce = grp_fu_258_ce;

assign grp_fu_165_p_din0 = conv_reg_539;

assign grp_fu_165_p_din1 = 64'd4604180019078461075;

assign grp_fu_169_p_ce = grp_fu_215_ce;

assign grp_fu_169_p_din0 = add23_le_le_reg_479;

assign grp_fu_169_p_din1 = mul1_49_4_2_reg_474;

assign grp_fu_169_p_opcode = 2'd0;

assign grp_fu_173_p_ce = grp_fu_219_ce;

assign grp_fu_173_p_din0 = add25_le_le_reg_504;

assign grp_fu_173_p_din1 = mul1_49_4_3_reg_499;

assign grp_fu_173_p_opcode = 2'd0;

assign grp_fu_177_p_ce = grp_fu_223_ce;

assign grp_fu_177_p_din0 = add27_le_le_reg_529;

assign grp_fu_177_p_din1 = mul1_49_4_4_reg_524;

assign grp_fu_177_p_opcode = 2'd0;

assign grp_fu_181_p_ce = grp_fu_232_ce;

assign grp_fu_181_p_din0 = Layer3_Weights_CPU_q3;

assign grp_fu_181_p_din1 = Layer3_Neurons_CPU_623_0;

assign grp_fu_185_p_ce = grp_fu_237_ce;

assign grp_fu_185_p_din0 = Layer3_Weights_CPU_q2;

assign grp_fu_185_p_din1 = Layer3_Neurons_CPU_623_1;

assign grp_fu_189_p_ce = grp_fu_242_ce;

assign grp_fu_189_p_din0 = Layer3_Weights_CPU_q1;

assign grp_fu_189_p_din1 = Layer3_Neurons_CPU_624_0;

assign grp_fu_193_p_ce = grp_fu_247_ce;

assign grp_fu_193_p_din0 = Layer3_Weights_CPU_q0;

assign grp_fu_193_p_din1 = Layer3_Neurons_CPU_624_1;

assign grp_fu_197_p_ce = grp_fu_263_ce;

assign grp_fu_197_p_din0 = tmp_reg_549;

assign grp_fu_197_p_din1 = 64'd4610406545773251946;

assign grp_fu_211_p0 = mul1_49_4_reg_439;

assign grp_fu_211_p1 = mul1_49_4_1_reg_444;

assign grp_fu_211_p2 = grp_fu_154_p_dout0;

assign grp_fu_215_p0 = add23_le_le_reg_479;

assign grp_fu_215_p1 = mul1_49_4_2_reg_474;

assign grp_fu_215_p2 = grp_fu_169_p_dout0;

assign grp_fu_219_p0 = add25_le_le_reg_504;

assign grp_fu_219_p1 = mul1_49_4_3_reg_499;

assign grp_fu_219_p2 = grp_fu_173_p_dout0;

assign grp_fu_223_p0 = add27_le_le_reg_529;

assign grp_fu_223_p1 = mul1_49_4_4_reg_524;

assign grp_fu_223_p2 = grp_fu_177_p_dout0;

assign grp_fu_227_p0 = Layer3_Weights_CPU_q4;

assign grp_fu_227_p1 = Layer3_Neurons_CPU_622_1;

assign grp_fu_227_p2 = grp_fu_158_p_dout0;

assign grp_fu_232_p0 = Layer3_Weights_CPU_q3;

assign grp_fu_232_p1 = Layer3_Neurons_CPU_623_0;

assign grp_fu_232_p2 = grp_fu_181_p_dout0;

assign grp_fu_237_p0 = Layer3_Weights_CPU_q2;

assign grp_fu_237_p1 = Layer3_Neurons_CPU_623_1;

assign grp_fu_237_p2 = grp_fu_185_p_dout0;

assign grp_fu_242_p0 = Layer3_Weights_CPU_q1;

assign grp_fu_242_p1 = Layer3_Neurons_CPU_624_0;

assign grp_fu_242_p2 = grp_fu_189_p_dout0;

assign grp_fu_247_p0 = Layer3_Weights_CPU_q0;

assign grp_fu_247_p1 = Layer3_Neurons_CPU_624_1;

assign grp_fu_247_p2 = grp_fu_193_p_dout0;

assign grp_fu_252_p0 = mul_reg_554;

assign grp_fu_252_p1 = grp_fu_162_p_dout0;

assign grp_fu_258_p0 = conv_reg_539;

assign grp_fu_258_p1 = 64'd4604180019078461075;

assign grp_fu_258_p2 = grp_fu_165_p_dout0;

assign grp_fu_263_p0 = tmp_reg_549;

assign grp_fu_263_p1 = 64'd4610406545773251946;

assign grp_fu_263_p2 = grp_fu_197_p_dout0;

assign grp_generic_tanh_double_s_fu_147_p_ce = grp_generic_tanh_double_s_fu_200_ap_ce;

assign grp_generic_tanh_double_s_fu_147_p_din1 = x_assign_reg_544;

assign grp_generic_tanh_double_s_fu_147_p_start = grp_generic_tanh_double_s_fu_200_ap_start_reg;

assign grp_generic_tanh_double_s_fu_200_ap_done = grp_generic_tanh_double_s_fu_147_p_done;

assign grp_generic_tanh_double_s_fu_200_ap_idle = grp_generic_tanh_double_s_fu_147_p_idle;

assign grp_generic_tanh_double_s_fu_200_ap_ready = grp_generic_tanh_double_s_fu_147_p_ready;

assign grp_generic_tanh_double_s_fu_200_ap_return = grp_generic_tanh_double_s_fu_147_p_dout0;

assign grp_generic_tanh_double_s_fu_200_ap_start = grp_generic_tanh_double_s_fu_200_ap_start_reg;

assign grp_generic_tanh_double_s_fu_200_t_in = x_assign_reg_544;

assign icmp_ln81_fu_295_p2 = ((i_reg_177 == 7'd100) ? 1'b1 : 1'b0);

assign m_axi_gmem1_ARADDR = 64'd0;

assign m_axi_gmem1_ARBURST = 2'd0;

assign m_axi_gmem1_ARCACHE = 4'd0;

assign m_axi_gmem1_ARID = 1'd0;

assign m_axi_gmem1_ARLEN = 32'd0;

assign m_axi_gmem1_ARLOCK = 2'd0;

assign m_axi_gmem1_ARPROT = 3'd0;

assign m_axi_gmem1_ARQOS = 4'd0;

assign m_axi_gmem1_ARREGION = 4'd0;

assign m_axi_gmem1_ARSIZE = 3'd0;

assign m_axi_gmem1_ARUSER = 1'd0;

assign m_axi_gmem1_ARVALID = 1'b0;

assign m_axi_gmem1_AWADDR = sext_ln81_fu_278_p1;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd100;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_RREADY = 1'b0;

assign m_axi_gmem1_WDATA = conv1_reg_559;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd15;

assign m_axi_gmem1_WUSER = 1'd0;

assign sext_ln81_fu_278_p1 = $signed(trunc_ln_fu_268_p4);

assign trunc_ln_fu_268_p4 = {{Layer4_Neurons_CPU[63:2]}};

assign zext_ln88_1_fu_324_p1 = add_ln88_1_fu_318_p2;

assign zext_ln88_2_fu_345_p1 = add_ln88_2_fu_339_p2;

assign zext_ln88_3_fu_367_p1 = add_ln88_3_reg_454_pp0_iter5_reg;

assign zext_ln88_4_fu_376_p1 = add_ln88_4_reg_459_pp0_iter8_reg;

assign zext_ln88_fu_313_p1 = add_ln88_fu_307_p2;

endmodule //calculateLayer34_calculateLayer4_1
