================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri Oct 18 12:54:01 +0200 2024
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         DelayAndSum
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              427
FF:               990
DSP:              16
BRAM:             0
URAM:             0
SRL:              72


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 4.798       |
| Post-Route     | 4.401       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                 | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                 | 427 | 990 | 16  |      |      |     |        |      |         |          |        |
|   (inst)                             | 77  | 482 | 2   |      |      |     |        |      |         |          |        |
|   control_s_axi_U                    | 129 | 154 |     |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U10 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U11 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U13 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U14 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U15 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U5  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U6  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U7  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U9  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31s_31_4_1_U3   |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_mulsub_16s_16s_31ns_31_4_1_U12 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_mulsub_16s_16s_31ns_31_4_1_U16 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_mulsub_16s_16s_31ns_31_4_1_U8  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_mulsub_16s_16s_31s_31_4_1_U4   |     |     | 1   |      |      |     |        |      |         |          |        |
|   regslice_both_in1_imag_U           | 20  | 21  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in1_real_U           | 21  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in2_imag_U           | 21  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in2_real_U           | 21  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in3_imag_U           | 21  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in3_real_U           | 24  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in4_imag_U           | 21  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in4_real_U           | 21  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_imag_U           | 22  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_real_U           | 31  | 37  |     |      |      |     |        |      |         |          |        |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.80%  | OK     |
| FD                                                        | 50%       | 0.93%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.41%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 7.27%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 7.27%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 32     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.30   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                         | ENDPOINT PIN                                                                                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                        |                                                                                                       |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.599 | regslice_both_out_real_U/FSM_sequential_state_reg[0]/C | regslice_both_in2_imag_U/data_p1_reg[3]/CE                                                            |            3 |         48 |          3.910 |          0.822 |        3.088 |
| Path2 | 0.599 | regslice_both_out_real_U/FSM_sequential_state_reg[0]/C | regslice_both_in2_imag_U/data_p1_reg[4]/CE                                                            |            3 |         48 |          3.910 |          0.822 |        3.088 |
| Path3 | 0.599 | regslice_both_out_real_U/FSM_sequential_state_reg[0]/C | regslice_both_in2_imag_U/data_p1_reg[5]/CE                                                            |            3 |         48 |          3.910 |          0.822 |        3.088 |
| Path4 | 0.601 | regslice_both_out_real_U/FSM_sequential_state_reg[0]/C | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg/CEC |            3 |        725 |          3.670 |          0.854 |        2.816 |
| Path5 | 0.604 | regslice_both_out_real_U/FSM_sequential_state_reg[0]/C | regslice_both_in2_imag_U/data_p1_reg[12]/CE                                                           |            3 |         48 |          3.905 |          0.822 |        3.083 |
+-------+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[3]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[4]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[5]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/p_reg_reg_i_1__0                                                         | LUT.others.LUT2      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[12]                                                          | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[3]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[4]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[5]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/p_reg_reg_i_1__0                                                         | LUT.others.LUT2      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[12]                                                          | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[3]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[4]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[5]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/p_reg_reg_i_1__0                                                         | LUT.others.LUT2      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[12]                                                          | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[3]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[4]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[5]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/p_reg_reg_i_1__0                                                         | LUT.others.LUT2      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[12]                                                          | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[3]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[4]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[5]                                                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/p_reg_reg_i_1__0                                                         | LUT.others.LUT2      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_out_real_U/FSM_sequential_state_reg[0]                                              | FLOP_LATCH.flop.FDRE |
    | regslice_both_out_real_U/ap_ready_INST_0_i_3                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in2_imag_U/data_p1[15]_i_1__3                                                       | LUT.others.LUT4      |
    | regslice_both_in2_imag_U/data_p1_reg[12]                                                          | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/DelayAndSum_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/DelayAndSum_failfast_routed.rpt                 |
| status                   | impl/verilog/report/DelayAndSum_status_routed.rpt                   |
| timing                   | impl/verilog/report/DelayAndSum_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/DelayAndSum_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/DelayAndSum_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/DelayAndSum_utilization_hierarchical_routed.rpt |
+--------------------------+---------------------------------------------------------------------+


