 
****************************************
Report : area
Design : benes_simple_seq
Version: J-2014.09-SP3
Date   : Sat Jun 19 04:01:18 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140tt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/custom_utils_ck/tsmc_ip/tcbn28hpcplusbwp30p140/nldm/tcbn28hpcplusbwp30p140tt0p8v25c.db)

Number of ports:                         1171
Number of nets:                          5223
Number of cells:                          940
Number of combinational cells:            548
Number of sequential cells:               336
Number of macros/black boxes:               0
Number of buf/inv:                        548
Number of references:                      62

Combinational area:               5414.975955
Buf/Inv area:                     2398.157994
Noncombinational area:            7845.137887
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 13260.113842
Total area:                 undefined
1
