# ğŸ‘‹ Hi, I'm Namby

Iâ€™m an embedded systems engineer and researcher specializing in **FPGA design**, **hardware description languages (HDL)**, and **Network-on-Chip (NoC)** architectures for **safety-critical and energy-efficient systems**.

- ğŸ“ PhD in Electrical Engineering and Computer Science, University of Siegen, Germany  
- ğŸ’¼ FPGA Design and Verification Engineer at PLC2 Design GmbH  
- ğŸ”¬ Research interests: Time-Triggered NoC, energy-efficient multi-core architectures, adaptive frequency scaling  

### ğŸ“š Publications & Profiles

[![ResearchGate](https://img.shields.io/badge/ResearchGate-Profile-00ccbb?logo=researchgate&style=flat-square)](https://www.researchgate.net/profile/Rakotojaona-Nambinina-2)  
[![IEEE Xplore](https://img.shields.io/badge/IEEE-Xplore-ff0000?logo=ieee&style=flat-square)](https://ieeexplore.ieee.org/author/37089203424)

### ğŸŒ Connect & Explore

[![GitHub Repo](https://img.shields.io/badge/GitHub-FreeVHDL-181717?logo=github&style=flat-square)](https://github.com/FPGA-Mada/freevhdl)

> *â€œDesigning energy-aware, safety-critical systems â€” where hardware meets real-time precision.â€*
