# Verilog
Projects and assignments written in Verilog
These programs were written in the Fall 2017 semester
Each Verilog program includes a testbench or constraint file
