

================================================================
== Vitis HLS Report for 'kernel_prueba'
================================================================
* Date:           Mon Apr  3 19:04:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12440|    12440|  0.124 ms|  0.124 ms|  12441|  12441|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_kernel_prueba_Pipeline_1_fu_97                 |kernel_prueba_Pipeline_1                |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
        |grp_kernel_prueba_Pipeline_VITIS_LOOP_54_1_fu_105  |kernel_prueba_Pipeline_VITIS_LOOP_54_1  |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        |grp_kernel_prueba_Pipeline_3_fu_111                |kernel_prueba_Pipeline_3                |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      -|     6351|     9032|     0|
|Memory               |       32|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      986|     -|
|Register             |        -|      -|      273|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       32|      0|     6624|    10018|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      0|       ~0|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   182|   296|    0|
    |grp_kernel_prueba_Pipeline_1_fu_97                 |kernel_prueba_Pipeline_1                |        0|   0|  1040|   117|    0|
    |grp_kernel_prueba_Pipeline_3_fu_111                |kernel_prueba_Pipeline_3                |        0|   0|   533|   509|    0|
    |grp_kernel_prueba_Pipeline_VITIS_LOOP_54_1_fu_105  |kernel_prueba_Pipeline_VITIS_LOOP_54_1  |        0|   0|    29|   109|    0|
    |m00_axi_m_axi_U                                    |m00_axi_m_axi                           |        0|   0|  4567|  8001|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        0|   0|  6351|  9032|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m00_axi_input_buffer_U   |m00_axi_input_buffer_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |m00_axi_output_buffer_U  |m00_axi_input_buffer_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    +-------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                    |       32|  0|   0|    0| 16384|   64|     2|       524288|
    +-------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  769|        146|    1|        146|
    |m00_axi_ARADDR                  |   14|          3|   64|        192|
    |m00_axi_ARLEN                   |   14|          3|   32|         96|
    |m00_axi_ARVALID                 |   14|          3|    1|          3|
    |m00_axi_AWADDR                  |   14|          3|   64|        192|
    |m00_axi_AWLEN                   |   14|          3|   32|         96|
    |m00_axi_AWVALID                 |   14|          3|    1|          3|
    |m00_axi_BREADY                  |   14|          3|    1|          3|
    |m00_axi_RREADY                  |    9|          2|    1|          2|
    |m00_axi_WVALID                  |    9|          2|    1|          2|
    |m00_axi_blk_n_AR                |    9|          2|    1|          2|
    |m00_axi_blk_n_AW                |    9|          2|    1|          2|
    |m00_axi_blk_n_B                 |    9|          2|    1|          2|
    |m00_axi_input_buffer_address0   |   14|          3|   13|         39|
    |m00_axi_input_buffer_ce0        |   14|          3|    1|          3|
    |m00_axi_input_buffer_we0        |    9|          2|    1|          2|
    |m00_axi_output_buffer_address0  |   14|          3|   13|         39|
    |m00_axi_output_buffer_ce0       |   14|          3|    1|          3|
    |m00_axi_output_buffer_we0       |    9|          2|    1|          2|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  986|        193|  231|        829|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                       |  145|   0|  145|          0|
    |ap_rst_n_inv                                                    |    1|   0|    1|          0|
    |ap_rst_reg_1                                                    |    1|   0|    1|          0|
    |ap_rst_reg_2                                                    |    1|   0|    1|          0|
    |grp_kernel_prueba_Pipeline_1_fu_97_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_prueba_Pipeline_3_fu_111_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_prueba_Pipeline_VITIS_LOOP_54_1_fu_105_ap_start_reg  |    1|   0|    1|          0|
    |m00_axi_addr_reg_146                                            |   64|   0|   64|          0|
    |trunc_ln_reg_139                                                |   58|   0|   58|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  273|   0|  273|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|        control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  kernel_prueba|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  kernel_prueba|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  kernel_prueba|  return value|
|m_axi_m00_axi_AWVALID   |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWREADY   |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWADDR    |  out|   64|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWID      |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWLEN     |  out|    8|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWSIZE    |  out|    3|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWBURST   |  out|    2|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWLOCK    |  out|    2|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWCACHE   |  out|    4|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWPROT    |  out|    3|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWQOS     |  out|    4|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWREGION  |  out|    4|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_AWUSER    |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_WVALID    |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_WREADY    |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_WDATA     |  out|  512|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_WSTRB     |  out|   64|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_WLAST     |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_WID       |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_WUSER     |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARVALID   |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARREADY   |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARADDR    |  out|   64|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARID      |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARLEN     |  out|    8|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARSIZE    |  out|    3|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARBURST   |  out|    2|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARLOCK    |  out|    2|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARCACHE   |  out|    4|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARPROT    |  out|    3|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARQOS     |  out|    4|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARREGION  |  out|    4|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_ARUSER    |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_RVALID    |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_RREADY    |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_RDATA     |   in|  512|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_RLAST     |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_RID       |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_RUSER     |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_RRESP     |   in|    2|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_BVALID    |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_BREADY    |  out|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_BRESP     |   in|    2|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_BID       |   in|    1|       m_axi|        m00_axi|       pointer|
|m_axi_m00_axi_BUSER     |   in|    1|       m_axi|        m00_axi|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

