{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598981791873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598981791883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 01 14:36:31 2020 " "Processing started: Tue Sep 01 14:36:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598981791883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981791883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort " "Command: quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981791883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598981792825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598981792825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/utils/ram_2_port_gen/ram_2_port_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file files/utils/ram_2_port_gen/ram_2_port_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_port_gen " "Found entity 1: RAM_2_port_gen" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981802638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981802638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/utils/strobe_relative.v 1 1 " "Found 1 design units, including 1 entities, in source file files/utils/strobe_relative.v" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_relative " "Found entity 1: strobe_relative" {  } { { "files/utils/strobe_relative.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/strobe_relative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981802640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981802640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "heapsort.v(156) " "Verilog HDL information at heapsort.v(156): always construct contains both blocking and non-blocking assignments" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 156 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598981802643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heapsort.v 1 1 " "Found 1 design units, including 1 entities, in source file heapsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 heapsort " "Found entity 1: heapsort" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981802644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981802644 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sorting_node.v(66) " "Verilog HDL information at sorting_node.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598981802647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sorting_node/sorting_node.v 1 1 " "Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorting_node " "Found entity 1: sorting_node" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981802647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981802647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value.v 2 2 " "Found 2 design units, including 2 entities, in source file absolute_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_value_altfp_abs_t0a " "Found entity 1: absolute_value_altfp_abs_t0a" {  } { { "absolute_value.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/absolute_value.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981802677 ""} { "Info" "ISGN_ENTITY_NAME" "2 absolute_value " "Found entity 2: absolute_value" {  } { { "absolute_value.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/absolute_value.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981802677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981802677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_in.v 2 2 " "Found 2 design units, including 2 entities, in source file compare_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_in_altfp_compare_88b " "Found entity 1: compare_in_altfp_compare_88b" {  } { { "compare_in.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/compare_in.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981802706 ""} { "Info" "ISGN_ENTITY_NAME" "2 compare_in " "Found entity 2: compare_in" {  } { { "compare_in.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/compare_in.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981802706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981802706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "heapsort " "Elaborating entity \"heapsort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598981802872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "median heapsort.v(14) " "Verilog HDL or VHDL warning at heapsort.v(14): object \"median\" assigned a value but never read" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981802873 "|heapsort"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_in_1_reg heapsort.v(205) " "Verilog HDL or VHDL warning at heapsort.v(205): object \"update_in_1_reg\" assigned a value but never read" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981802873 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(131) " "Verilog HDL assignment warning at heapsort.v(131): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981802874 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(233) " "Verilog HDL assignment warning at heapsort.v(233): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981802875 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(235) " "Verilog HDL assignment warning at heapsort.v(235): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981802875 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(236) " "Verilog HDL assignment warning at heapsort.v(236): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981802875 "|heapsort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_relative strobe_relative:fs_stb_rise " "Elaborating entity \"strobe_relative\" for hierarchy \"strobe_relative:fs_stb_rise\"" {  } { { "heapsort.v" "fs_stb_rise" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981802907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_1 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_1\"" {  } { { "heapsort.v" "RAM_LEVEL_1" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981802914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_1\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981802989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_1\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981802991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1 " "Parameter \"numwords_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981802991 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598981802991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7h2 " "Found entity 1: altsyncram_q7h2" {  } { { "db/altsyncram_q7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_q7h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981803050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7h2 RAM_2_port_gen:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_q7h2:auto_generated " "Elaborating entity \"altsyncram_q7h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_q7h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_1 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_1\"" {  } { { "heapsort.v" "sorting_node_1" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(54) " "Verilog HDL or VHDL warning at sorting_node.v(54): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(58) " "Verilog HDL or VHDL warning at sorting_node.v(58): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(105) " "Verilog HDL assignment warning at sorting_node.v(105): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(147) " "Verilog HDL assignment warning at sorting_node.v(147): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sorting_node.v(172) " "Verilog HDL assignment warning at sorting_node.v(172): truncated value with size 2 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(184) " "Verilog HDL assignment warning at sorting_node.v(184): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(199) " "Verilog HDL assignment warning at sorting_node.v(199): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(219) " "Verilog HDL assignment warning at sorting_node.v(219): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(229) " "Verilog HDL assignment warning at sorting_node.v(229): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803060 "|heapsort|sorting_node:sorting_node_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_2 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2\"" {  } { { "heapsort.v" "RAM_LEVEL_2" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803082 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598981803082 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 2 memory words in side A specified but total number of address lines is 2 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 2 memory words in side A specified but total number of address lines is 2" {  } { { "db/altsyncram_u7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_u7h2.tdf" 1175 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803137 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 2 memory words in side B specified but total number of address lines is 2 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 2 memory words in side B specified but total number of address lines is 2" {  } { { "db/altsyncram_u7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_u7h2.tdf" 1178 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u7h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7h2 " "Found entity 1: altsyncram_u7h2" {  } { { "db/altsyncram_u7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_u7h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981803137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u7h2 RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\|altsyncram_u7h2:auto_generated " "Elaborating entity \"altsyncram_u7h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\|altsyncram_u7h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_2 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_2\"" {  } { { "heapsort.v" "sorting_node_2" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(54) " "Verilog HDL or VHDL warning at sorting_node.v(54): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(58) " "Verilog HDL or VHDL warning at sorting_node.v(58): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(105) " "Verilog HDL assignment warning at sorting_node.v(105): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(147) " "Verilog HDL assignment warning at sorting_node.v(147): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sorting_node.v(172) " "Verilog HDL assignment warning at sorting_node.v(172): truncated value with size 3 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(184) " "Verilog HDL assignment warning at sorting_node.v(184): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(199) " "Verilog HDL assignment warning at sorting_node.v(199): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(219) " "Verilog HDL assignment warning at sorting_node.v(219): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(229) " "Verilog HDL assignment warning at sorting_node.v(229): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803144 "|heapsort|sorting_node:sorting_node_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_3 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_3\"" {  } { { "heapsort.v" "RAM_LEVEL_3" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803163 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598981803163 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4 memory words in side A specified but total number of address lines is 3 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4 memory words in side A specified but total number of address lines is 3" {  } { { "db/altsyncram_48h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_48h2.tdf" 1175 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803221 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4 memory words in side B specified but total number of address lines is 3 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4 memory words in side B specified but total number of address lines is 3" {  } { { "db/altsyncram_48h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_48h2.tdf" 1178 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_48h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_48h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_48h2 " "Found entity 1: altsyncram_48h2" {  } { { "db/altsyncram_48h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_48h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981803222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_48h2 RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\|altsyncram_48h2:auto_generated " "Elaborating entity \"altsyncram_48h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\|altsyncram_48h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_3 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_3\"" {  } { { "heapsort.v" "sorting_node_3" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(54) " "Verilog HDL or VHDL warning at sorting_node.v(54): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(58) " "Verilog HDL or VHDL warning at sorting_node.v(58): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(105) " "Verilog HDL assignment warning at sorting_node.v(105): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(147) " "Verilog HDL assignment warning at sorting_node.v(147): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sorting_node.v(172) " "Verilog HDL assignment warning at sorting_node.v(172): truncated value with size 4 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(184) " "Verilog HDL assignment warning at sorting_node.v(184): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(199) " "Verilog HDL assignment warning at sorting_node.v(199): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(219) " "Verilog HDL assignment warning at sorting_node.v(219): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(229) " "Verilog HDL assignment warning at sorting_node.v(229): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803228 "|heapsort|sorting_node:sorting_node_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_4 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4\"" {  } { { "heapsort.v" "RAM_LEVEL_4" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803248 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598981803248 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 8 memory words in side A specified but total number of address lines is 4 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 8 memory words in side A specified but total number of address lines is 4" {  } { { "db/altsyncram_e8h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_e8h2.tdf" 1175 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803305 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 8 memory words in side B specified but total number of address lines is 4 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 8 memory words in side B specified but total number of address lines is 4" {  } { { "db/altsyncram_e8h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_e8h2.tdf" 1178 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8h2 " "Found entity 1: altsyncram_e8h2" {  } { { "db/altsyncram_e8h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_e8h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981803306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8h2 RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\|altsyncram_e8h2:auto_generated " "Elaborating entity \"altsyncram_e8h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\|altsyncram_e8h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_4 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_4\"" {  } { { "heapsort.v" "sorting_node_4" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(54) " "Verilog HDL or VHDL warning at sorting_node.v(54): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(58) " "Verilog HDL or VHDL warning at sorting_node.v(58): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(105) " "Verilog HDL assignment warning at sorting_node.v(105): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(147) " "Verilog HDL assignment warning at sorting_node.v(147): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 sorting_node.v(172) " "Verilog HDL assignment warning at sorting_node.v(172): truncated value with size 5 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(184) " "Verilog HDL assignment warning at sorting_node.v(184): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(199) " "Verilog HDL assignment warning at sorting_node.v(199): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(219) " "Verilog HDL assignment warning at sorting_node.v(219): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(229) " "Verilog HDL assignment warning at sorting_node.v(229): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598981803313 "|heapsort|sorting_node:sorting_node_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_5 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5\"" {  } { { "heapsort.v" "RAM_LEVEL_5" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598981803334 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598981803334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abh2 " "Found entity 1: altsyncram_abh2" {  } { { "db/altsyncram_abh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_abh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598981803393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981803393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abh2 RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\|altsyncram_abh2:auto_generated " "Elaborating entity \"altsyncram_abh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\|altsyncram_abh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981803394 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598981804653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598981805117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598981805838 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/output_files/heapsort.map.smsg " "Generated suppressed messages file D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/output_files/heapsort.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981805939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598981806080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598981806080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1612 " "Implemented 1612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598981806196 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598981806196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1384 " "Implemented 1384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598981806196 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598981806196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598981806196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598981806217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 01 14:36:46 2020 " "Processing ended: Tue Sep 01 14:36:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598981806217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598981806217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598981806217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598981806217 ""}
