\doxysubsubsection{Peripheral\+\_\+memory\+\_\+map}
\hypertarget{group__Peripheral__memory__map}{}\label{group__Peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~0x22000000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~0x42000000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{BKPSRAM\+\_\+\+BB\+\_\+\+BASE}}~0x42480000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{FLASH\+\_\+\+END}}~0x0807\+FFFFUL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{FLASH\+\_\+\+OTP\+\_\+\+BASE}}~0x1\+FFF7800\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{FLASH\+\_\+\+OTP\+\_\+\+END}}~0x1\+FFF7\+A0\+FUL
\item 
\Hypertarget{group__Peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group__Peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\#define {\bfseries SRAM\+\_\+\+BASE}~\mbox{\hyperlink{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~\mbox{\hyperlink{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\Hypertarget{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}\label{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb} 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\Hypertarget{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}\label{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb} 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}\label{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4} 
\#define {\bfseries AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\label{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5} 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}\label{group__Peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a} 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}\label{group__Peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d} 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}\label{group__Peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e} 
\#define {\bfseries TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022}\label{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022} 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}\label{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62} 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}\label{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55} 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}\label{group__Peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9} 
\#define {\bfseries I2\+S2ext\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}\label{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86} 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}\label{group__Peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162} 
\#define {\bfseries SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}\label{group__Peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263} 
\#define {\bfseries I2\+S3ext\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}\label{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090} 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}\label{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3} 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}\label{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d} 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\#define {\bfseries I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}\label{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a} 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}\label{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d} 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}\label{group__Peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb} 
\#define {\bfseries USART6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}\label{group__Peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91} 
\#define {\bfseries ADC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}\label{group__Peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0} 
\#define {\bfseries ADC1\+\_\+\+COMMON\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2300\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}\label{group__Peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6} 
\#define {\bfseries ADC\+\_\+\+BASE}~ADC1\+\_\+\+COMMON\+\_\+\+BASE
\item 
\Hypertarget{group__Peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}\label{group__Peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52} 
\#define {\bfseries SDIO\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d} 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}\label{group__Peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708} 
\#define {\bfseries SPI4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}\label{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d} 
\#define {\bfseries SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}\label{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061} 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga92ae902be7902560939223dd765ece08}\label{group__Peripheral__memory__map_ga92ae902be7902560939223dd765ece08} 
\#define {\bfseries TIM9\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}\label{group__Peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a} 
\#define {\bfseries TIM10\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}\label{group__Peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d} 
\#define {\bfseries TIM11\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}\label{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa} 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}\label{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68} 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}\label{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f} 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}\label{group__Peripheral__memory__map_ga1a93ab27129f04064089616910c296ec} 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}\label{group__Peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d} 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608}\label{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608} 
\#define {\bfseries GPIOH\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}\label{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e} 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}\label{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d} 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group__Peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\#define {\bfseries FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}\label{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72} 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}\label{group__Peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95} 
\#define {\bfseries DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x010\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}\label{group__Peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2} 
\#define {\bfseries DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x028\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}\label{group__Peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d} 
\#define {\bfseries DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x040\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}\label{group__Peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127} 
\#define {\bfseries DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x058\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}\label{group__Peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b} 
\#define {\bfseries DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x070\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}\label{group__Peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654} 
\#define {\bfseries DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x088\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}\label{group__Peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125} 
\#define {\bfseries DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+A0\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}\label{group__Peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7} 
\#define {\bfseries DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+B8\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}\label{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64} 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}\label{group__Peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d} 
\#define {\bfseries DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x010\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}\label{group__Peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1} 
\#define {\bfseries DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x028\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}\label{group__Peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a} 
\#define {\bfseries DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x040\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}\label{group__Peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17} 
\#define {\bfseries DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x058\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}\label{group__Peripheral__memory__map_gad1e67740e6301233473f64638145dd1f} 
\#define {\bfseries DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x070\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}\label{group__Peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af} 
\#define {\bfseries DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x088\+UL)
\item 
\Hypertarget{group__Peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}\label{group__Peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6} 
\#define {\bfseries DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x0\+B8\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~0x\+E0042000\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}\label{group__Peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}~0x50000000\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}\label{group__Peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~0x000\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}\label{group__Peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~0x800\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_gad8f69041452615aeb3948600e3882246}\label{group__Peripheral__memory__map_gad8f69041452615aeb3948600e3882246} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x900\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}\label{group__Peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x\+B00\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}\label{group__Peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~0x20\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}\label{group__Peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~0x400\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}\label{group__Peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~0x440\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}\label{group__Peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~0x500\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}\label{group__Peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~0x20\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}\label{group__Peripheral__memory__map_gaa9766975aca084c257730879568bc7cf} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~0x\+E00\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_gace340350802904868673f0e839c4fa04}\label{group__Peripheral__memory__map_gace340350802904868673f0e839c4fa04} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~0x1000\+UL
\item 
\Hypertarget{group__Peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}\label{group__Peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~0x1\+FFF7\+A10\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~0x1\+FFF7\+A22\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~0x1\+FFF7\+BF0\+UL
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000\+UL)}

APB1 peripherals \Hypertarget{group__Peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}\label{group__Peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}}
\index{BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{BKPSRAM\_BB\_BASE}{BKPSRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BB\+\_\+\+BASE~0x42480000\+UL}

Backup SRAM(4 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~0x\+E0042000\+UL}

USB registers base address \Hypertarget{group__Peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}\label{group__Peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}}
\index{DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7\_BASE}{DMA2\_Stream7\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream7\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0\+B8\+UL)}

Debug MCU registers base address \Hypertarget{group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~0x08000000\+UL}

FLASH(up to 1 MB) base address in the alias region ~\newline
 \Hypertarget{group__Peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}\label{group__Peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_END@{FLASH\_END}}
\index{FLASH\_END@{FLASH\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_END}{FLASH\_END}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+END~0x0807\+FFFFUL}

FLASH end address ~\newline
 \Hypertarget{group__Peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}\label{group__Peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}}
\index{FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_OTP\_BASE}{FLASH\_OTP\_BASE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OTP\+\_\+\+BASE~0x1\+FFF7800\+UL}

Base address of \+: (up to 528 Bytes) embedded FLASH OTP Area ~\newline
 \Hypertarget{group__Peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}\label{group__Peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_END@{FLASH\_OTP\_END}}
\index{FLASH\_OTP\_END@{FLASH\_OTP\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_OTP\_END}{FLASH\_OTP\_END}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OTP\+\_\+\+END~0x1\+FFF7\+A0\+FUL}

End address of \+: (up to 528 Bytes) embedded FLASH OTP Area ~\newline
 \Hypertarget{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}\label{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASHSIZE\_BASE}{FLASHSIZE\_BASE}}
{\footnotesize\ttfamily \#define FLASHSIZE\+\_\+\+BASE~0x1\+FFF7\+A22\+UL}

FLASH Size register base address ~\newline
 \Hypertarget{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}\label{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PACKAGE\_BASE}{PACKAGE\_BASE}}
{\footnotesize\ttfamily \#define PACKAGE\+\_\+\+BASE~0x1\+FFF7\+BF0\+UL}

Package size register base address ~\newline
 \Hypertarget{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~0x40000000\+UL}

Peripheral base address in the alias region ~\newline
 \Hypertarget{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~0x42000000\+UL}

Peripheral base address in the bit-\/band region ~\newline
 \Hypertarget{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}\label{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PWR\_BASE}{PWR\_BASE}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)}

APB2 peripherals \Hypertarget{group__Peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}\label{group__Peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI5\_BASE@{SPI5\_BASE}}
\index{SPI5\_BASE@{SPI5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SPI5\_BASE}{SPI5\_BASE}}
{\footnotesize\ttfamily \#define SPI5\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x5000\+UL)}

AHB1 peripherals \Hypertarget{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}\label{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BASE~0x20000000\+UL}

SRAM1(128 KB) base address in the alias region ~\newline
 \Hypertarget{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}\label{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_BB\_BASE}{SRAM1\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BB\+\_\+\+BASE~0x22000000\+UL}

SRAM1(128 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group__Peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group__Peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~\mbox{\hyperlink{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}}

Peripheral memory map \Hypertarget{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}\label{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{UID\_BASE}{UID\_BASE}}
{\footnotesize\ttfamily \#define UID\+\_\+\+BASE~0x1\+FFF7\+A10\+UL}

Unique device ID register base address 