
module dmem16(address,clock,data,wren,q);

  input  [11:0] address;
  input  clock;
  input  [15:0] data;
  input  wren;
  output [15:0] q;
  tri1 clock;


endmodule

