
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401118 <.init>:
  401118:	stp	x29, x30, [sp, #-16]!
  40111c:	mov	x29, sp
  401120:	bl	401480 <ferror@plt+0x60>
  401124:	ldp	x29, x30, [sp], #16
  401128:	ret

Disassembly of section .plt:

0000000000401130 <memcpy@plt-0x20>:
  401130:	stp	x16, x30, [sp, #-16]!
  401134:	adrp	x16, 417000 <warn@@Base+0x13a3c>
  401138:	ldr	x17, [x16, #4088]
  40113c:	add	x16, x16, #0xff8
  401140:	br	x17
  401144:	nop
  401148:	nop
  40114c:	nop

0000000000401150 <memcpy@plt>:
  401150:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401154:	ldr	x17, [x16]
  401158:	add	x16, x16, #0x0
  40115c:	br	x17

0000000000401160 <memmove@plt>:
  401160:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16, #8]
  401168:	add	x16, x16, #0x8
  40116c:	br	x17

0000000000401170 <strtoul@plt>:
  401170:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #16]
  401178:	add	x16, x16, #0x10
  40117c:	br	x17

0000000000401180 <strlen@plt>:
  401180:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #24]
  401188:	add	x16, x16, #0x18
  40118c:	br	x17

0000000000401190 <exit@plt>:
  401190:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #32]
  401198:	add	x16, x16, #0x20
  40119c:	br	x17

00000000004011a0 <sbrk@plt>:
  4011a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #40]
  4011a8:	add	x16, x16, #0x28
  4011ac:	br	x17

00000000004011b0 <ftell@plt>:
  4011b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #48]
  4011b8:	add	x16, x16, #0x30
  4011bc:	br	x17

00000000004011c0 <fputc@plt>:
  4011c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #56]
  4011c8:	add	x16, x16, #0x38
  4011cc:	br	x17

00000000004011d0 <snprintf@plt>:
  4011d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #64]
  4011d8:	add	x16, x16, #0x40
  4011dc:	br	x17

00000000004011e0 <fileno@plt>:
  4011e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #72]
  4011e8:	add	x16, x16, #0x48
  4011ec:	br	x17

00000000004011f0 <fclose@plt>:
  4011f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #80]
  4011f8:	add	x16, x16, #0x50
  4011fc:	br	x17

0000000000401200 <fopen@plt>:
  401200:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #88]
  401208:	add	x16, x16, #0x58
  40120c:	br	x17

0000000000401210 <malloc@plt>:
  401210:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #96]
  401218:	add	x16, x16, #0x60
  40121c:	br	x17

0000000000401220 <strncmp@plt>:
  401220:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #104]
  401228:	add	x16, x16, #0x68
  40122c:	br	x17

0000000000401230 <bindtextdomain@plt>:
  401230:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #112]
  401238:	add	x16, x16, #0x70
  40123c:	br	x17

0000000000401240 <__libc_start_main@plt>:
  401240:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #120]
  401248:	add	x16, x16, #0x78
  40124c:	br	x17

0000000000401250 <calloc@plt>:
  401250:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #128]
  401258:	add	x16, x16, #0x80
  40125c:	br	x17

0000000000401260 <strcasecmp@plt>:
  401260:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #136]
  401268:	add	x16, x16, #0x88
  40126c:	br	x17

0000000000401270 <realloc@plt>:
  401270:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #144]
  401278:	add	x16, x16, #0x90
  40127c:	br	x17

0000000000401280 <rewind@plt>:
  401280:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #152]
  401288:	add	x16, x16, #0x98
  40128c:	br	x17

0000000000401290 <getc@plt>:
  401290:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #160]
  401298:	add	x16, x16, #0xa0
  40129c:	br	x17

00000000004012a0 <strdup@plt>:
  4012a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #168]
  4012a8:	add	x16, x16, #0xa8
  4012ac:	br	x17

00000000004012b0 <strerror@plt>:
  4012b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #176]
  4012b8:	add	x16, x16, #0xb0
  4012bc:	br	x17

00000000004012c0 <__gmon_start__@plt>:
  4012c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #184]
  4012c8:	add	x16, x16, #0xb8
  4012cc:	br	x17

00000000004012d0 <fseek@plt>:
  4012d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #192]
  4012d8:	add	x16, x16, #0xc0
  4012dc:	br	x17

00000000004012e0 <abort@plt>:
  4012e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #200]
  4012e8:	add	x16, x16, #0xc8
  4012ec:	br	x17

00000000004012f0 <memcmp@plt>:
  4012f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #208]
  4012f8:	add	x16, x16, #0xd0
  4012fc:	br	x17

0000000000401300 <textdomain@plt>:
  401300:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #216]
  401308:	add	x16, x16, #0xd8
  40130c:	br	x17

0000000000401310 <getopt_long@plt>:
  401310:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #224]
  401318:	add	x16, x16, #0xe0
  40131c:	br	x17

0000000000401320 <strcmp@plt>:
  401320:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #232]
  401328:	add	x16, x16, #0xe8
  40132c:	br	x17

0000000000401330 <mmap@plt>:
  401330:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #240]
  401338:	add	x16, x16, #0xf0
  40133c:	br	x17

0000000000401340 <fread@plt>:
  401340:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #248]
  401348:	add	x16, x16, #0xf8
  40134c:	br	x17

0000000000401350 <free@plt>:
  401350:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #256]
  401358:	add	x16, x16, #0x100
  40135c:	br	x17

0000000000401360 <fwrite@plt>:
  401360:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #264]
  401368:	add	x16, x16, #0x108
  40136c:	br	x17

0000000000401370 <munmap@plt>:
  401370:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #272]
  401378:	add	x16, x16, #0x110
  40137c:	br	x17

0000000000401380 <fflush@plt>:
  401380:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #280]
  401388:	add	x16, x16, #0x118
  40138c:	br	x17

0000000000401390 <__fxstat@plt>:
  401390:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #288]
  401398:	add	x16, x16, #0x120
  40139c:	br	x17

00000000004013a0 <dcgettext@plt>:
  4013a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #296]
  4013a8:	add	x16, x16, #0x128
  4013ac:	br	x17

00000000004013b0 <vfprintf@plt>:
  4013b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #304]
  4013b8:	add	x16, x16, #0x130
  4013bc:	br	x17

00000000004013c0 <printf@plt>:
  4013c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #312]
  4013c8:	add	x16, x16, #0x138
  4013cc:	br	x17

00000000004013d0 <__assert_fail@plt>:
  4013d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #320]
  4013d8:	add	x16, x16, #0x140
  4013dc:	br	x17

00000000004013e0 <__errno_location@plt>:
  4013e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #328]
  4013e8:	add	x16, x16, #0x148
  4013ec:	br	x17

00000000004013f0 <__xstat@plt>:
  4013f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #336]
  4013f8:	add	x16, x16, #0x150
  4013fc:	br	x17

0000000000401400 <fprintf@plt>:
  401400:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #344]
  401408:	add	x16, x16, #0x158
  40140c:	br	x17

0000000000401410 <setlocale@plt>:
  401410:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #352]
  401418:	add	x16, x16, #0x160
  40141c:	br	x17

0000000000401420 <ferror@plt>:
  401420:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #360]
  401428:	add	x16, x16, #0x168
  40142c:	br	x17

Disassembly of section .text:

0000000000401430 <error@@Base-0x1b4c>:
  401430:	mov	x29, #0x0                   	// #0
  401434:	mov	x30, #0x0                   	// #0
  401438:	mov	x5, x0
  40143c:	ldr	x1, [sp]
  401440:	add	x2, sp, #0x8
  401444:	mov	x6, sp
  401448:	movz	x0, #0x0, lsl #48
  40144c:	movk	x0, #0x0, lsl #32
  401450:	movk	x0, #0x40, lsl #16
  401454:	movk	x0, #0x2404
  401458:	movz	x3, #0x0, lsl #48
  40145c:	movk	x3, #0x0, lsl #32
  401460:	movk	x3, #0x40, lsl #16
  401464:	movk	x3, #0x4dd0
  401468:	movz	x4, #0x0, lsl #48
  40146c:	movk	x4, #0x0, lsl #32
  401470:	movk	x4, #0x40, lsl #16
  401474:	movk	x4, #0x4e50
  401478:	bl	401240 <__libc_start_main@plt>
  40147c:	bl	4012e0 <abort@plt>
  401480:	adrp	x0, 417000 <warn@@Base+0x13a3c>
  401484:	ldr	x0, [x0, #4064]
  401488:	cbz	x0, 401490 <ferror@plt+0x70>
  40148c:	b	4012c0 <__gmon_start__@plt>
  401490:	ret
  401494:	nop
  401498:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  40149c:	add	x0, x0, #0x310
  4014a0:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  4014a4:	add	x1, x1, #0x310
  4014a8:	cmp	x1, x0
  4014ac:	b.eq	4014c4 <ferror@plt+0xa4>  // b.none
  4014b0:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4014b4:	ldr	x1, [x1, #3696]
  4014b8:	cbz	x1, 4014c4 <ferror@plt+0xa4>
  4014bc:	mov	x16, x1
  4014c0:	br	x16
  4014c4:	ret
  4014c8:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4014cc:	add	x0, x0, #0x310
  4014d0:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  4014d4:	add	x1, x1, #0x310
  4014d8:	sub	x1, x1, x0
  4014dc:	lsr	x2, x1, #63
  4014e0:	add	x1, x2, x1, asr #3
  4014e4:	cmp	xzr, x1, asr #1
  4014e8:	asr	x1, x1, #1
  4014ec:	b.eq	401504 <ferror@plt+0xe4>  // b.none
  4014f0:	adrp	x2, 404000 <warn@@Base+0xa3c>
  4014f4:	ldr	x2, [x2, #3704]
  4014f8:	cbz	x2, 401504 <ferror@plt+0xe4>
  4014fc:	mov	x16, x2
  401500:	br	x16
  401504:	ret
  401508:	stp	x29, x30, [sp, #-32]!
  40150c:	mov	x29, sp
  401510:	str	x19, [sp, #16]
  401514:	adrp	x19, 418000 <warn@@Base+0x14a3c>
  401518:	ldrb	w0, [x19, #824]
  40151c:	cbnz	w0, 40152c <ferror@plt+0x10c>
  401520:	bl	401498 <ferror@plt+0x78>
  401524:	mov	w0, #0x1                   	// #1
  401528:	strb	w0, [x19, #824]
  40152c:	ldr	x19, [sp, #16]
  401530:	ldp	x29, x30, [sp], #32
  401534:	ret
  401538:	b	4014c8 <ferror@plt+0xa8>
  40153c:	mov	w1, w0
  401540:	cmp	w0, #0x3e
  401544:	b.eq	40157c <ferror@plt+0x15c>  // b.none
  401548:	b.gt	401568 <ferror@plt+0x148>
  40154c:	mov	w0, #0x1                   	// #1
  401550:	cmp	w1, #0x3
  401554:	b.eq	401564 <ferror@plt+0x144>  // b.none
  401558:	cmp	w1, #0x6
  40155c:	mov	w0, #0x3                   	// #3
  401560:	csinc	w0, w0, wzr, ne  // ne = any
  401564:	ret
  401568:	sub	w1, w0, #0xb4
  40156c:	cmp	w1, #0x1
  401570:	cset	w0, hi  // hi = pmore
  401574:	add	w0, w0, #0x2
  401578:	b	401564 <ferror@plt+0x144>
  40157c:	mov	w0, #0x3                   	// #3
  401580:	b	401564 <ferror@plt+0x144>
  401584:	stp	x29, x30, [sp, #-32]!
  401588:	mov	x29, sp
  40158c:	str	x19, [sp, #16]
  401590:	mov	x19, x0
  401594:	adrp	x1, 404000 <warn@@Base+0xa3c>
  401598:	add	x1, x1, #0xe80
  40159c:	bl	401260 <strcasecmp@plt>
  4015a0:	mov	w1, #0x3                   	// #3
  4015a4:	cbz	w0, 401638 <ferror@plt+0x218>
  4015a8:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4015ac:	add	x1, x1, #0xe88
  4015b0:	mov	x0, x19
  4015b4:	bl	401260 <strcasecmp@plt>
  4015b8:	mov	w1, #0x6                   	// #6
  4015bc:	cbz	w0, 401638 <ferror@plt+0x218>
  4015c0:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4015c4:	add	x1, x1, #0xe90
  4015c8:	mov	x0, x19
  4015cc:	bl	401260 <strcasecmp@plt>
  4015d0:	mov	w1, #0xb4                  	// #180
  4015d4:	cbz	w0, 401638 <ferror@plt+0x218>
  4015d8:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4015dc:	add	x1, x1, #0xe98
  4015e0:	mov	x0, x19
  4015e4:	bl	401260 <strcasecmp@plt>
  4015e8:	mov	w1, #0xb5                  	// #181
  4015ec:	cbz	w0, 401638 <ferror@plt+0x218>
  4015f0:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4015f4:	add	x1, x1, #0xea0
  4015f8:	mov	x0, x19
  4015fc:	bl	401260 <strcasecmp@plt>
  401600:	mov	w1, #0x3e                  	// #62
  401604:	cbz	w0, 401638 <ferror@plt+0x218>
  401608:	adrp	x1, 404000 <warn@@Base+0xa3c>
  40160c:	add	x1, x1, #0xea8
  401610:	mov	x0, x19
  401614:	bl	401260 <strcasecmp@plt>
  401618:	mov	w1, #0x3e                  	// #62
  40161c:	cbz	w0, 401638 <ferror@plt+0x218>
  401620:	adrp	x1, 404000 <warn@@Base+0xa3c>
  401624:	add	x1, x1, #0xeb0
  401628:	mov	x0, x19
  40162c:	bl	401260 <strcasecmp@plt>
  401630:	mov	w1, w0
  401634:	cbnz	w0, 401648 <ferror@plt+0x228>
  401638:	mov	w0, w1
  40163c:	ldr	x19, [sp, #16]
  401640:	ldp	x29, x30, [sp], #32
  401644:	ret
  401648:	mov	w2, #0x5                   	// #5
  40164c:	adrp	x1, 404000 <warn@@Base+0xa3c>
  401650:	add	x1, x1, #0xeb8
  401654:	mov	x0, #0x0                   	// #0
  401658:	bl	4013a0 <dcgettext@plt>
  40165c:	mov	x1, x19
  401660:	bl	402f7c <error@@Base>
  401664:	mov	w1, #0xffffffff            	// #-1
  401668:	b	401638 <ferror@plt+0x218>
  40166c:	stp	x29, x30, [sp, #-32]!
  401670:	mov	x29, sp
  401674:	str	x19, [sp, #16]
  401678:	mov	x19, x0
  40167c:	adrp	x1, 404000 <warn@@Base+0xa3c>
  401680:	add	x1, x1, #0xed8
  401684:	bl	401260 <strcasecmp@plt>
  401688:	mov	w1, #0x1                   	// #1
  40168c:	cbz	w0, 4016d8 <ferror@plt+0x2b8>
  401690:	adrp	x1, 404000 <warn@@Base+0xa3c>
  401694:	add	x1, x1, #0xee0
  401698:	mov	x0, x19
  40169c:	bl	401260 <strcasecmp@plt>
  4016a0:	mov	w1, #0x2                   	// #2
  4016a4:	cbz	w0, 4016d8 <ferror@plt+0x2b8>
  4016a8:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4016ac:	add	x1, x1, #0xee8
  4016b0:	mov	x0, x19
  4016b4:	bl	401260 <strcasecmp@plt>
  4016b8:	mov	w1, #0x3                   	// #3
  4016bc:	cbz	w0, 4016d8 <ferror@plt+0x2b8>
  4016c0:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4016c4:	add	x1, x1, #0xeb0
  4016c8:	mov	x0, x19
  4016cc:	bl	401260 <strcasecmp@plt>
  4016d0:	mov	w1, w0
  4016d4:	cbnz	w0, 4016e8 <ferror@plt+0x2c8>
  4016d8:	mov	w0, w1
  4016dc:	ldr	x19, [sp, #16]
  4016e0:	ldp	x29, x30, [sp], #32
  4016e4:	ret
  4016e8:	mov	w2, #0x5                   	// #5
  4016ec:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4016f0:	add	x1, x1, #0xef0
  4016f4:	mov	x0, #0x0                   	// #0
  4016f8:	bl	4013a0 <dcgettext@plt>
  4016fc:	mov	x1, x19
  401700:	bl	402f7c <error@@Base>
  401704:	mov	w1, #0xffffffff            	// #-1
  401708:	b	4016d8 <ferror@plt+0x2b8>
  40170c:	stp	x29, x30, [sp, #-48]!
  401710:	mov	x29, sp
  401714:	stp	x19, x20, [sp, #16]
  401718:	str	x21, [sp, #32]
  40171c:	mov	x21, x0
  401720:	adrp	x19, 405000 <warn@@Base+0x1a3c>
  401724:	add	x19, x19, #0x7a8
  401728:	mov	w20, #0x0                   	// #0
  40172c:	ldr	x1, [x19, #8]
  401730:	mov	x0, x21
  401734:	bl	401260 <strcasecmp@plt>
  401738:	cbz	w0, 40177c <ferror@plt+0x35c>
  40173c:	add	w20, w20, #0x1
  401740:	add	x19, x19, #0x10
  401744:	cmp	w20, #0x10
  401748:	b.ne	40172c <ferror@plt+0x30c>  // b.any
  40174c:	mov	w2, #0x5                   	// #5
  401750:	adrp	x1, 404000 <warn@@Base+0xa3c>
  401754:	add	x1, x1, #0xf08
  401758:	mov	x0, #0x0                   	// #0
  40175c:	bl	4013a0 <dcgettext@plt>
  401760:	mov	x1, x21
  401764:	bl	402f7c <error@@Base>
  401768:	mov	w0, #0xffffffff            	// #-1
  40176c:	ldp	x19, x20, [sp, #16]
  401770:	ldr	x21, [sp, #32]
  401774:	ldp	x29, x30, [sp], #48
  401778:	ret
  40177c:	ubfiz	x20, x20, #4, #32
  401780:	adrp	x0, 405000 <warn@@Base+0x1a3c>
  401784:	add	x0, x0, #0x7a8
  401788:	ldr	w0, [x0, x20]
  40178c:	b	40176c <ferror@plt+0x34c>
  401790:	stp	x29, x30, [sp, #-32]!
  401794:	mov	x29, sp
  401798:	stp	x19, x20, [sp, #16]
  40179c:	mov	x20, x0
  4017a0:	mov	w19, w1
  4017a4:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4017a8:	add	x1, x1, #0xf20
  4017ac:	bl	401260 <strcasecmp@plt>
  4017b0:	cbz	w0, 4017f0 <ferror@plt+0x3d0>
  4017b4:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4017b8:	add	x1, x1, #0xf28
  4017bc:	mov	x0, x20
  4017c0:	bl	401260 <strcasecmp@plt>
  4017c4:	mov	w1, #0x2                   	// #2
  4017c8:	cbz	w0, 4017f4 <ferror@plt+0x3d4>
  4017cc:	mov	w2, #0x5                   	// #5
  4017d0:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4017d4:	add	x1, x1, #0xf30
  4017d8:	mov	x0, #0x0                   	// #0
  4017dc:	bl	4013a0 <dcgettext@plt>
  4017e0:	mov	x1, x20
  4017e4:	bl	402f7c <error@@Base>
  4017e8:	mov	w0, #0xffffffff            	// #-1
  4017ec:	b	40181c <ferror@plt+0x3fc>
  4017f0:	mov	w1, #0x1                   	// #1
  4017f4:	cbz	w19, 401828 <ferror@plt+0x408>
  4017f8:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4017fc:	add	x3, x0, #0x340
  401800:	ldr	w2, [x0, #832]
  401804:	orr	w2, w2, w1
  401808:	str	w2, [x0, #832]
  40180c:	ldr	w0, [x3, #4]
  401810:	bic	w1, w0, w1
  401814:	str	w1, [x3, #4]
  401818:	mov	w0, #0x0                   	// #0
  40181c:	ldp	x19, x20, [sp, #16]
  401820:	ldp	x29, x30, [sp], #32
  401824:	ret
  401828:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  40182c:	add	x3, x0, #0x340
  401830:	ldr	w2, [x3, #4]
  401834:	orr	w2, w2, w1
  401838:	str	w2, [x3, #4]
  40183c:	ldr	w2, [x0, #832]
  401840:	bic	w1, w2, w1
  401844:	str	w1, [x0, #832]
  401848:	mov	w0, w19
  40184c:	b	40181c <ferror@plt+0x3fc>
  401850:	stp	x29, x30, [sp, #-48]!
  401854:	mov	x29, sp
  401858:	stp	x19, x20, [sp, #16]
  40185c:	str	x21, [sp, #32]
  401860:	mov	x19, x0
  401864:	mov	w20, w1
  401868:	mov	w2, #0x5                   	// #5
  40186c:	adrp	x1, 404000 <warn@@Base+0xa3c>
  401870:	add	x1, x1, #0xf50
  401874:	mov	x0, #0x0                   	// #0
  401878:	bl	4013a0 <dcgettext@plt>
  40187c:	adrp	x21, 418000 <warn@@Base+0x14a3c>
  401880:	ldr	x2, [x21, #384]
  401884:	mov	x1, x0
  401888:	mov	x0, x19
  40188c:	bl	401400 <fprintf@plt>
  401890:	mov	w2, #0x5                   	// #5
  401894:	adrp	x1, 404000 <warn@@Base+0xa3c>
  401898:	add	x1, x1, #0xf78
  40189c:	mov	x0, #0x0                   	// #0
  4018a0:	bl	4013a0 <dcgettext@plt>
  4018a4:	mov	x1, x0
  4018a8:	mov	x0, x19
  4018ac:	bl	401400 <fprintf@plt>
  4018b0:	mov	w2, #0x5                   	// #5
  4018b4:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4018b8:	add	x1, x1, #0xfa0
  4018bc:	mov	x0, #0x0                   	// #0
  4018c0:	bl	4013a0 <dcgettext@plt>
  4018c4:	mov	x1, x0
  4018c8:	mov	x0, x19
  4018cc:	bl	401400 <fprintf@plt>
  4018d0:	mov	w2, #0x5                   	// #5
  4018d4:	adrp	x1, 404000 <warn@@Base+0xa3c>
  4018d8:	add	x1, x1, #0xfb8
  4018dc:	mov	x0, #0x0                   	// #0
  4018e0:	bl	4013a0 <dcgettext@plt>
  4018e4:	mov	x1, x0
  4018e8:	mov	x0, x19
  4018ec:	bl	401400 <fprintf@plt>
  4018f0:	mov	w2, #0x5                   	// #5
  4018f4:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4018f8:	add	x1, x1, #0x130
  4018fc:	mov	x0, #0x0                   	// #0
  401900:	bl	4013a0 <dcgettext@plt>
  401904:	mov	x1, x0
  401908:	mov	x0, x19
  40190c:	bl	401400 <fprintf@plt>
  401910:	mov	w2, #0x5                   	// #5
  401914:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401918:	add	x1, x1, #0x1f0
  40191c:	mov	x0, #0x0                   	// #0
  401920:	bl	4013a0 <dcgettext@plt>
  401924:	ldr	x2, [x21, #384]
  401928:	mov	x1, x0
  40192c:	mov	x0, x19
  401930:	bl	401400 <fprintf@plt>
  401934:	cbz	w20, 401940 <ferror@plt+0x520>
  401938:	mov	w0, w20
  40193c:	bl	401190 <exit@plt>
  401940:	mov	w2, #0x5                   	// #5
  401944:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401948:	add	x1, x1, #0x268
  40194c:	mov	x0, #0x0                   	// #0
  401950:	bl	4013a0 <dcgettext@plt>
  401954:	adrp	x2, 405000 <warn@@Base+0x1a3c>
  401958:	add	x2, x2, #0x280
  40195c:	mov	x1, x0
  401960:	mov	x0, x19
  401964:	bl	401400 <fprintf@plt>
  401968:	b	401938 <ferror@plt+0x518>
  40196c:	stp	x29, x30, [sp, #-64]!
  401970:	mov	x29, sp
  401974:	stp	x19, x20, [sp, #16]
  401978:	stp	x21, x22, [sp, #32]
  40197c:	mov	x21, x0
  401980:	mov	x19, x1
  401984:	mov	x0, x1
  401988:	bl	4011b0 <ftell@plt>
  40198c:	mov	x20, x0
  401990:	mov	x3, x19
  401994:	mov	x2, #0x1                   	// #1
  401998:	mov	x1, #0x10                  	// #16
  40199c:	adrp	x4, 418000 <warn@@Base+0x14a3c>
  4019a0:	add	x4, x4, #0x340
  4019a4:	add	x0, x4, #0x8
  4019a8:	bl	401340 <fread@plt>
  4019ac:	cmp	x0, #0x1
  4019b0:	b.ne	401d14 <ferror@plt+0x8f4>  // b.any
  4019b4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4019b8:	ldr	w1, [x0, #840]
  4019bc:	mov	w0, #0x457f                	// #17791
  4019c0:	movk	w0, #0x464c, lsl #16
  4019c4:	cmp	w1, w0
  4019c8:	b.ne	401d14 <ferror@plt+0x8f4>  // b.any
  4019cc:	stp	x23, x24, [sp, #48]
  4019d0:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4019d4:	ldrb	w0, [x0, #845]
  4019d8:	cmp	w0, #0x2
  4019dc:	b.eq	401cec <ferror@plt+0x8cc>  // b.none
  4019e0:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  4019e4:	adrp	x0, 403000 <error@@Base+0x84>
  4019e8:	add	x0, x0, #0x824
  4019ec:	str	x0, [x1, #1064]
  4019f0:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  4019f4:	adrp	x0, 403000 <error@@Base+0x84>
  4019f8:	add	x0, x0, #0x6a4
  4019fc:	str	x0, [x1, #1072]
  401a00:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401a04:	ldrb	w0, [x0, #844]
  401a08:	cmp	w0, #0x1
  401a0c:	b.ne	401f40 <ferror@plt+0xb20>  // b.any
  401a10:	mov	x3, x19
  401a14:	mov	x2, #0x1                   	// #1
  401a18:	mov	x1, #0x24                  	// #36
  401a1c:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401a20:	add	x0, x0, #0x340
  401a24:	add	x0, x0, #0x70
  401a28:	bl	401340 <fread@plt>
  401a2c:	cmp	x0, #0x1
  401a30:	b.ne	401d10 <ferror@plt+0x8f0>  // b.any
  401a34:	adrp	x22, 418000 <warn@@Base+0x14a3c>
  401a38:	add	x22, x22, #0x340
  401a3c:	adrp	x24, 418000 <warn@@Base+0x14a3c>
  401a40:	ldr	x2, [x24, #1064]
  401a44:	mov	w1, #0x2                   	// #2
  401a48:	add	x0, x22, #0x70
  401a4c:	blr	x2
  401a50:	strh	w0, [x22, #64]
  401a54:	ldr	x2, [x24, #1064]
  401a58:	mov	w1, #0x2                   	// #2
  401a5c:	add	x0, x22, #0x72
  401a60:	blr	x2
  401a64:	strh	w0, [x22, #66]
  401a68:	ldr	x2, [x24, #1064]
  401a6c:	mov	w1, #0x4                   	// #4
  401a70:	add	x0, x22, #0x74
  401a74:	blr	x2
  401a78:	str	x0, [x22, #48]
  401a7c:	ldr	x2, [x24, #1064]
  401a80:	mov	w1, #0x4                   	// #4
  401a84:	add	x0, x22, #0x78
  401a88:	blr	x2
  401a8c:	str	x0, [x22, #24]
  401a90:	ldr	x2, [x24, #1064]
  401a94:	mov	w1, #0x4                   	// #4
  401a98:	add	x0, x22, #0x7c
  401a9c:	blr	x2
  401aa0:	str	x0, [x22, #32]
  401aa4:	ldr	x2, [x24, #1064]
  401aa8:	mov	w1, #0x4                   	// #4
  401aac:	add	x0, x22, #0x80
  401ab0:	blr	x2
  401ab4:	str	x0, [x22, #40]
  401ab8:	ldr	x2, [x24, #1064]
  401abc:	mov	w1, #0x4                   	// #4
  401ac0:	add	x0, x22, #0x84
  401ac4:	blr	x2
  401ac8:	str	x0, [x22, #56]
  401acc:	ldr	x2, [x24, #1064]
  401ad0:	mov	w1, #0x2                   	// #2
  401ad4:	add	x0, x22, #0x88
  401ad8:	blr	x2
  401adc:	str	w0, [x22, #68]
  401ae0:	ldr	x2, [x24, #1064]
  401ae4:	mov	w1, #0x2                   	// #2
  401ae8:	add	x0, x22, #0x8a
  401aec:	blr	x2
  401af0:	str	w0, [x22, #72]
  401af4:	ldr	x2, [x24, #1064]
  401af8:	mov	w1, #0x2                   	// #2
  401afc:	add	x0, x22, #0x8c
  401b00:	blr	x2
  401b04:	str	w0, [x22, #76]
  401b08:	ldr	x2, [x24, #1064]
  401b0c:	mov	w1, #0x2                   	// #2
  401b10:	add	x0, x22, #0x8e
  401b14:	blr	x2
  401b18:	str	w0, [x22, #80]
  401b1c:	ldr	x2, [x24, #1064]
  401b20:	mov	w1, #0x2                   	// #2
  401b24:	add	x0, x22, #0x90
  401b28:	blr	x2
  401b2c:	str	w0, [x22, #84]
  401b30:	ldr	x2, [x24, #1064]
  401b34:	mov	w1, #0x2                   	// #2
  401b38:	add	x0, x22, #0x92
  401b3c:	blr	x2
  401b40:	str	w0, [x22, #88]
  401b44:	ldp	x0, x1, [x22, #8]
  401b48:	stp	x0, x1, [x22, #96]
  401b4c:	mov	w2, #0x0                   	// #0
  401b50:	mov	x1, x20
  401b54:	mov	x0, x19
  401b58:	bl	4012d0 <fseek@plt>
  401b5c:	cbnz	w0, 401d40 <ferror@plt+0x920>
  401b60:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401b64:	ldrb	w0, [x0, #846]
  401b68:	cmp	w0, #0x1
  401b6c:	b.ne	401d60 <ferror@plt+0x940>  // b.any
  401b70:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401b74:	ldrh	w22, [x0, #898]
  401b78:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401b7c:	ldr	w24, [x0, #392]
  401b80:	cmp	w22, w24
  401b84:	b.eq	401f38 <ferror@plt+0xb18>  // b.none
  401b88:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401b8c:	ldrb	w20, [x0, #844]
  401b90:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401b94:	ldr	w0, [x0, #396]
  401b98:	cmn	w0, #0x1
  401b9c:	b.eq	401da4 <ferror@plt+0x984>  // b.none
  401ba0:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401ba4:	ldr	w23, [x0, #396]
  401ba8:	cmp	w23, #0x3
  401bac:	ccmp	w20, w23, #0x4, ne  // ne = any
  401bb0:	b.ne	401db8 <ferror@plt+0x998>  // b.any
  401bb4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401bb8:	ldr	w23, [x0, #400]
  401bbc:	cmp	w23, #0x3
  401bc0:	ccmp	w20, w23, #0x4, ne  // ne = any
  401bc4:	b.ne	401de4 <ferror@plt+0x9c4>  // b.any
  401bc8:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401bcc:	ldr	w23, [x0, #404]
  401bd0:	cmp	w22, w23
  401bd4:	ccmn	w23, #0x1, #0x4, ne  // ne = any
  401bd8:	b.ne	401e10 <ferror@plt+0x9f0>  // b.any
  401bdc:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401be0:	ldrh	w23, [x0, #896]
  401be4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401be8:	ldr	w22, [x0, #408]
  401bec:	cmp	w23, w22
  401bf0:	ccmn	w22, #0x1, #0x4, ne  // ne = any
  401bf4:	b.ne	401e3c <ferror@plt+0xa1c>  // b.any
  401bf8:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401bfc:	ldrb	w23, [x0, #847]
  401c00:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401c04:	ldr	w22, [x0, #412]
  401c08:	cmp	w23, w22
  401c0c:	ccmn	w22, #0x1, #0x4, ne  // ne = any
  401c10:	b.ne	401e68 <ferror@plt+0xa48>  // b.any
  401c14:	cmp	w20, #0x1
  401c18:	b.ne	401e94 <ferror@plt+0xa74>  // b.any
  401c1c:	cmn	w24, #0x1
  401c20:	b.eq	401c44 <ferror@plt+0x824>  // b.none
  401c24:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401c28:	ldr	x3, [x0, #1072]
  401c2c:	mov	w2, #0x2                   	// #2
  401c30:	sxtw	x1, w24
  401c34:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401c38:	add	x0, x0, #0x340
  401c3c:	add	x0, x0, #0x72
  401c40:	blr	x3
  401c44:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401c48:	ldr	w1, [x0, #416]
  401c4c:	cmn	w1, #0x1
  401c50:	b.eq	401c74 <ferror@plt+0x854>  // b.none
  401c54:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401c58:	ldr	x3, [x0, #1072]
  401c5c:	mov	w2, #0x2                   	// #2
  401c60:	sxtw	x1, w1
  401c64:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401c68:	add	x0, x0, #0x340
  401c6c:	add	x0, x0, #0x70
  401c70:	blr	x3
  401c74:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401c78:	ldr	w0, [x0, #420]
  401c7c:	cmn	w0, #0x1
  401c80:	b.eq	401c8c <ferror@plt+0x86c>  // b.none
  401c84:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  401c88:	strb	w0, [x1, #935]
  401c8c:	mov	x3, x19
  401c90:	mov	x2, #0x1                   	// #1
  401c94:	mov	x1, #0x34                  	// #52
  401c98:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401c9c:	add	x0, x0, #0x340
  401ca0:	add	x0, x0, #0x60
  401ca4:	bl	401360 <fwrite@plt>
  401ca8:	cmp	x0, #0x1
  401cac:	cset	w19, eq  // eq = none
  401cb0:	cbnz	w19, 401d8c <ferror@plt+0x96c>
  401cb4:	mov	w2, #0x5                   	// #5
  401cb8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401cbc:	add	x1, x1, #0x3f8
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	bl	4013a0 <dcgettext@plt>
  401cc8:	mov	x20, x0
  401ccc:	bl	4013e0 <__errno_location@plt>
  401cd0:	ldr	w0, [x0]
  401cd4:	bl	4012b0 <strerror@plt>
  401cd8:	mov	x2, x0
  401cdc:	mov	x1, x21
  401ce0:	mov	x0, x20
  401ce4:	bl	402f7c <error@@Base>
  401ce8:	b	401d8c <ferror@plt+0x96c>
  401cec:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  401cf0:	adrp	x0, 403000 <error@@Base+0x84>
  401cf4:	add	x0, x0, #0x5c
  401cf8:	str	x0, [x1, #1064]
  401cfc:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  401d00:	adrp	x0, 403000 <error@@Base+0x84>
  401d04:	add	x0, x0, #0x764
  401d08:	str	x0, [x1, #1072]
  401d0c:	b	401a00 <ferror@plt+0x5e0>
  401d10:	ldp	x23, x24, [sp, #48]
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401d1c:	add	x1, x1, #0x2a8
  401d20:	mov	x0, #0x0                   	// #0
  401d24:	bl	4013a0 <dcgettext@plt>
  401d28:	mov	x1, x21
  401d2c:	bl	402f7c <error@@Base>
  401d30:	mov	w0, #0x1                   	// #1
  401d34:	b	401d94 <ferror@plt+0x974>
  401d38:	ldp	x23, x24, [sp, #48]
  401d3c:	b	401d14 <ferror@plt+0x8f4>
  401d40:	mov	w2, #0x5                   	// #5
  401d44:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401d48:	add	x1, x1, #0x2c8
  401d4c:	mov	x0, #0x0                   	// #0
  401d50:	bl	4013a0 <dcgettext@plt>
  401d54:	mov	x1, x21
  401d58:	bl	402f7c <error@@Base>
  401d5c:	b	401b60 <ferror@plt+0x740>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401d68:	add	x1, x1, #0x2f0
  401d6c:	mov	x0, #0x0                   	// #0
  401d70:	bl	4013a0 <dcgettext@plt>
  401d74:	mov	w3, #0x1                   	// #1
  401d78:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  401d7c:	ldrb	w2, [x1, #846]
  401d80:	mov	x1, x21
  401d84:	bl	402f7c <error@@Base>
  401d88:	mov	w19, #0x0                   	// #0
  401d8c:	eor	w0, w19, #0x1
  401d90:	ldp	x23, x24, [sp, #48]
  401d94:	ldp	x19, x20, [sp, #16]
  401d98:	ldp	x21, x22, [sp, #32]
  401d9c:	ldp	x29, x30, [sp], #64
  401da0:	ret
  401da4:	mov	w0, w22
  401da8:	bl	40153c <ferror@plt+0x11c>
  401dac:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  401db0:	str	w0, [x1, #396]
  401db4:	b	401ba0 <ferror@plt+0x780>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401dc0:	add	x1, x1, #0x320
  401dc4:	mov	x0, #0x0                   	// #0
  401dc8:	bl	4013a0 <dcgettext@plt>
  401dcc:	mov	w3, w23
  401dd0:	mov	w2, w20
  401dd4:	mov	x1, x21
  401dd8:	bl	402f7c <error@@Base>
  401ddc:	mov	w19, #0x0                   	// #0
  401de0:	b	401d8c <ferror@plt+0x96c>
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401dec:	add	x1, x1, #0x350
  401df0:	mov	x0, #0x0                   	// #0
  401df4:	bl	4013a0 <dcgettext@plt>
  401df8:	mov	w3, w23
  401dfc:	mov	w2, w20
  401e00:	mov	x1, x21
  401e04:	bl	402f7c <error@@Base>
  401e08:	mov	w19, #0x0                   	// #0
  401e0c:	b	401d8c <ferror@plt+0x96c>
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401e18:	add	x1, x1, #0x380
  401e1c:	mov	x0, #0x0                   	// #0
  401e20:	bl	4013a0 <dcgettext@plt>
  401e24:	mov	w3, w23
  401e28:	mov	w2, w22
  401e2c:	mov	x1, x21
  401e30:	bl	402f7c <error@@Base>
  401e34:	mov	w19, #0x0                   	// #0
  401e38:	b	401d8c <ferror@plt+0x96c>
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401e44:	add	x1, x1, #0x3a8
  401e48:	mov	x0, #0x0                   	// #0
  401e4c:	bl	4013a0 <dcgettext@plt>
  401e50:	mov	w3, w22
  401e54:	mov	w2, w23
  401e58:	mov	x1, x21
  401e5c:	bl	402f7c <error@@Base>
  401e60:	mov	w19, #0x0                   	// #0
  401e64:	b	401d8c <ferror@plt+0x96c>
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  401e70:	add	x1, x1, #0x3d0
  401e74:	mov	x0, #0x0                   	// #0
  401e78:	bl	4013a0 <dcgettext@plt>
  401e7c:	mov	w3, w22
  401e80:	mov	w2, w23
  401e84:	mov	x1, x21
  401e88:	bl	402f7c <error@@Base>
  401e8c:	mov	w19, #0x0                   	// #0
  401e90:	b	401d8c <ferror@plt+0x96c>
  401e94:	cmp	w20, #0x2
  401e98:	b.ne	401f34 <ferror@plt+0xb14>  // b.any
  401e9c:	cmn	w24, #0x1
  401ea0:	b.eq	401ec4 <ferror@plt+0xaa4>  // b.none
  401ea4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401ea8:	ldr	x3, [x0, #1072]
  401eac:	mov	w2, #0x2                   	// #2
  401eb0:	sxtw	x1, w24
  401eb4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401eb8:	add	x0, x0, #0x340
  401ebc:	add	x0, x0, #0xaa
  401ec0:	blr	x3
  401ec4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401ec8:	ldr	w1, [x0, #416]
  401ecc:	cmn	w1, #0x1
  401ed0:	b.eq	401ef4 <ferror@plt+0xad4>  // b.none
  401ed4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401ed8:	ldr	x3, [x0, #1072]
  401edc:	mov	w2, #0x2                   	// #2
  401ee0:	sxtw	x1, w1
  401ee4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401ee8:	add	x0, x0, #0x340
  401eec:	add	x0, x0, #0xa8
  401ef0:	blr	x3
  401ef4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401ef8:	ldr	w0, [x0, #420]
  401efc:	cmn	w0, #0x1
  401f00:	b.eq	401f0c <ferror@plt+0xaec>  // b.none
  401f04:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  401f08:	strb	w0, [x1, #991]
  401f0c:	mov	x3, x19
  401f10:	mov	x2, #0x1                   	// #1
  401f14:	mov	x1, #0x40                  	// #64
  401f18:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401f1c:	add	x0, x0, #0x340
  401f20:	add	x0, x0, #0x98
  401f24:	bl	401360 <fwrite@plt>
  401f28:	cmp	x0, #0x1
  401f2c:	cset	w19, eq  // eq = none
  401f30:	b	401cb0 <ferror@plt+0x890>
  401f34:	bl	4012e0 <abort@plt>
  401f38:	mov	w19, #0x1                   	// #1
  401f3c:	b	401d8c <ferror@plt+0x96c>
  401f40:	cmp	w0, #0x2
  401f44:	b.ne	402088 <ferror@plt+0xc68>  // b.any
  401f48:	mov	x3, x19
  401f4c:	mov	x2, #0x1                   	// #1
  401f50:	mov	x1, #0x30                  	// #48
  401f54:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  401f58:	add	x0, x0, #0x340
  401f5c:	add	x0, x0, #0xa8
  401f60:	bl	401340 <fread@plt>
  401f64:	cmp	x0, #0x1
  401f68:	b.ne	401d38 <ferror@plt+0x918>  // b.any
  401f6c:	adrp	x22, 418000 <warn@@Base+0x14a3c>
  401f70:	add	x22, x22, #0x340
  401f74:	adrp	x24, 418000 <warn@@Base+0x14a3c>
  401f78:	ldr	x2, [x24, #1064]
  401f7c:	mov	w1, #0x2                   	// #2
  401f80:	add	x0, x22, #0xa8
  401f84:	blr	x2
  401f88:	strh	w0, [x22, #64]
  401f8c:	ldr	x2, [x24, #1064]
  401f90:	mov	w1, #0x2                   	// #2
  401f94:	add	x0, x22, #0xaa
  401f98:	blr	x2
  401f9c:	strh	w0, [x22, #66]
  401fa0:	ldr	x2, [x24, #1064]
  401fa4:	mov	w1, #0x4                   	// #4
  401fa8:	add	x0, x22, #0xac
  401fac:	blr	x2
  401fb0:	str	x0, [x22, #48]
  401fb4:	ldr	x2, [x24, #1064]
  401fb8:	mov	w1, #0x8                   	// #8
  401fbc:	add	x0, x22, #0xb0
  401fc0:	blr	x2
  401fc4:	str	x0, [x22, #24]
  401fc8:	ldr	x2, [x24, #1064]
  401fcc:	mov	w1, #0x8                   	// #8
  401fd0:	add	x0, x22, #0xb8
  401fd4:	blr	x2
  401fd8:	str	x0, [x22, #32]
  401fdc:	ldr	x2, [x24, #1064]
  401fe0:	mov	w1, #0x8                   	// #8
  401fe4:	add	x0, x22, #0xc0
  401fe8:	blr	x2
  401fec:	str	x0, [x22, #40]
  401ff0:	ldr	x2, [x24, #1064]
  401ff4:	mov	w1, #0x4                   	// #4
  401ff8:	add	x0, x22, #0xc8
  401ffc:	blr	x2
  402000:	str	x0, [x22, #56]
  402004:	ldr	x2, [x24, #1064]
  402008:	mov	w1, #0x2                   	// #2
  40200c:	add	x0, x22, #0xcc
  402010:	blr	x2
  402014:	str	w0, [x22, #68]
  402018:	ldr	x2, [x24, #1064]
  40201c:	mov	w1, #0x2                   	// #2
  402020:	add	x0, x22, #0xce
  402024:	blr	x2
  402028:	str	w0, [x22, #72]
  40202c:	ldr	x2, [x24, #1064]
  402030:	mov	w1, #0x2                   	// #2
  402034:	add	x0, x22, #0xd0
  402038:	blr	x2
  40203c:	str	w0, [x22, #76]
  402040:	ldr	x2, [x24, #1064]
  402044:	mov	w1, #0x2                   	// #2
  402048:	add	x0, x22, #0xd2
  40204c:	blr	x2
  402050:	str	w0, [x22, #80]
  402054:	ldr	x2, [x24, #1064]
  402058:	mov	w1, #0x2                   	// #2
  40205c:	add	x0, x22, #0xd4
  402060:	blr	x2
  402064:	str	w0, [x22, #84]
  402068:	ldr	x2, [x24, #1064]
  40206c:	mov	w1, #0x2                   	// #2
  402070:	add	x0, x22, #0xd6
  402074:	blr	x2
  402078:	str	w0, [x22, #88]
  40207c:	ldp	x0, x1, [x22, #8]
  402080:	stp	x0, x1, [x22, #152]
  402084:	b	401b4c <ferror@plt+0x72c>
  402088:	ldp	x23, x24, [sp, #48]
  40208c:	b	401d14 <ferror@plt+0x8f4>
  402090:	stp	x29, x30, [sp, #-400]!
  402094:	mov	x29, sp
  402098:	stp	x19, x20, [sp, #16]
  40209c:	stp	x21, x22, [sp, #32]
  4020a0:	stp	x25, x26, [sp, #64]
  4020a4:	mov	x25, x0
  4020a8:	mov	x20, x1
  4020ac:	mov	w22, w2
  4020b0:	str	xzr, [sp, #248]
  4020b4:	str	xzr, [sp, #256]
  4020b8:	str	xzr, [sp, #272]
  4020bc:	str	xzr, [sp, #280]
  4020c0:	str	xzr, [sp, #296]
  4020c4:	str	xzr, [sp, #96]
  4020c8:	str	xzr, [sp, #104]
  4020cc:	str	xzr, [sp, #120]
  4020d0:	str	xzr, [sp, #128]
  4020d4:	str	xzr, [sp, #144]
  4020d8:	mov	w4, #0x0                   	// #0
  4020dc:	mov	w3, w2
  4020e0:	mov	x2, x1
  4020e4:	mov	x1, x0
  4020e8:	add	x0, sp, #0xf8
  4020ec:	bl	403c24 <warn@@Base+0x660>
  4020f0:	cbnz	w0, 4023bc <ferror@plt+0xf9c>
  4020f4:	stp	x23, x24, [sp, #48]
  4020f8:	str	x27, [sp, #80]
  4020fc:	mov	w21, w0
  402100:	add	x24, sp, #0x150
  402104:	adrp	x23, 405000 <warn@@Base+0x1a3c>
  402108:	add	x23, x23, #0x478
  40210c:	b	4022e8 <ferror@plt+0xec8>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402118:	add	x1, x1, #0x420
  40211c:	mov	x0, #0x0                   	// #0
  402120:	bl	4013a0 <dcgettext@plt>
  402124:	mov	x1, x25
  402128:	bl	402f7c <error@@Base>
  40212c:	mov	w21, #0x1                   	// #1
  402130:	ldp	x23, x24, [sp, #48]
  402134:	ldr	x27, [sp, #80]
  402138:	b	4023dc <ferror@plt+0xfbc>
  40213c:	cbnz	x0, 40214c <ferror@plt+0xd2c>
  402140:	ldp	x23, x24, [sp, #48]
  402144:	ldr	x27, [sp, #80]
  402148:	b	4023c0 <ferror@plt+0xfa0>
  40214c:	mov	w2, #0x5                   	// #5
  402150:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402154:	add	x1, x1, #0x450
  402158:	mov	x0, #0x0                   	// #0
  40215c:	bl	4013a0 <dcgettext@plt>
  402160:	mov	x1, x25
  402164:	bl	402f7c <error@@Base>
  402168:	mov	w21, #0x1                   	// #1
  40216c:	ldp	x23, x24, [sp, #48]
  402170:	ldr	x27, [sp, #80]
  402174:	b	4023c0 <ferror@plt+0xfa0>
  402178:	mov	w2, #0x5                   	// #5
  40217c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402180:	add	x1, x1, #0x480
  402184:	mov	x0, #0x0                   	// #0
  402188:	bl	4013a0 <dcgettext@plt>
  40218c:	ldr	x1, [sp, #248]
  402190:	bl	402f7c <error@@Base>
  402194:	mov	w21, #0x1                   	// #1
  402198:	ldp	x23, x24, [sp, #48]
  40219c:	ldr	x27, [sp, #80]
  4021a0:	b	4023c0 <ferror@plt+0xfa0>
  4021a4:	add	x3, x0, #0x1
  4021a8:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4021ac:	str	x3, [x0, #1048]
  4021b0:	b	402354 <ferror@plt+0xf34>
  4021b4:	mov	w2, #0x5                   	// #5
  4021b8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4021bc:	add	x1, x1, #0x4b0
  4021c0:	mov	x0, #0x0                   	// #0
  4021c4:	bl	4013a0 <dcgettext@plt>
  4021c8:	mov	x1, x25
  4021cc:	bl	402f7c <error@@Base>
  4021d0:	mov	w21, #0x1                   	// #1
  4021d4:	ldp	x23, x24, [sp, #48]
  4021d8:	ldr	x27, [sp, #80]
  4021dc:	b	4023c0 <ferror@plt+0xfa0>
  4021e0:	mov	w2, #0x5                   	// #5
  4021e4:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4021e8:	add	x1, x1, #0x4b0
  4021ec:	mov	x0, #0x0                   	// #0
  4021f0:	bl	4013a0 <dcgettext@plt>
  4021f4:	mov	x1, x25
  4021f8:	bl	402f7c <error@@Base>
  4021fc:	mov	w21, #0x1                   	// #1
  402200:	ldp	x23, x24, [sp, #48]
  402204:	ldr	x27, [sp, #80]
  402208:	b	4023c0 <ferror@plt+0xfa0>
  40220c:	mov	x2, x27
  402210:	mov	x1, x19
  402214:	mov	x0, x25
  402218:	bl	403b08 <warn@@Base+0x544>
  40221c:	mov	x19, x0
  402220:	cbz	x0, 4023f4 <ferror@plt+0xfd4>
  402224:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402228:	add	x1, x1, #0x4d0
  40222c:	bl	401200 <fopen@plt>
  402230:	mov	x27, x0
  402234:	cbz	x0, 40225c <ferror@plt+0xe3c>
  402238:	mov	x1, x0
  40223c:	mov	x0, x26
  402240:	bl	40196c <ferror@plt+0x54c>
  402244:	orr	w21, w21, w0
  402248:	mov	x0, x27
  40224c:	bl	4011f0 <fclose@plt>
  402250:	mov	x0, x19
  402254:	bl	401350 <free@plt>
  402258:	b	4022e0 <ferror@plt+0xec0>
  40225c:	mov	w2, #0x5                   	// #5
  402260:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402264:	add	x1, x1, #0x4d8
  402268:	mov	x0, #0x0                   	// #0
  40226c:	bl	4013a0 <dcgettext@plt>
  402270:	mov	x1, x19
  402274:	bl	402f7c <error@@Base>
  402278:	mov	x0, x19
  40227c:	bl	401350 <free@plt>
  402280:	mov	w21, #0x1                   	// #1
  402284:	ldp	x23, x24, [sp, #48]
  402288:	ldr	x27, [sp, #80]
  40228c:	b	4023c0 <ferror@plt+0xfa0>
  402290:	mov	w2, #0x5                   	// #5
  402294:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402298:	add	x1, x1, #0x500
  40229c:	mov	x0, #0x0                   	// #0
  4022a0:	bl	4013a0 <dcgettext@plt>
  4022a4:	ldr	x1, [sp, #96]
  4022a8:	bl	402f7c <error@@Base>
  4022ac:	mov	w21, #0x1                   	// #1
  4022b0:	ldp	x23, x24, [sp, #48]
  4022b4:	ldr	x27, [sp, #80]
  4022b8:	b	4023c0 <ferror@plt+0xfa0>
  4022bc:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4022c0:	ldr	x1, [x0, #1048]
  4022c4:	ldr	x0, [sp, #320]
  4022c8:	add	x0, x0, x1
  4022cc:	str	x0, [sp, #320]
  4022d0:	mov	x1, x20
  4022d4:	mov	x0, x26
  4022d8:	bl	40196c <ferror@plt+0x54c>
  4022dc:	orr	w21, w21, w0
  4022e0:	mov	x0, x26
  4022e4:	bl	401350 <free@plt>
  4022e8:	mov	w2, #0x0                   	// #0
  4022ec:	ldr	x1, [sp, #320]
  4022f0:	mov	x0, x20
  4022f4:	bl	4012d0 <fseek@plt>
  4022f8:	cbnz	w0, 402110 <ferror@plt+0xcf0>
  4022fc:	mov	x3, x20
  402300:	mov	x2, #0x3c                  	// #60
  402304:	mov	x1, #0x1                   	// #1
  402308:	mov	x0, x24
  40230c:	bl	401340 <fread@plt>
  402310:	cmp	x0, #0x3c
  402314:	b.ne	40213c <ferror@plt+0xd1c>  // b.any
  402318:	mov	x2, #0x2                   	// #2
  40231c:	mov	x1, x23
  402320:	add	x0, sp, #0x18a
  402324:	bl	4012f0 <memcmp@plt>
  402328:	cbnz	w0, 402178 <ferror@plt+0xd58>
  40232c:	ldr	x0, [sp, #320]
  402330:	add	x0, x0, #0x3c
  402334:	str	x0, [sp, #320]
  402338:	mov	w2, #0xa                   	// #10
  40233c:	mov	x1, #0x0                   	// #0
  402340:	add	x0, sp, #0x180
  402344:	bl	401170 <strtoul@plt>
  402348:	tbnz	w0, #0, 4021a4 <ferror@plt+0xd84>
  40234c:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  402350:	str	x0, [x1, #1048]
  402354:	add	x1, sp, #0x60
  402358:	add	x0, sp, #0xf8
  40235c:	bl	404094 <warn@@Base+0xad0>
  402360:	mov	x19, x0
  402364:	cbz	x0, 4021b4 <ferror@plt+0xd94>
  402368:	bl	401180 <strlen@plt>
  40236c:	mov	x27, x0
  402370:	mov	x2, x19
  402374:	add	x1, sp, #0x60
  402378:	add	x0, sp, #0xf8
  40237c:	bl	4042e0 <warn@@Base+0xd1c>
  402380:	mov	x26, x0
  402384:	cbz	x0, 4021e0 <ferror@plt+0xdc0>
  402388:	cbz	w22, 4022bc <ferror@plt+0xe9c>
  40238c:	ldr	x1, [sp, #312]
  402390:	cbz	x1, 40220c <ferror@plt+0xdec>
  402394:	mov	w2, #0x0                   	// #0
  402398:	add	x1, x1, #0x3c
  40239c:	ldr	x0, [sp, #104]
  4023a0:	bl	4012d0 <fseek@plt>
  4023a4:	cbnz	w0, 402290 <ferror@plt+0xe70>
  4023a8:	ldr	x1, [sp, #104]
  4023ac:	mov	x0, x26
  4023b0:	bl	40196c <ferror@plt+0x54c>
  4023b4:	orr	w21, w21, w0
  4023b8:	b	4022e0 <ferror@plt+0xec0>
  4023bc:	mov	w21, #0x1                   	// #1
  4023c0:	ldr	x0, [sp, #104]
  4023c4:	cbz	x0, 4023cc <ferror@plt+0xfac>
  4023c8:	bl	4011f0 <fclose@plt>
  4023cc:	add	x0, sp, #0x60
  4023d0:	bl	403ef8 <warn@@Base+0x934>
  4023d4:	add	x0, sp, #0xf8
  4023d8:	bl	403ef8 <warn@@Base+0x934>
  4023dc:	mov	w0, w21
  4023e0:	ldp	x19, x20, [sp, #16]
  4023e4:	ldp	x21, x22, [sp, #32]
  4023e8:	ldp	x25, x26, [sp, #64]
  4023ec:	ldp	x29, x30, [sp], #400
  4023f0:	ret
  4023f4:	mov	w21, #0x1                   	// #1
  4023f8:	ldp	x23, x24, [sp, #48]
  4023fc:	ldr	x27, [sp, #80]
  402400:	b	4023c0 <ferror@plt+0xfa0>
  402404:	stp	x29, x30, [sp, #-352]!
  402408:	mov	x29, sp
  40240c:	stp	x19, x20, [sp, #16]
  402410:	stp	x21, x22, [sp, #32]
  402414:	stp	x23, x24, [sp, #48]
  402418:	str	w0, [sp, #204]
  40241c:	str	x1, [sp, #192]
  402420:	adrp	x19, 405000 <warn@@Base+0x1a3c>
  402424:	add	x19, x19, #0x5f8
  402428:	mov	x1, x19
  40242c:	mov	w0, #0x5                   	// #5
  402430:	bl	401410 <setlocale@plt>
  402434:	mov	x1, x19
  402438:	mov	w0, #0x0                   	// #0
  40243c:	bl	401410 <setlocale@plt>
  402440:	adrp	x19, 405000 <warn@@Base+0x1a3c>
  402444:	add	x19, x19, #0x540
  402448:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  40244c:	add	x1, x1, #0x528
  402450:	mov	x0, x19
  402454:	bl	401230 <bindtextdomain@plt>
  402458:	mov	x0, x19
  40245c:	bl	401300 <textdomain@plt>
  402460:	add	x1, sp, #0xc0
  402464:	add	x0, sp, #0xcc
  402468:	bl	404848 <warn@@Base+0x1284>
  40246c:	adrp	x19, 418000 <warn@@Base+0x14a3c>
  402470:	add	x19, x19, #0x180
  402474:	add	x21, x19, #0x28
  402478:	adrp	x20, 405000 <warn@@Base+0x1a3c>
  40247c:	add	x20, x20, #0x550
  402480:	adrp	x22, 418000 <warn@@Base+0x14a3c>
  402484:	mov	w23, #0x1                   	// #1
  402488:	b	4024a4 <ferror@plt+0x1084>
  40248c:	cmp	w0, #0x68
  402490:	b.eq	4025f0 <ferror@plt+0x11d0>  // b.none
  402494:	cmp	w0, #0x76
  402498:	b.ne	402608 <ferror@plt+0x11e8>  // b.any
  40249c:	ldr	x0, [x19]
  4024a0:	bl	402f24 <ferror@plt+0x1b04>
  4024a4:	mov	x4, #0x0                   	// #0
  4024a8:	mov	x3, x21
  4024ac:	mov	x2, x20
  4024b0:	ldr	x1, [sp, #192]
  4024b4:	ldr	w0, [sp, #204]
  4024b8:	bl	401310 <getopt_long@plt>
  4024bc:	cmn	w0, #0x1
  4024c0:	b.eq	402620 <ferror@plt+0x1200>  // b.none
  4024c4:	cmp	w0, #0x99
  4024c8:	b.eq	4025a8 <ferror@plt+0x1188>  // b.none
  4024cc:	b.gt	402504 <ferror@plt+0x10e4>
  4024d0:	cmp	w0, #0x96
  4024d4:	b.eq	402558 <ferror@plt+0x1138>  // b.none
  4024d8:	b.le	40248c <ferror@plt+0x106c>
  4024dc:	cmp	w0, #0x97
  4024e0:	b.eq	402580 <ferror@plt+0x1160>  // b.none
  4024e4:	cmp	w0, #0x98
  4024e8:	b.ne	402608 <ferror@plt+0x11e8>  // b.any
  4024ec:	ldr	x0, [x22, #792]
  4024f0:	bl	40166c <ferror@plt+0x24c>
  4024f4:	str	w0, [x19, #24]
  4024f8:	tbz	w0, #31, 4024a4 <ferror@plt+0x1084>
  4024fc:	mov	w22, #0x1                   	// #1
  402500:	b	402efc <ferror@plt+0x1adc>
  402504:	cmp	w0, #0x9c
  402508:	b.eq	4025d8 <ferror@plt+0x11b8>  // b.none
  40250c:	b.le	402530 <ferror@plt+0x1110>
  402510:	cmp	w0, #0x9d
  402514:	b.ne	402608 <ferror@plt+0x11e8>  // b.any
  402518:	mov	w1, #0x0                   	// #0
  40251c:	ldr	x0, [x22, #792]
  402520:	bl	401790 <ferror@plt+0x370>
  402524:	tbz	w0, #31, 4024a4 <ferror@plt+0x1084>
  402528:	mov	w22, #0x1                   	// #1
  40252c:	b	402efc <ferror@plt+0x1adc>
  402530:	cmp	w0, #0x9a
  402534:	b.eq	4025c0 <ferror@plt+0x11a0>  // b.none
  402538:	cmp	w0, #0x9b
  40253c:	b.ne	402608 <ferror@plt+0x11e8>  // b.any
  402540:	ldr	x0, [x22, #792]
  402544:	bl	40170c <ferror@plt+0x2ec>
  402548:	str	w0, [x19, #36]
  40254c:	tbz	w0, #31, 4024a4 <ferror@plt+0x1084>
  402550:	mov	w22, #0x1                   	// #1
  402554:	b	402efc <ferror@plt+0x1adc>
  402558:	ldr	x0, [x22, #792]
  40255c:	bl	401584 <ferror@plt+0x164>
  402560:	str	w0, [x19, #20]
  402564:	tbnz	w0, #31, 402f14 <ferror@plt+0x1af4>
  402568:	bl	40153c <ferror@plt+0x11c>
  40256c:	str	w0, [x19, #12]
  402570:	cmn	w0, #0x1
  402574:	b.ne	4024a4 <ferror@plt+0x1084>  // b.any
  402578:	mov	w22, #0x1                   	// #1
  40257c:	b	402efc <ferror@plt+0x1adc>
  402580:	ldr	x0, [x22, #792]
  402584:	bl	401584 <ferror@plt+0x164>
  402588:	str	w0, [x19, #8]
  40258c:	tbnz	w0, #31, 402f1c <ferror@plt+0x1afc>
  402590:	bl	40153c <ferror@plt+0x11c>
  402594:	str	w0, [x19, #16]
  402598:	cmn	w0, #0x1
  40259c:	b.ne	4024a4 <ferror@plt+0x1084>  // b.any
  4025a0:	mov	w22, #0x1                   	// #1
  4025a4:	b	402efc <ferror@plt+0x1adc>
  4025a8:	ldr	x0, [x22, #792]
  4025ac:	bl	40166c <ferror@plt+0x24c>
  4025b0:	str	w0, [x19, #32]
  4025b4:	tbz	w0, #31, 4024a4 <ferror@plt+0x1084>
  4025b8:	mov	w22, #0x1                   	// #1
  4025bc:	b	402efc <ferror@plt+0x1adc>
  4025c0:	ldr	x0, [x22, #792]
  4025c4:	bl	40170c <ferror@plt+0x2ec>
  4025c8:	str	w0, [x19, #28]
  4025cc:	tbz	w0, #31, 4024a4 <ferror@plt+0x1084>
  4025d0:	mov	w22, #0x1                   	// #1
  4025d4:	b	402efc <ferror@plt+0x1adc>
  4025d8:	mov	w1, w23
  4025dc:	ldr	x0, [x22, #792]
  4025e0:	bl	401790 <ferror@plt+0x370>
  4025e4:	tbz	w0, #31, 4024a4 <ferror@plt+0x1084>
  4025e8:	mov	w22, #0x1                   	// #1
  4025ec:	b	402efc <ferror@plt+0x1adc>
  4025f0:	stp	x25, x26, [sp, #64]
  4025f4:	stp	x27, x28, [sp, #80]
  4025f8:	mov	w1, #0x0                   	// #0
  4025fc:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402600:	ldr	x0, [x0, #808]
  402604:	bl	401850 <ferror@plt+0x430>
  402608:	stp	x25, x26, [sp, #64]
  40260c:	stp	x27, x28, [sp, #80]
  402610:	mov	w1, #0x1                   	// #1
  402614:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402618:	ldr	x0, [x0, #784]
  40261c:	bl	401850 <ferror@plt+0x430>
  402620:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402624:	ldr	w0, [x0, #800]
  402628:	ldr	w2, [sp, #204]
  40262c:	cmp	w0, w2
  402630:	b.eq	402688 <ferror@plt+0x1268>  // b.none
  402634:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  402638:	add	x3, x1, #0x340
  40263c:	ldr	w1, [x1, #832]
  402640:	ldr	w3, [x3, #4]
  402644:	orr	w1, w1, w3
  402648:	cbnz	w1, 402670 <ferror@plt+0x1250>
  40264c:	adrp	x3, 418000 <warn@@Base+0x14a3c>
  402650:	add	x3, x3, #0x180
  402654:	ldr	w1, [x3, #8]
  402658:	ldr	w4, [x3, #32]
  40265c:	and	w1, w1, w4
  402660:	ldr	w3, [x3, #36]
  402664:	and	w1, w1, w3
  402668:	cmn	w1, #0x1
  40266c:	b.eq	402688 <ferror@plt+0x1268>  // b.none
  402670:	mov	w22, #0x0                   	// #0
  402674:	cmp	w0, w2
  402678:	b.ge	402ef8 <ferror@plt+0x1ad8>  // b.tcont
  40267c:	adrp	x23, 418000 <warn@@Base+0x14a3c>
  402680:	add	x23, x23, #0x320
  402684:	b	40273c <ferror@plt+0x131c>
  402688:	stp	x25, x26, [sp, #64]
  40268c:	stp	x27, x28, [sp, #80]
  402690:	mov	w1, #0x1                   	// #1
  402694:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402698:	ldr	x0, [x0, #784]
  40269c:	bl	401850 <ferror@plt+0x430>
  4026a0:	bl	4013e0 <__errno_location@plt>
  4026a4:	mov	x20, x0
  4026a8:	ldr	w0, [x0]
  4026ac:	cmp	w0, #0x2
  4026b0:	b.eq	4026e8 <ferror@plt+0x12c8>  // b.none
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4026bc:	add	x1, x1, #0x570
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	bl	4013a0 <dcgettext@plt>
  4026c8:	mov	x21, x0
  4026cc:	ldr	w0, [x20]
  4026d0:	bl	4012b0 <strerror@plt>
  4026d4:	mov	x2, x0
  4026d8:	mov	x1, x19
  4026dc:	mov	x0, x21
  4026e0:	bl	402f7c <error@@Base>
  4026e4:	b	402724 <ferror@plt+0x1304>
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4026f0:	add	x1, x1, #0x558
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	bl	4013a0 <dcgettext@plt>
  4026fc:	mov	x1, x19
  402700:	bl	402f7c <error@@Base>
  402704:	b	402724 <ferror@plt+0x1304>
  402708:	mov	w2, #0x5                   	// #5
  40270c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402710:	add	x1, x1, #0x5a8
  402714:	mov	x0, #0x0                   	// #0
  402718:	bl	4013a0 <dcgettext@plt>
  40271c:	mov	x1, x19
  402720:	bl	402f7c <error@@Base>
  402724:	mov	w21, #0x1                   	// #1
  402728:	orr	w22, w22, w21
  40272c:	ldr	w0, [x23]
  402730:	ldr	w1, [sp, #204]
  402734:	cmp	w0, w1
  402738:	b.ge	402efc <ferror@plt+0x1adc>  // b.tcont
  40273c:	add	w1, w0, #0x1
  402740:	str	w1, [x23]
  402744:	ldr	x1, [sp, #192]
  402748:	ldr	x19, [x1, w0, sxtw #3]
  40274c:	add	x2, sp, #0xe0
  402750:	mov	x1, x19
  402754:	mov	w0, #0x0                   	// #0
  402758:	bl	4013f0 <__xstat@plt>
  40275c:	tbnz	w0, #31, 4026a0 <ferror@plt+0x1280>
  402760:	ldr	w0, [sp, #240]
  402764:	and	w0, w0, #0xf000
  402768:	cmp	w0, #0x8, lsl #12
  40276c:	b.ne	402708 <ferror@plt+0x12e8>  // b.any
  402770:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402774:	add	x1, x1, #0x4d0
  402778:	mov	x0, x19
  40277c:	bl	401200 <fopen@plt>
  402780:	mov	x20, x0
  402784:	cbz	x0, 4027f4 <ferror@plt+0x13d4>
  402788:	mov	x3, x20
  40278c:	mov	x2, #0x1                   	// #1
  402790:	mov	x1, #0x8                   	// #8
  402794:	add	x0, sp, #0xd8
  402798:	bl	401340 <fread@plt>
  40279c:	cmp	x0, #0x1
  4027a0:	b.ne	402818 <ferror@plt+0x13f8>  // b.any
  4027a4:	mov	x2, #0x8                   	// #8
  4027a8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4027ac:	add	x1, x1, #0x5f0
  4027b0:	add	x0, sp, #0xd8
  4027b4:	bl	4012f0 <memcmp@plt>
  4027b8:	cbz	w0, 402844 <ferror@plt+0x1424>
  4027bc:	mov	x2, #0x8                   	// #8
  4027c0:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4027c4:	add	x1, x1, #0x600
  4027c8:	add	x0, sp, #0xd8
  4027cc:	bl	4012f0 <memcmp@plt>
  4027d0:	cbnz	w0, 40285c <ferror@plt+0x143c>
  4027d4:	mov	w2, #0x1                   	// #1
  4027d8:	mov	x1, x20
  4027dc:	mov	x0, x19
  4027e0:	bl	402090 <ferror@plt+0xc70>
  4027e4:	mov	w21, w0
  4027e8:	mov	x0, x20
  4027ec:	bl	4011f0 <fclose@plt>
  4027f0:	b	402728 <ferror@plt+0x1308>
  4027f4:	mov	w2, #0x5                   	// #5
  4027f8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4027fc:	add	x1, x1, #0x4d8
  402800:	mov	x0, #0x0                   	// #0
  402804:	bl	4013a0 <dcgettext@plt>
  402808:	mov	x1, x19
  40280c:	bl	402f7c <error@@Base>
  402810:	mov	w21, #0x1                   	// #1
  402814:	b	402728 <ferror@plt+0x1308>
  402818:	mov	w2, #0x5                   	// #5
  40281c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402820:	add	x1, x1, #0x5c8
  402824:	mov	x0, #0x0                   	// #0
  402828:	bl	4013a0 <dcgettext@plt>
  40282c:	mov	x1, x19
  402830:	bl	402f7c <error@@Base>
  402834:	mov	x0, x20
  402838:	bl	4011f0 <fclose@plt>
  40283c:	mov	w21, #0x1                   	// #1
  402840:	b	402728 <ferror@plt+0x1308>
  402844:	mov	w2, #0x0                   	// #0
  402848:	mov	x1, x20
  40284c:	mov	x0, x19
  402850:	bl	402090 <ferror@plt+0xc70>
  402854:	mov	w21, w0
  402858:	b	4027e8 <ferror@plt+0x13c8>
  40285c:	mov	x0, x20
  402860:	bl	401280 <rewind@plt>
  402864:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402868:	str	xzr, [x0, #1048]
  40286c:	mov	x1, x20
  402870:	mov	x0, x19
  402874:	bl	40196c <ferror@plt+0x54c>
  402878:	mov	w21, w0
  40287c:	cbnz	w0, 4027e8 <ferror@plt+0x13c8>
  402880:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402884:	ldrh	w0, [x0, #896]
  402888:	sub	w0, w0, #0x2
  40288c:	and	w0, w0, #0xffff
  402890:	cmp	w0, #0x1
  402894:	b.hi	4027e8 <ferror@plt+0x13c8>  // b.pmore
  402898:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  40289c:	add	x1, x0, #0x340
  4028a0:	ldr	w0, [x0, #832]
  4028a4:	ldr	w1, [x1, #4]
  4028a8:	orr	w0, w0, w1
  4028ac:	cbz	w0, 4027e8 <ferror@plt+0x13c8>
  4028b0:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4028b4:	ldrh	w0, [x0, #898]
  4028b8:	cmp	w0, #0x3e
  4028bc:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  4028c0:	b.ne	402a4c <ferror@plt+0x162c>  // b.any
  4028c4:	mov	x0, x20
  4028c8:	bl	4011e0 <fileno@plt>
  4028cc:	add	x2, sp, #0xe0
  4028d0:	mov	w1, w0
  4028d4:	mov	w0, #0x0                   	// #0
  4028d8:	bl	401390 <__fxstat@plt>
  4028dc:	tbnz	w0, #31, 402a6c <ferror@plt+0x164c>
  4028e0:	ldr	x24, [sp, #272]
  4028e4:	mov	x0, x20
  4028e8:	bl	4011e0 <fileno@plt>
  4028ec:	mov	x5, #0x0                   	// #0
  4028f0:	mov	w4, w0
  4028f4:	mov	w3, #0x1                   	// #1
  4028f8:	mov	w2, #0x3                   	// #3
  4028fc:	mov	x1, x24
  402900:	mov	x0, #0x0                   	// #0
  402904:	bl	401330 <mmap@plt>
  402908:	str	x0, [sp, #168]
  40290c:	cmn	x0, #0x1
  402910:	b.eq	402a90 <ferror@plt+0x1670>  // b.none
  402914:	stp	x25, x26, [sp, #64]
  402918:	stp	x27, x28, [sp, #80]
  40291c:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402920:	add	x0, x0, #0x340
  402924:	add	x24, x0, #0x8
  402928:	ldr	w0, [x0, #76]
  40292c:	lsl	x0, x0, #6
  402930:	bl	404cd0 <warn@@Base+0x170c>
  402934:	str	x0, [sp, #136]
  402938:	ldrb	w0, [x24, #4]
  40293c:	cmp	w0, #0x1
  402940:	b.eq	402ab0 <ferror@plt+0x1690>  // b.none
  402944:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402948:	ldr	x0, [x0, #864]
  40294c:	str	x0, [sp, #96]
  402950:	mov	w28, #0x0                   	// #0
  402954:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402958:	add	x0, x0, #0x340
  40295c:	str	x0, [sp, #104]
  402960:	adrp	x26, 418000 <warn@@Base+0x14a3c>
  402964:	mov	w27, #0x8                   	// #8
  402968:	str	x19, [sp, #112]
  40296c:	str	x20, [sp, #120]
  402970:	ldr	x20, [sp, #136]
  402974:	ldr	x0, [sp, #104]
  402978:	ldr	w0, [x0, #76]
  40297c:	cmp	w28, w0
  402980:	b.cs	402bbc <ferror@plt+0x179c>  // b.hs, b.nlast
  402984:	mov	w19, w28
  402988:	mov	x0, #0x38                  	// #56
  40298c:	ldr	x1, [sp, #96]
  402990:	madd	x24, x19, x0, x1
  402994:	ldr	x0, [sp, #168]
  402998:	add	x24, x0, x24
  40299c:	lsl	x25, x19, #6
  4029a0:	add	x19, x20, x19, lsl #6
  4029a4:	ldr	x2, [x26, #1064]
  4029a8:	mov	w1, #0x4                   	// #4
  4029ac:	mov	x0, x24
  4029b0:	blr	x2
  4029b4:	str	x0, [x20, x25]
  4029b8:	ldr	x2, [x26, #1064]
  4029bc:	mov	w1, w27
  4029c0:	add	x0, x24, #0x8
  4029c4:	blr	x2
  4029c8:	str	x0, [x19, #16]
  4029cc:	ldr	x2, [x26, #1064]
  4029d0:	mov	w1, w27
  4029d4:	add	x0, x24, #0x10
  4029d8:	blr	x2
  4029dc:	str	x0, [x19, #24]
  4029e0:	ldr	x2, [x26, #1064]
  4029e4:	mov	w1, w27
  4029e8:	add	x0, x24, #0x18
  4029ec:	blr	x2
  4029f0:	str	x0, [x19, #32]
  4029f4:	ldr	x2, [x26, #1064]
  4029f8:	mov	w1, w27
  4029fc:	add	x0, x24, #0x20
  402a00:	blr	x2
  402a04:	str	x0, [x19, #40]
  402a08:	ldr	x2, [x26, #1064]
  402a0c:	mov	w1, w27
  402a10:	add	x0, x24, #0x28
  402a14:	blr	x2
  402a18:	str	x0, [x19, #48]
  402a1c:	ldr	x2, [x26, #1064]
  402a20:	mov	w1, #0x4                   	// #4
  402a24:	add	x0, x24, #0x4
  402a28:	blr	x2
  402a2c:	str	x0, [x19, #8]
  402a30:	ldr	x2, [x26, #1064]
  402a34:	mov	w1, w27
  402a38:	add	x0, x24, #0x30
  402a3c:	blr	x2
  402a40:	str	x0, [x19, #56]
  402a44:	add	w28, w28, #0x1
  402a48:	b	402974 <ferror@plt+0x1554>
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402a54:	add	x1, x1, #0x610
  402a58:	mov	x0, #0x0                   	// #0
  402a5c:	bl	4013a0 <dcgettext@plt>
  402a60:	mov	x1, x19
  402a64:	bl	402f7c <error@@Base>
  402a68:	b	4027e8 <ferror@plt+0x13c8>
  402a6c:	mov	w2, #0x5                   	// #5
  402a70:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402a74:	add	x1, x1, #0x638
  402a78:	mov	x0, #0x0                   	// #0
  402a7c:	bl	4013a0 <dcgettext@plt>
  402a80:	mov	x1, x19
  402a84:	bl	402f7c <error@@Base>
  402a88:	mov	w21, #0x1                   	// #1
  402a8c:	b	4027e8 <ferror@plt+0x13c8>
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402a98:	add	x1, x1, #0x650
  402a9c:	mov	x0, #0x0                   	// #0
  402aa0:	bl	4013a0 <dcgettext@plt>
  402aa4:	mov	x1, x19
  402aa8:	bl	402f7c <error@@Base>
  402aac:	b	4027e8 <ferror@plt+0x13c8>
  402ab0:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402ab4:	ldr	x0, [x0, #864]
  402ab8:	str	x0, [sp, #96]
  402abc:	mov	w28, #0x0                   	// #0
  402ac0:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402ac4:	add	x0, x0, #0x340
  402ac8:	str	x0, [sp, #104]
  402acc:	adrp	x26, 418000 <warn@@Base+0x14a3c>
  402ad0:	mov	w25, #0x4                   	// #4
  402ad4:	str	x19, [sp, #112]
  402ad8:	b	402ba4 <ferror@plt+0x1784>
  402adc:	ubfiz	x24, x28, #5, #32
  402ae0:	ldr	x0, [sp, #96]
  402ae4:	add	x24, x24, x0
  402ae8:	ldr	x0, [sp, #168]
  402aec:	add	x24, x0, x24
  402af0:	ubfiz	x19, x28, #6, #32
  402af4:	ldr	x0, [sp, #136]
  402af8:	add	x27, x0, x19
  402afc:	ldr	x2, [x26, #1064]
  402b00:	mov	w1, w25
  402b04:	mov	x0, x24
  402b08:	blr	x2
  402b0c:	ldr	x1, [sp, #136]
  402b10:	str	x0, [x1, x19]
  402b14:	ldr	x2, [x26, #1064]
  402b18:	mov	w1, w25
  402b1c:	add	x0, x24, #0x4
  402b20:	blr	x2
  402b24:	str	x0, [x27, #16]
  402b28:	ldr	x2, [x26, #1064]
  402b2c:	mov	w1, w25
  402b30:	add	x0, x24, #0x8
  402b34:	blr	x2
  402b38:	str	x0, [x27, #24]
  402b3c:	ldr	x2, [x26, #1064]
  402b40:	mov	w1, w25
  402b44:	add	x0, x24, #0xc
  402b48:	blr	x2
  402b4c:	str	x0, [x27, #32]
  402b50:	ldr	x2, [x26, #1064]
  402b54:	mov	w1, w25
  402b58:	add	x0, x24, #0x10
  402b5c:	blr	x2
  402b60:	str	x0, [x27, #40]
  402b64:	ldr	x2, [x26, #1064]
  402b68:	mov	w1, w25
  402b6c:	add	x0, x24, #0x14
  402b70:	blr	x2
  402b74:	str	x0, [x27, #48]
  402b78:	ldr	x2, [x26, #1064]
  402b7c:	mov	w1, w25
  402b80:	add	x0, x24, #0x18
  402b84:	blr	x2
  402b88:	str	x0, [x27, #8]
  402b8c:	ldr	x2, [x26, #1064]
  402b90:	mov	w1, w25
  402b94:	add	x0, x24, #0x1c
  402b98:	blr	x2
  402b9c:	str	x0, [x27, #56]
  402ba0:	add	w28, w28, #0x1
  402ba4:	ldr	x0, [sp, #104]
  402ba8:	ldr	w0, [x0, #76]
  402bac:	cmp	w28, w0
  402bb0:	b.cc	402adc <ferror@plt+0x16bc>  // b.lo, b.ul, b.last
  402bb4:	ldr	x19, [sp, #112]
  402bb8:	b	402bc4 <ferror@plt+0x17a4>
  402bbc:	ldr	x19, [sp, #112]
  402bc0:	ldr	x20, [sp, #120]
  402bc4:	str	wzr, [sp, #96]
  402bc8:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402bcc:	add	x0, x0, #0x340
  402bd0:	str	x0, [sp, #176]
  402bd4:	str	x19, [sp, #144]
  402bd8:	str	x20, [sp, #120]
  402bdc:	str	w21, [sp, #200]
  402be0:	str	w22, [sp, #132]
  402be4:	b	402de4 <ferror@plt+0x19c4>
  402be8:	cmp	x24, #0x4
  402bec:	b.eq	402cc0 <ferror@plt+0x18a0>  // b.none
  402bf0:	ldr	x0, [sp, #104]
  402bf4:	add	x21, x0, x21
  402bf8:	and	x26, x21, x26
  402bfc:	add	x20, x20, x26
  402c00:	ldr	x0, [sp, #112]
  402c04:	cmp	x20, x0
  402c08:	b.cs	402dd8 <ferror@plt+0x19b8>  // b.hs, b.nlast
  402c0c:	sub	x0, x25, x20
  402c10:	add	x0, x0, x27
  402c14:	cmp	x0, #0xb
  402c18:	b.ls	402e5c <ferror@plt+0x1a3c>  // b.plast
  402c1c:	adrp	x19, 418000 <warn@@Base+0x14a3c>
  402c20:	ldr	x2, [x19, #1064]
  402c24:	mov	w1, #0x4                   	// #4
  402c28:	add	x0, x20, #0x8
  402c2c:	blr	x2
  402c30:	str	x0, [sp, #160]
  402c34:	ldr	x2, [x19, #1064]
  402c38:	mov	w1, #0x4                   	// #4
  402c3c:	mov	x0, x20
  402c40:	blr	x2
  402c44:	mov	x24, x0
  402c48:	add	x28, x20, #0xc
  402c4c:	sub	x0, x25, x28
  402c50:	add	x0, x0, x27
  402c54:	cmp	x24, x0
  402c58:	b.hi	402ea8 <ferror@plt+0x1a88>  // b.pmore
  402c5c:	ldr	x2, [x19, #1064]
  402c60:	mov	w1, #0x4                   	// #4
  402c64:	add	x0, x20, #0x4
  402c68:	blr	x2
  402c6c:	mov	x21, x0
  402c70:	neg	x26, x22
  402c74:	add	x19, x22, #0xb
  402c78:	add	x19, x19, x24
  402c7c:	and	x19, x19, x26
  402c80:	ldr	x0, [sp, #152]
  402c84:	add	x0, x0, x19
  402c88:	str	x0, [sp, #104]
  402c8c:	add	x19, x20, x19
  402c90:	cbz	x21, 402be8 <ferror@plt+0x17c8>
  402c94:	ldr	x0, [sp, #112]
  402c98:	cmp	x19, x0
  402c9c:	b.cs	402eb8 <ferror@plt+0x1a98>  // b.hs, b.nlast
  402ca0:	sub	x0, x25, x19
  402ca4:	add	x0, x0, x27
  402ca8:	cmp	x21, x0
  402cac:	b.ls	402be8 <ferror@plt+0x17c8>  // b.plast
  402cb0:	ldr	x19, [sp, #144]
  402cb4:	ldr	x20, [sp, #120]
  402cb8:	ldr	w22, [sp, #132]
  402cbc:	b	402e68 <ferror@plt+0x1a48>
  402cc0:	ldr	x1, [sp, #184]
  402cc4:	mov	x0, x28
  402cc8:	bl	401320 <strcmp@plt>
  402ccc:	cmp	w0, #0x0
  402cd0:	ldr	x0, [sp, #160]
  402cd4:	ccmp	x0, #0x5, #0x0, eq  // eq = none
  402cd8:	b.ne	402bf0 <ferror@plt+0x17d0>  // b.any
  402cdc:	cmp	x21, #0x7
  402ce0:	b.ls	402ec8 <ferror@plt+0x1aa8>  // b.plast
  402ce4:	udiv	x0, x21, x22
  402ce8:	msub	x0, x0, x22, x21
  402cec:	cbnz	x0, 402ed8 <ferror@plt+0x1ab8>
  402cf0:	add	x28, x19, x21
  402cf4:	adrp	x24, 418000 <warn@@Base+0x14a3c>
  402cf8:	ldr	x2, [x24, #1064]
  402cfc:	mov	w1, #0x4                   	// #4
  402d00:	mov	x0, x19
  402d04:	blr	x2
  402d08:	str	x0, [sp, #160]
  402d0c:	ldr	x2, [x24, #1064]
  402d10:	mov	w1, #0x4                   	// #4
  402d14:	add	x0, x19, #0x4
  402d18:	blr	x2
  402d1c:	mov	x1, x0
  402d20:	add	x19, x19, #0x8
  402d24:	and	x0, x0, #0xffffffff
  402d28:	add	x2, x19, w1, uxtw
  402d2c:	cmp	x28, x2
  402d30:	b.cc	402ee8 <ferror@plt+0x1ac8>  // b.lo, b.ul, b.last
  402d34:	ldr	w2, [sp, #160]
  402d38:	mov	w3, #0x2                   	// #2
  402d3c:	movk	w3, #0xc000, lsl #16
  402d40:	cmp	w2, w3
  402d44:	b.eq	402d68 <ferror@plt+0x1948>  // b.none
  402d48:	ldr	x1, [sp, #152]
  402d4c:	add	x0, x1, x0
  402d50:	and	x0, x0, x26
  402d54:	add	x19, x19, x0
  402d58:	sub	x0, x28, x19
  402d5c:	cmp	x0, #0x7
  402d60:	b.gt	402cf8 <ferror@plt+0x18d8>
  402d64:	b	402bf0 <ferror@plt+0x17d0>
  402d68:	ldr	x20, [sp, #120]
  402d6c:	ldr	w21, [sp, #200]
  402d70:	mov	x24, x19
  402d74:	ldr	x19, [sp, #144]
  402d78:	ldr	w22, [sp, #132]
  402d7c:	cmp	w1, #0x4
  402d80:	b.ne	402e68 <ferror@plt+0x1a48>  // b.any
  402d84:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402d88:	ldr	x2, [x0, #1064]
  402d8c:	mov	w1, #0x4                   	// #4
  402d90:	mov	x0, x24
  402d94:	blr	x2
  402d98:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  402d9c:	add	x2, x1, #0x340
  402da0:	ldr	w1, [x1, #832]
  402da4:	orr	w1, w1, w0
  402da8:	ldr	w2, [x2, #4]
  402dac:	cbz	w2, 402db4 <ferror@plt+0x1994>
  402db0:	bic	w1, w1, w2
  402db4:	cmp	w0, w1
  402db8:	b.eq	402e88 <ferror@plt+0x1a68>  // b.none
  402dbc:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402dc0:	ldr	x3, [x0, #1072]
  402dc4:	mov	w2, #0x4                   	// #4
  402dc8:	mov	w1, w1
  402dcc:	mov	x0, x24
  402dd0:	blr	x3
  402dd4:	b	402e88 <ferror@plt+0x1a68>
  402dd8:	ldr	w0, [sp, #96]
  402ddc:	add	w0, w0, #0x1
  402de0:	str	w0, [sp, #96]
  402de4:	ldr	x0, [sp, #176]
  402de8:	ldr	w0, [x0, #76]
  402dec:	ldr	w1, [sp, #96]
  402df0:	cmp	w1, w0
  402df4:	b.cs	402e4c <ferror@plt+0x1a2c>  // b.hs, b.nlast
  402df8:	ldr	x0, [sp, #96]
  402dfc:	ubfiz	x0, x0, #6, #32
  402e00:	ldr	x2, [sp, #136]
  402e04:	add	x1, x2, x0
  402e08:	ldr	x0, [x2, x0]
  402e0c:	cmp	x0, #0x4
  402e10:	b.ne	402dd8 <ferror@plt+0x19b8>  // b.any
  402e14:	ldr	x27, [x1, #40]
  402e18:	ldr	x22, [x1, #56]
  402e1c:	sub	x0, x22, #0x1
  402e20:	str	x0, [sp, #152]
  402e24:	ldr	x25, [x1, #16]
  402e28:	ldr	x0, [sp, #168]
  402e2c:	add	x25, x0, x25
  402e30:	mov	x20, x25
  402e34:	add	x0, x25, x27
  402e38:	str	x0, [sp, #112]
  402e3c:	adrp	x0, 405000 <warn@@Base+0x1a3c>
  402e40:	add	x0, x0, #0x668
  402e44:	str	x0, [sp, #184]
  402e48:	b	402c00 <ferror@plt+0x17e0>
  402e4c:	ldr	x20, [sp, #120]
  402e50:	ldr	w21, [sp, #200]
  402e54:	ldr	w22, [sp, #132]
  402e58:	b	402e88 <ferror@plt+0x1a68>
  402e5c:	ldr	x19, [sp, #144]
  402e60:	ldr	x20, [sp, #120]
  402e64:	ldr	w22, [sp, #132]
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402e70:	add	x1, x1, #0x670
  402e74:	mov	x0, #0x0                   	// #0
  402e78:	bl	4013a0 <dcgettext@plt>
  402e7c:	mov	x1, x19
  402e80:	bl	402f7c <error@@Base>
  402e84:	mov	w21, #0x1                   	// #1
  402e88:	ldr	x0, [sp, #136]
  402e8c:	bl	401350 <free@plt>
  402e90:	ldr	x1, [sp, #272]
  402e94:	ldr	x0, [sp, #168]
  402e98:	bl	401370 <munmap@plt>
  402e9c:	ldp	x25, x26, [sp, #64]
  402ea0:	ldp	x27, x28, [sp, #80]
  402ea4:	b	4027e8 <ferror@plt+0x13c8>
  402ea8:	ldr	x19, [sp, #144]
  402eac:	ldr	x20, [sp, #120]
  402eb0:	ldr	w22, [sp, #132]
  402eb4:	b	402e68 <ferror@plt+0x1a48>
  402eb8:	ldr	x19, [sp, #144]
  402ebc:	ldr	x20, [sp, #120]
  402ec0:	ldr	w22, [sp, #132]
  402ec4:	b	402e68 <ferror@plt+0x1a48>
  402ec8:	ldr	x19, [sp, #144]
  402ecc:	ldr	x20, [sp, #120]
  402ed0:	ldr	w22, [sp, #132]
  402ed4:	b	402e68 <ferror@plt+0x1a48>
  402ed8:	ldr	x19, [sp, #144]
  402edc:	ldr	x20, [sp, #120]
  402ee0:	ldr	w22, [sp, #132]
  402ee4:	b	402e68 <ferror@plt+0x1a48>
  402ee8:	ldr	x19, [sp, #144]
  402eec:	ldr	x20, [sp, #120]
  402ef0:	ldr	w22, [sp, #132]
  402ef4:	b	402e68 <ferror@plt+0x1a48>
  402ef8:	mov	w22, #0x0                   	// #0
  402efc:	mov	w0, w22
  402f00:	ldp	x19, x20, [sp, #16]
  402f04:	ldp	x21, x22, [sp, #32]
  402f08:	ldp	x23, x24, [sp, #48]
  402f0c:	ldp	x29, x30, [sp], #352
  402f10:	ret
  402f14:	mov	w22, #0x1                   	// #1
  402f18:	b	402efc <ferror@plt+0x1adc>
  402f1c:	mov	w22, #0x1                   	// #1
  402f20:	b	402efc <ferror@plt+0x1adc>
  402f24:	stp	x29, x30, [sp, #-16]!
  402f28:	mov	x29, sp
  402f2c:	adrp	x2, 405000 <warn@@Base+0x1a3c>
  402f30:	add	x2, x2, #0x8a8
  402f34:	mov	x1, x0
  402f38:	adrp	x0, 405000 <warn@@Base+0x1a3c>
  402f3c:	add	x0, x0, #0x8c0
  402f40:	bl	4013c0 <printf@plt>
  402f44:	mov	w2, #0x5                   	// #5
  402f48:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402f4c:	add	x1, x1, #0x8d0
  402f50:	mov	x0, #0x0                   	// #0
  402f54:	bl	4013a0 <dcgettext@plt>
  402f58:	bl	4013c0 <printf@plt>
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  402f64:	add	x1, x1, #0x908
  402f68:	mov	x0, #0x0                   	// #0
  402f6c:	bl	4013a0 <dcgettext@plt>
  402f70:	bl	4013c0 <printf@plt>
  402f74:	mov	w0, #0x0                   	// #0
  402f78:	bl	401190 <exit@plt>

0000000000402f7c <error@@Base>:
  402f7c:	stp	x29, x30, [sp, #-304]!
  402f80:	mov	x29, sp
  402f84:	stp	x19, x20, [sp, #16]
  402f88:	str	x21, [sp, #32]
  402f8c:	mov	x19, x0
  402f90:	str	x1, [sp, #248]
  402f94:	str	x2, [sp, #256]
  402f98:	str	x3, [sp, #264]
  402f9c:	str	x4, [sp, #272]
  402fa0:	str	x5, [sp, #280]
  402fa4:	str	x6, [sp, #288]
  402fa8:	str	x7, [sp, #296]
  402fac:	str	q0, [sp, #112]
  402fb0:	str	q1, [sp, #128]
  402fb4:	str	q2, [sp, #144]
  402fb8:	str	q3, [sp, #160]
  402fbc:	str	q4, [sp, #176]
  402fc0:	str	q5, [sp, #192]
  402fc4:	str	q6, [sp, #208]
  402fc8:	str	q7, [sp, #224]
  402fcc:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  402fd0:	ldr	x0, [x0, #808]
  402fd4:	bl	401380 <fflush@plt>
  402fd8:	add	x0, sp, #0x130
  402fdc:	str	x0, [sp, #80]
  402fe0:	str	x0, [sp, #88]
  402fe4:	add	x0, sp, #0xf0
  402fe8:	str	x0, [sp, #96]
  402fec:	mov	w0, #0xffffffc8            	// #-56
  402ff0:	str	w0, [sp, #104]
  402ff4:	mov	w0, #0xffffff80            	// #-128
  402ff8:	str	w0, [sp, #108]
  402ffc:	adrp	x20, 418000 <warn@@Base+0x14a3c>
  403000:	ldr	x21, [x20, #784]
  403004:	mov	w2, #0x5                   	// #5
  403008:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  40300c:	add	x1, x1, #0x9d0
  403010:	mov	x0, #0x0                   	// #0
  403014:	bl	4013a0 <dcgettext@plt>
  403018:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  40301c:	ldr	x2, [x1, #384]
  403020:	mov	x1, x0
  403024:	mov	x0, x21
  403028:	bl	401400 <fprintf@plt>
  40302c:	ldp	x0, x1, [sp, #80]
  403030:	stp	x0, x1, [sp, #48]
  403034:	ldp	x0, x1, [sp, #96]
  403038:	stp	x0, x1, [sp, #64]
  40303c:	add	x2, sp, #0x30
  403040:	mov	x1, x19
  403044:	ldr	x0, [x20, #784]
  403048:	bl	4013b0 <vfprintf@plt>
  40304c:	ldp	x19, x20, [sp, #16]
  403050:	ldr	x21, [sp, #32]
  403054:	ldp	x29, x30, [sp], #304
  403058:	ret
  40305c:	cmp	w1, #0x5
  403060:	b.eq	403194 <error@@Base+0x218>  // b.none
  403064:	stp	x29, x30, [sp, #-32]!
  403068:	mov	x29, sp
  40306c:	str	x19, [sp, #16]
  403070:	mov	w19, w1
  403074:	b.gt	4030a8 <error@@Base+0x12c>
  403078:	cmp	w1, #0x3
  40307c:	b.eq	403154 <error@@Base+0x1d8>  // b.none
  403080:	b.gt	403170 <error@@Base+0x1f4>
  403084:	cmp	w1, #0x1
  403088:	b.eq	403144 <error@@Base+0x1c8>  // b.none
  40308c:	cmp	w1, #0x2
  403090:	b.ne	403208 <error@@Base+0x28c>  // b.any
  403094:	ldrb	w1, [x0]
  403098:	ldrb	w0, [x0, #1]
  40309c:	orr	w0, w0, w1, lsl #8
  4030a0:	mov	w0, w0
  4030a4:	b	403148 <error@@Base+0x1cc>
  4030a8:	cmp	w1, #0x7
  4030ac:	b.eq	4031c4 <error@@Base+0x248>  // b.none
  4030b0:	cmp	w1, #0x8
  4030b4:	b.ne	403104 <error@@Base+0x188>  // b.any
  4030b8:	ldrb	w1, [x0, #6]
  4030bc:	ldrb	w2, [x0, #5]
  4030c0:	lsl	x2, x2, #16
  4030c4:	orr	x1, x2, x1, lsl #8
  4030c8:	ldrb	w2, [x0, #4]
  4030cc:	ldrb	w3, [x0, #3]
  4030d0:	lsl	x3, x3, #32
  4030d4:	orr	x2, x3, x2, lsl #24
  4030d8:	orr	x1, x1, x2
  4030dc:	ldrb	w2, [x0, #2]
  4030e0:	ldrb	w3, [x0, #1]
  4030e4:	lsl	x3, x3, #48
  4030e8:	orr	x2, x3, x2, lsl #40
  4030ec:	orr	x1, x1, x2
  4030f0:	ldrb	w2, [x0]
  4030f4:	ldrb	w0, [x0, #7]
  4030f8:	orr	x0, x0, x2, lsl #56
  4030fc:	orr	x0, x1, x0
  403100:	b	403148 <error@@Base+0x1cc>
  403104:	cmp	w1, #0x6
  403108:	b.ne	403208 <error@@Base+0x28c>  // b.any
  40310c:	ldrb	w1, [x0, #4]
  403110:	ldrb	w2, [x0, #3]
  403114:	lsl	x2, x2, #16
  403118:	orr	x1, x2, x1, lsl #8
  40311c:	ldrb	w2, [x0, #2]
  403120:	ldrb	w3, [x0, #1]
  403124:	lsl	x3, x3, #32
  403128:	orr	x2, x3, x2, lsl #24
  40312c:	orr	x1, x1, x2
  403130:	ldrb	w2, [x0]
  403134:	ldrb	w0, [x0, #5]
  403138:	orr	x0, x0, x2, lsl #40
  40313c:	orr	x0, x1, x0
  403140:	b	403148 <error@@Base+0x1cc>
  403144:	ldrb	w0, [x0]
  403148:	ldr	x19, [sp, #16]
  40314c:	ldp	x29, x30, [sp], #32
  403150:	ret
  403154:	ldrb	w1, [x0, #1]
  403158:	ldrb	w2, [x0]
  40315c:	lsl	x2, x2, #16
  403160:	orr	x1, x2, x1, lsl #8
  403164:	ldrb	w0, [x0, #2]
  403168:	orr	x0, x1, x0
  40316c:	b	403148 <error@@Base+0x1cc>
  403170:	ldrb	w1, [x0, #2]
  403174:	ldrb	w2, [x0, #1]
  403178:	lsl	x2, x2, #16
  40317c:	orr	x1, x2, x1, lsl #8
  403180:	ldrb	w2, [x0]
  403184:	ldrb	w0, [x0, #3]
  403188:	orr	x0, x0, x2, lsl #24
  40318c:	orr	x0, x1, x0
  403190:	b	403148 <error@@Base+0x1cc>
  403194:	ldrb	w1, [x0, #3]
  403198:	ldrb	w2, [x0, #2]
  40319c:	lsl	x2, x2, #16
  4031a0:	orr	x1, x2, x1, lsl #8
  4031a4:	ldrb	w2, [x0, #1]
  4031a8:	ldrb	w3, [x0]
  4031ac:	lsl	x3, x3, #32
  4031b0:	orr	x2, x3, x2, lsl #24
  4031b4:	orr	x1, x1, x2
  4031b8:	ldrb	w0, [x0, #4]
  4031bc:	orr	x0, x1, x0
  4031c0:	ret
  4031c4:	ldrb	w1, [x0, #5]
  4031c8:	ldrb	w2, [x0, #4]
  4031cc:	lsl	x2, x2, #16
  4031d0:	orr	x1, x2, x1, lsl #8
  4031d4:	ldrb	w2, [x0, #3]
  4031d8:	ldrb	w3, [x0, #2]
  4031dc:	lsl	x3, x3, #32
  4031e0:	orr	x2, x3, x2, lsl #24
  4031e4:	orr	x1, x1, x2
  4031e8:	ldrb	w2, [x0, #1]
  4031ec:	ldrb	w3, [x0]
  4031f0:	lsl	x3, x3, #48
  4031f4:	orr	x2, x3, x2, lsl #40
  4031f8:	orr	x1, x1, x2
  4031fc:	ldrb	w0, [x0, #6]
  403200:	orr	x0, x1, x0
  403204:	b	403148 <error@@Base+0x1cc>
  403208:	mov	w2, #0x5                   	// #5
  40320c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403210:	add	x1, x1, #0x9e0
  403214:	mov	x0, #0x0                   	// #0
  403218:	bl	4013a0 <dcgettext@plt>
  40321c:	mov	w1, w19
  403220:	bl	402f7c <error@@Base>
  403224:	bl	4012e0 <abort@plt>
  403228:	stp	x29, x30, [sp, #-96]!
  40322c:	mov	x29, sp
  403230:	stp	x19, x20, [sp, #16]
  403234:	stp	x21, x22, [sp, #32]
  403238:	stp	x23, x24, [sp, #48]
  40323c:	mov	x19, x0
  403240:	mov	w22, w1
  403244:	mov	w21, w2
  403248:	ldrb	w23, [x0, #146]
  40324c:	strb	wzr, [x0, #146]
  403250:	mov	w2, #0xa                   	// #10
  403254:	mov	x1, #0x0                   	// #0
  403258:	add	x0, x0, #0x88
  40325c:	bl	401170 <strtoul@plt>
  403260:	mov	x20, x0
  403264:	strb	w23, [x19, #146]
  403268:	tbnz	x0, #63, 4032d8 <error@@Base+0x35c>
  40326c:	add	x20, x0, #0x1
  403270:	and	x20, x20, #0xfffffffffffffffe
  403274:	ldr	x3, [x19, #72]
  403278:	add	x3, x3, #0x3c
  40327c:	add	x3, x3, x20
  403280:	str	x3, [x19, #72]
  403284:	cbz	w21, 403300 <error@@Base+0x384>
  403288:	cmp	w22, #0x8
  40328c:	b.hi	403384 <error@@Base+0x408>  // b.pmore
  403290:	mov	w21, w22
  403294:	cmp	x20, w22, uxtw
  403298:	b.cc	4033a8 <error@@Base+0x42c>  // b.lo, b.ul, b.last
  40329c:	ldr	x3, [x19, #8]
  4032a0:	mov	x2, x21
  4032a4:	mov	x1, #0x1                   	// #1
  4032a8:	add	x0, sp, #0x58
  4032ac:	bl	401340 <fread@plt>
  4032b0:	cmp	x21, x0
  4032b4:	b.eq	4033dc <error@@Base+0x460>  // b.none
  4032b8:	mov	w2, #0x5                   	// #5
  4032bc:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4032c0:	add	x1, x1, #0xac8
  4032c4:	mov	x0, #0x0                   	// #0
  4032c8:	bl	4013a0 <dcgettext@plt>
  4032cc:	ldr	x1, [x19]
  4032d0:	bl	402f7c <error@@Base>
  4032d4:	b	4033c4 <error@@Base+0x448>
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4032e0:	add	x1, x1, #0xa00
  4032e4:	mov	x0, #0x0                   	// #0
  4032e8:	bl	4013a0 <dcgettext@plt>
  4032ec:	mov	x2, x20
  4032f0:	ldr	x1, [x19]
  4032f4:	bl	402f7c <error@@Base>
  4032f8:	mov	w0, #0x0                   	// #0
  4032fc:	b	4033c8 <error@@Base+0x44c>
  403300:	mov	w2, #0x1                   	// #1
  403304:	mov	x1, x20
  403308:	ldr	x0, [x19, #8]
  40330c:	bl	4012d0 <fseek@plt>
  403310:	cbnz	w0, 403360 <error@@Base+0x3e4>
  403314:	ldr	x3, [x19, #8]
  403318:	mov	x2, #0x3c                  	// #60
  40331c:	mov	x1, #0x1                   	// #1
  403320:	add	x0, x19, #0x58
  403324:	bl	401340 <fread@plt>
  403328:	mov	x1, x0
  40332c:	cmp	x0, #0x3c
  403330:	mov	w0, #0x1                   	// #1
  403334:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403338:	b.eq	4033c8 <error@@Base+0x44c>  // b.none
  40333c:	mov	w2, #0x5                   	// #5
  403340:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403344:	add	x1, x1, #0xc80
  403348:	mov	x0, #0x0                   	// #0
  40334c:	bl	4013a0 <dcgettext@plt>
  403350:	ldr	x1, [x19]
  403354:	bl	402f7c <error@@Base>
  403358:	mov	w0, #0x0                   	// #0
  40335c:	b	4033c8 <error@@Base+0x44c>
  403360:	mov	w2, #0x5                   	// #5
  403364:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403368:	add	x1, x1, #0xa28
  40336c:	mov	x0, #0x0                   	// #0
  403370:	bl	4013a0 <dcgettext@plt>
  403374:	ldr	x1, [x19]
  403378:	bl	402f7c <error@@Base>
  40337c:	mov	w0, w21
  403380:	b	4033c8 <error@@Base+0x44c>
  403384:	stp	x25, x26, [sp, #64]
  403388:	adrp	x3, 405000 <warn@@Base+0x1a3c>
  40338c:	add	x3, x3, #0xf88
  403390:	mov	w2, #0x1f9                 	// #505
  403394:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403398:	add	x1, x1, #0xa58
  40339c:	adrp	x0, 405000 <warn@@Base+0x1a3c>
  4033a0:	add	x0, x0, #0xa78
  4033a4:	bl	4013d0 <__assert_fail@plt>
  4033a8:	mov	w2, #0x5                   	// #5
  4033ac:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4033b0:	add	x1, x1, #0xaa8
  4033b4:	mov	x0, #0x0                   	// #0
  4033b8:	bl	4013a0 <dcgettext@plt>
  4033bc:	ldr	x1, [x19]
  4033c0:	bl	402f7c <error@@Base>
  4033c4:	mov	w0, #0x0                   	// #0
  4033c8:	ldp	x19, x20, [sp, #16]
  4033cc:	ldp	x21, x22, [sp, #32]
  4033d0:	ldp	x23, x24, [sp, #48]
  4033d4:	ldp	x29, x30, [sp], #96
  4033d8:	ret
  4033dc:	mov	w24, w22
  4033e0:	mov	w1, w22
  4033e4:	add	x0, sp, #0x58
  4033e8:	bl	40305c <error@@Base+0xe0>
  4033ec:	mov	x23, x0
  4033f0:	str	x0, [x19, #16]
  4033f4:	sub	x20, x20, x21
  4033f8:	mul	x0, x21, x0
  4033fc:	cmp	x23, x0
  403400:	csel	x1, x23, x0, cs  // cs = hs, nlast
  403404:	cmp	x1, x20
  403408:	b.ls	403438 <error@@Base+0x4bc>  // b.plast
  40340c:	mov	w2, #0x5                   	// #5
  403410:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403414:	add	x1, x1, #0xaf0
  403418:	mov	x0, #0x0                   	// #0
  40341c:	bl	4013a0 <dcgettext@plt>
  403420:	mov	x4, x20
  403424:	mov	w3, w22
  403428:	ldr	x2, [x19, #16]
  40342c:	ldr	x1, [x19]
  403430:	bl	402f7c <error@@Base>
  403434:	b	4033c4 <error@@Base+0x448>
  403438:	stp	x25, x26, [sp, #64]
  40343c:	bl	401210 <malloc@plt>
  403440:	mov	x25, x0
  403444:	cbz	x0, 403490 <error@@Base+0x514>
  403448:	ldr	x3, [x19, #8]
  40344c:	mov	x2, x23
  403450:	mov	x1, x21
  403454:	bl	401340 <fread@plt>
  403458:	ldr	x22, [x19, #16]
  40345c:	cmp	x22, x0
  403460:	b.eq	4034b0 <error@@Base+0x534>  // b.none
  403464:	mov	x0, x25
  403468:	bl	401350 <free@plt>
  40346c:	mov	w2, #0x5                   	// #5
  403470:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403474:	add	x1, x1, #0xac8
  403478:	mov	x0, #0x0                   	// #0
  40347c:	bl	4013a0 <dcgettext@plt>
  403480:	ldr	x1, [x19]
  403484:	bl	402f7c <error@@Base>
  403488:	ldp	x25, x26, [sp, #64]
  40348c:	b	4033c4 <error@@Base+0x448>
  403490:	mov	w2, #0x5                   	// #5
  403494:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403498:	add	x1, x1, #0xb58
  40349c:	mov	x0, #0x0                   	// #0
  4034a0:	bl	4013a0 <dcgettext@plt>
  4034a4:	bl	402f7c <error@@Base>
  4034a8:	ldp	x25, x26, [sp, #64]
  4034ac:	b	4033c4 <error@@Base+0x448>
  4034b0:	msub	x26, x21, x22, x20
  4034b4:	lsl	x0, x22, #3
  4034b8:	bl	401210 <malloc@plt>
  4034bc:	str	x0, [x19, #24]
  4034c0:	cbz	x0, 403538 <error@@Base+0x5bc>
  4034c4:	mov	x20, x25
  4034c8:	mov	x23, #0x0                   	// #0
  4034cc:	cbz	x22, 4034f8 <error@@Base+0x57c>
  4034d0:	ldr	x22, [x19, #24]
  4034d4:	mov	w1, w24
  4034d8:	mov	x0, x20
  4034dc:	bl	40305c <error@@Base+0xe0>
  4034e0:	str	x0, [x22, x23, lsl #3]
  4034e4:	add	x23, x23, #0x1
  4034e8:	add	x20, x20, x21
  4034ec:	ldr	x1, [x19, #16]
  4034f0:	cmp	x1, x23
  4034f4:	b.hi	4034d0 <error@@Base+0x554>  // b.pmore
  4034f8:	mov	x0, x25
  4034fc:	bl	401350 <free@plt>
  403500:	cbz	x26, 403560 <error@@Base+0x5e4>
  403504:	mov	x0, x26
  403508:	bl	401210 <malloc@plt>
  40350c:	str	x0, [x19, #32]
  403510:	cbz	x0, 403584 <error@@Base+0x608>
  403514:	str	x26, [x19, #40]
  403518:	ldr	x3, [x19, #8]
  40351c:	mov	x2, x26
  403520:	mov	x1, #0x1                   	// #1
  403524:	bl	401340 <fread@plt>
  403528:	cmp	x26, x0
  40352c:	b.ne	4035a0 <error@@Base+0x624>  // b.any
  403530:	ldp	x25, x26, [sp, #64]
  403534:	b	403314 <error@@Base+0x398>
  403538:	mov	x0, x25
  40353c:	bl	401350 <free@plt>
  403540:	mov	w2, #0x5                   	// #5
  403544:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403548:	add	x1, x1, #0xb98
  40354c:	mov	x0, #0x0                   	// #0
  403550:	bl	4013a0 <dcgettext@plt>
  403554:	bl	402f7c <error@@Base>
  403558:	ldp	x25, x26, [sp, #64]
  40355c:	b	4033c4 <error@@Base+0x448>
  403560:	mov	w2, #0x5                   	// #5
  403564:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403568:	add	x1, x1, #0xbe0
  40356c:	mov	x0, #0x0                   	// #0
  403570:	bl	4013a0 <dcgettext@plt>
  403574:	ldr	x1, [x19]
  403578:	bl	402f7c <error@@Base>
  40357c:	ldp	x25, x26, [sp, #64]
  403580:	b	4033c4 <error@@Base+0x448>
  403584:	mov	w2, #0x5                   	// #5
  403588:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  40358c:	add	x1, x1, #0xc10
  403590:	bl	4013a0 <dcgettext@plt>
  403594:	bl	402f7c <error@@Base>
  403598:	ldp	x25, x26, [sp, #64]
  40359c:	b	4033c4 <error@@Base+0x448>
  4035a0:	mov	w2, #0x5                   	// #5
  4035a4:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4035a8:	add	x1, x1, #0xc50
  4035ac:	mov	x0, #0x0                   	// #0
  4035b0:	bl	4013a0 <dcgettext@plt>
  4035b4:	ldr	x1, [x19]
  4035b8:	bl	402f7c <error@@Base>
  4035bc:	ldp	x25, x26, [sp, #64]
  4035c0:	b	4033c4 <error@@Base+0x448>

00000000004035c4 <warn@@Base>:
  4035c4:	stp	x29, x30, [sp, #-304]!
  4035c8:	mov	x29, sp
  4035cc:	stp	x19, x20, [sp, #16]
  4035d0:	str	x21, [sp, #32]
  4035d4:	mov	x19, x0
  4035d8:	str	x1, [sp, #248]
  4035dc:	str	x2, [sp, #256]
  4035e0:	str	x3, [sp, #264]
  4035e4:	str	x4, [sp, #272]
  4035e8:	str	x5, [sp, #280]
  4035ec:	str	x6, [sp, #288]
  4035f0:	str	x7, [sp, #296]
  4035f4:	str	q0, [sp, #112]
  4035f8:	str	q1, [sp, #128]
  4035fc:	str	q2, [sp, #144]
  403600:	str	q3, [sp, #160]
  403604:	str	q4, [sp, #176]
  403608:	str	q5, [sp, #192]
  40360c:	str	q6, [sp, #208]
  403610:	str	q7, [sp, #224]
  403614:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  403618:	ldr	x0, [x0, #808]
  40361c:	bl	401380 <fflush@plt>
  403620:	add	x0, sp, #0x130
  403624:	str	x0, [sp, #80]
  403628:	str	x0, [sp, #88]
  40362c:	add	x0, sp, #0xf0
  403630:	str	x0, [sp, #96]
  403634:	mov	w0, #0xffffffc8            	// #-56
  403638:	str	w0, [sp, #104]
  40363c:	mov	w0, #0xffffff80            	// #-128
  403640:	str	w0, [sp, #108]
  403644:	adrp	x20, 418000 <warn@@Base+0x14a3c>
  403648:	ldr	x21, [x20, #784]
  40364c:	mov	w2, #0x5                   	// #5
  403650:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403654:	add	x1, x1, #0xcc0
  403658:	mov	x0, #0x0                   	// #0
  40365c:	bl	4013a0 <dcgettext@plt>
  403660:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  403664:	ldr	x2, [x1, #384]
  403668:	mov	x1, x0
  40366c:	mov	x0, x21
  403670:	bl	401400 <fprintf@plt>
  403674:	ldp	x0, x1, [sp, #80]
  403678:	stp	x0, x1, [sp, #48]
  40367c:	ldp	x0, x1, [sp, #96]
  403680:	stp	x0, x1, [sp, #64]
  403684:	add	x2, sp, #0x30
  403688:	mov	x1, x19
  40368c:	ldr	x0, [x20, #784]
  403690:	bl	4013b0 <vfprintf@plt>
  403694:	ldp	x19, x20, [sp, #16]
  403698:	ldr	x21, [sp, #32]
  40369c:	ldp	x29, x30, [sp], #304
  4036a0:	ret
  4036a4:	cmp	w2, #0x3
  4036a8:	b.eq	40374c <warn@@Base+0x188>  // b.none
  4036ac:	stp	x29, x30, [sp, #-32]!
  4036b0:	mov	x29, sp
  4036b4:	str	x19, [sp, #16]
  4036b8:	mov	w19, w2
  4036bc:	b.gt	4036e8 <warn@@Base+0x124>
  4036c0:	cmp	w2, #0x1
  4036c4:	b.eq	4036d8 <warn@@Base+0x114>  // b.none
  4036c8:	cmp	w2, #0x2
  4036cc:	b.ne	40372c <warn@@Base+0x168>  // b.any
  4036d0:	lsr	x2, x1, #8
  4036d4:	strb	w2, [x0, #1]
  4036d8:	strb	w1, [x0]
  4036dc:	ldr	x19, [sp, #16]
  4036e0:	ldp	x29, x30, [sp], #32
  4036e4:	ret
  4036e8:	cmp	w2, #0x4
  4036ec:	b.eq	403718 <warn@@Base+0x154>  // b.none
  4036f0:	cmp	w2, #0x8
  4036f4:	b.ne	40372c <warn@@Base+0x168>  // b.any
  4036f8:	lsr	x2, x1, #56
  4036fc:	strb	w2, [x0, #7]
  403700:	lsr	x2, x1, #48
  403704:	strb	w2, [x0, #6]
  403708:	lsr	x2, x1, #40
  40370c:	strb	w2, [x0, #5]
  403710:	lsr	x2, x1, #32
  403714:	strb	w2, [x0, #4]
  403718:	lsr	x2, x1, #24
  40371c:	strb	w2, [x0, #3]
  403720:	lsr	x2, x1, #16
  403724:	strb	w2, [x0, #2]
  403728:	b	4036d0 <warn@@Base+0x10c>
  40372c:	mov	w2, #0x5                   	// #5
  403730:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403734:	add	x1, x1, #0x9e0
  403738:	mov	x0, #0x0                   	// #0
  40373c:	bl	4013a0 <dcgettext@plt>
  403740:	mov	w1, w19
  403744:	bl	402f7c <error@@Base>
  403748:	bl	4012e0 <abort@plt>
  40374c:	lsr	x2, x1, #16
  403750:	strb	w2, [x0, #2]
  403754:	lsr	x2, x1, #8
  403758:	strb	w2, [x0, #1]
  40375c:	strb	w1, [x0]
  403760:	ret
  403764:	cmp	w2, #0x3
  403768:	b.eq	40380c <warn@@Base+0x248>  // b.none
  40376c:	stp	x29, x30, [sp, #-32]!
  403770:	mov	x29, sp
  403774:	str	x19, [sp, #16]
  403778:	mov	w19, w2
  40377c:	b.gt	4037a8 <warn@@Base+0x1e4>
  403780:	cmp	w2, #0x1
  403784:	b.eq	403798 <warn@@Base+0x1d4>  // b.none
  403788:	cmp	w2, #0x2
  40378c:	b.ne	4037ec <warn@@Base+0x228>  // b.any
  403790:	strb	w1, [x0, #1]
  403794:	lsr	x1, x1, #8
  403798:	strb	w1, [x0]
  40379c:	ldr	x19, [sp, #16]
  4037a0:	ldp	x29, x30, [sp], #32
  4037a4:	ret
  4037a8:	cmp	w2, #0x4
  4037ac:	b.eq	4037d8 <warn@@Base+0x214>  // b.none
  4037b0:	cmp	w2, #0x8
  4037b4:	b.ne	4037ec <warn@@Base+0x228>  // b.any
  4037b8:	strb	w1, [x0, #7]
  4037bc:	lsr	x2, x1, #8
  4037c0:	strb	w2, [x0, #6]
  4037c4:	lsr	x2, x1, #16
  4037c8:	strb	w2, [x0, #5]
  4037cc:	lsr	x2, x1, #24
  4037d0:	strb	w2, [x0, #4]
  4037d4:	lsr	x1, x1, #32
  4037d8:	strb	w1, [x0, #3]
  4037dc:	lsr	x1, x1, #8
  4037e0:	strb	w1, [x0, #2]
  4037e4:	lsr	x1, x1, #8
  4037e8:	b	403790 <warn@@Base+0x1cc>
  4037ec:	mov	w2, #0x5                   	// #5
  4037f0:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4037f4:	add	x1, x1, #0x9e0
  4037f8:	mov	x0, #0x0                   	// #0
  4037fc:	bl	4013a0 <dcgettext@plt>
  403800:	mov	w1, w19
  403804:	bl	402f7c <error@@Base>
  403808:	bl	4012e0 <abort@plt>
  40380c:	strb	w1, [x0, #2]
  403810:	lsr	x1, x1, #8
  403814:	strb	w1, [x0, #1]
  403818:	lsr	x1, x1, #8
  40381c:	strb	w1, [x0]
  403820:	ret
  403824:	cmp	w1, #0x5
  403828:	b.eq	40395c <warn@@Base+0x398>  // b.none
  40382c:	stp	x29, x30, [sp, #-32]!
  403830:	mov	x29, sp
  403834:	str	x19, [sp, #16]
  403838:	mov	w19, w1
  40383c:	b.gt	403870 <warn@@Base+0x2ac>
  403840:	cmp	w1, #0x3
  403844:	b.eq	40391c <warn@@Base+0x358>  // b.none
  403848:	b.gt	403938 <warn@@Base+0x374>
  40384c:	cmp	w1, #0x1
  403850:	b.eq	40390c <warn@@Base+0x348>  // b.none
  403854:	cmp	w1, #0x2
  403858:	b.ne	4039d0 <warn@@Base+0x40c>  // b.any
  40385c:	ldrb	w1, [x0, #1]
  403860:	ldrb	w0, [x0]
  403864:	orr	w0, w0, w1, lsl #8
  403868:	mov	w0, w0
  40386c:	b	403910 <warn@@Base+0x34c>
  403870:	cmp	w1, #0x7
  403874:	b.eq	40398c <warn@@Base+0x3c8>  // b.none
  403878:	cmp	w1, #0x8
  40387c:	b.ne	4038cc <warn@@Base+0x308>  // b.any
  403880:	ldrb	w1, [x0, #1]
  403884:	ldrb	w2, [x0, #2]
  403888:	lsl	x2, x2, #16
  40388c:	orr	x1, x2, x1, lsl #8
  403890:	ldrb	w2, [x0, #3]
  403894:	ldrb	w3, [x0, #4]
  403898:	lsl	x3, x3, #32
  40389c:	orr	x2, x3, x2, lsl #24
  4038a0:	orr	x1, x1, x2
  4038a4:	ldrb	w2, [x0, #5]
  4038a8:	ldrb	w3, [x0, #6]
  4038ac:	lsl	x3, x3, #48
  4038b0:	orr	x2, x3, x2, lsl #40
  4038b4:	orr	x1, x1, x2
  4038b8:	ldrb	w2, [x0, #7]
  4038bc:	ldrb	w0, [x0]
  4038c0:	orr	x0, x0, x2, lsl #56
  4038c4:	orr	x0, x1, x0
  4038c8:	b	403910 <warn@@Base+0x34c>
  4038cc:	cmp	w1, #0x6
  4038d0:	b.ne	4039d0 <warn@@Base+0x40c>  // b.any
  4038d4:	ldrb	w1, [x0, #1]
  4038d8:	ldrb	w2, [x0, #2]
  4038dc:	lsl	x2, x2, #16
  4038e0:	orr	x1, x2, x1, lsl #8
  4038e4:	ldrb	w2, [x0, #3]
  4038e8:	ldrb	w3, [x0, #4]
  4038ec:	lsl	x3, x3, #32
  4038f0:	orr	x2, x3, x2, lsl #24
  4038f4:	orr	x1, x1, x2
  4038f8:	ldrb	w2, [x0, #5]
  4038fc:	ldrb	w0, [x0]
  403900:	orr	x0, x0, x2, lsl #40
  403904:	orr	x0, x1, x0
  403908:	b	403910 <warn@@Base+0x34c>
  40390c:	ldrb	w0, [x0]
  403910:	ldr	x19, [sp, #16]
  403914:	ldp	x29, x30, [sp], #32
  403918:	ret
  40391c:	ldrb	w1, [x0, #1]
  403920:	ldrb	w2, [x0, #2]
  403924:	lsl	x2, x2, #16
  403928:	orr	x1, x2, x1, lsl #8
  40392c:	ldrb	w0, [x0]
  403930:	orr	x0, x1, x0
  403934:	b	403910 <warn@@Base+0x34c>
  403938:	ldrb	w1, [x0, #1]
  40393c:	ldrb	w2, [x0, #2]
  403940:	lsl	x2, x2, #16
  403944:	orr	x1, x2, x1, lsl #8
  403948:	ldrb	w2, [x0, #3]
  40394c:	ldrb	w0, [x0]
  403950:	orr	x0, x0, x2, lsl #24
  403954:	orr	x0, x1, x0
  403958:	b	403910 <warn@@Base+0x34c>
  40395c:	ldrb	w1, [x0, #1]
  403960:	ldrb	w2, [x0, #2]
  403964:	lsl	x2, x2, #16
  403968:	orr	x1, x2, x1, lsl #8
  40396c:	ldrb	w2, [x0, #3]
  403970:	ldrb	w3, [x0, #4]
  403974:	lsl	x3, x3, #32
  403978:	orr	x2, x3, x2, lsl #24
  40397c:	orr	x1, x1, x2
  403980:	ldrb	w0, [x0]
  403984:	orr	x0, x1, x0
  403988:	ret
  40398c:	ldrb	w1, [x0, #1]
  403990:	ldrb	w2, [x0, #2]
  403994:	lsl	x2, x2, #16
  403998:	orr	x1, x2, x1, lsl #8
  40399c:	ldrb	w2, [x0, #3]
  4039a0:	ldrb	w3, [x0, #4]
  4039a4:	lsl	x3, x3, #32
  4039a8:	orr	x2, x3, x2, lsl #24
  4039ac:	orr	x1, x1, x2
  4039b0:	ldrb	w2, [x0, #5]
  4039b4:	ldrb	w3, [x0, #6]
  4039b8:	lsl	x3, x3, #48
  4039bc:	orr	x2, x3, x2, lsl #40
  4039c0:	orr	x1, x1, x2
  4039c4:	ldrb	w0, [x0]
  4039c8:	orr	x0, x1, x0
  4039cc:	b	403910 <warn@@Base+0x34c>
  4039d0:	mov	w2, #0x5                   	// #5
  4039d4:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4039d8:	add	x1, x1, #0x9e0
  4039dc:	mov	x0, #0x0                   	// #0
  4039e0:	bl	4013a0 <dcgettext@plt>
  4039e4:	mov	w1, w19
  4039e8:	bl	402f7c <error@@Base>
  4039ec:	bl	4012e0 <abort@plt>
  4039f0:	stp	x29, x30, [sp, #-32]!
  4039f4:	mov	x29, sp
  4039f8:	str	x19, [sp, #16]
  4039fc:	mov	w19, w1
  403a00:	adrp	x2, 418000 <warn@@Base+0x14a3c>
  403a04:	ldr	x2, [x2, #1064]
  403a08:	blr	x2
  403a0c:	cmp	w19, #0x3
  403a10:	b.eq	403a60 <warn@@Base+0x49c>  // b.none
  403a14:	b.le	403a38 <warn@@Base+0x474>
  403a18:	cmp	w19, #0x4
  403a1c:	b.eq	403a6c <warn@@Base+0x4a8>  // b.none
  403a20:	sub	w19, w19, #0x5
  403a24:	cmp	w19, #0x3
  403a28:	b.hi	403a7c <warn@@Base+0x4b8>  // b.pmore
  403a2c:	ldr	x19, [sp, #16]
  403a30:	ldp	x29, x30, [sp], #32
  403a34:	ret
  403a38:	cmp	w19, #0x1
  403a3c:	b.eq	403a54 <warn@@Base+0x490>  // b.none
  403a40:	cmp	w19, #0x2
  403a44:	b.ne	403a7c <warn@@Base+0x4b8>  // b.any
  403a48:	eor	x0, x0, #0x8000
  403a4c:	sub	x0, x0, #0x8, lsl #12
  403a50:	b	403a2c <warn@@Base+0x468>
  403a54:	eor	x0, x0, #0x80
  403a58:	sub	x0, x0, #0x80
  403a5c:	b	403a2c <warn@@Base+0x468>
  403a60:	eor	x0, x0, #0x800000
  403a64:	sub	x0, x0, #0x800, lsl #12
  403a68:	b	403a2c <warn@@Base+0x468>
  403a6c:	eor	x0, x0, #0x80000000
  403a70:	mov	x1, #0xffffffff80000000    	// #-2147483648
  403a74:	add	x0, x0, x1
  403a78:	b	403a2c <warn@@Base+0x468>
  403a7c:	bl	4012e0 <abort@plt>
  403a80:	stp	x29, x30, [sp, #-48]!
  403a84:	mov	x29, sp
  403a88:	stp	x19, x20, [sp, #16]
  403a8c:	str	x21, [sp, #32]
  403a90:	mov	x19, x0
  403a94:	mov	x21, x1
  403a98:	mov	x20, x2
  403a9c:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  403aa0:	ldr	x1, [x0, #1064]
  403aa4:	adrp	x0, 403000 <error@@Base+0x84>
  403aa8:	add	x0, x0, #0x5c
  403aac:	cmp	x1, x0
  403ab0:	b.eq	403ae4 <warn@@Base+0x520>  // b.none
  403ab4:	mov	w1, #0x4                   	// #4
  403ab8:	add	x0, x19, #0x4
  403abc:	bl	403824 <warn@@Base+0x260>
  403ac0:	str	x0, [x21]
  403ac4:	mov	w1, #0x4                   	// #4
  403ac8:	mov	x0, x19
  403acc:	bl	403824 <warn@@Base+0x260>
  403ad0:	str	x0, [x20]
  403ad4:	ldp	x19, x20, [sp, #16]
  403ad8:	ldr	x21, [sp, #32]
  403adc:	ldp	x29, x30, [sp], #48
  403ae0:	ret
  403ae4:	mov	w1, #0x4                   	// #4
  403ae8:	mov	x0, x19
  403aec:	bl	40305c <error@@Base+0xe0>
  403af0:	str	x0, [x21]
  403af4:	mov	w1, #0x4                   	// #4
  403af8:	add	x0, x19, #0x4
  403afc:	bl	40305c <error@@Base+0xe0>
  403b00:	str	x0, [x20]
  403b04:	b	403ad4 <warn@@Base+0x510>
  403b08:	stp	x29, x30, [sp, #-64]!
  403b0c:	mov	x29, sp
  403b10:	stp	x19, x20, [sp, #16]
  403b14:	stp	x21, x22, [sp, #32]
  403b18:	stp	x23, x24, [sp, #48]
  403b1c:	mov	x23, x0
  403b20:	mov	x22, x1
  403b24:	mov	x20, x2
  403b28:	bl	404bdc <warn@@Base+0x1618>
  403b2c:	ldrb	w2, [x22]
  403b30:	cmp	w2, #0x2f
  403b34:	ccmp	x23, x0, #0x4, ne  // ne = any
  403b38:	b.ne	403b84 <warn@@Base+0x5c0>  // b.any
  403b3c:	mov	x21, #0x0                   	// #0
  403b40:	adds	x0, x20, #0x1
  403b44:	b.eq	403bcc <warn@@Base+0x608>  // b.none
  403b48:	bl	401210 <malloc@plt>
  403b4c:	mov	x21, x0
  403b50:	cbz	x0, 403b68 <warn@@Base+0x5a4>
  403b54:	mov	x2, x20
  403b58:	mov	x1, x22
  403b5c:	bl	401150 <memcpy@plt>
  403b60:	strb	wzr, [x21, x20]
  403b64:	b	403bcc <warn@@Base+0x608>
  403b68:	mov	w2, #0x5                   	// #5
  403b6c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403b70:	add	x1, x1, #0xcd0
  403b74:	mov	x0, #0x0                   	// #0
  403b78:	bl	4013a0 <dcgettext@plt>
  403b7c:	bl	402f7c <error@@Base>
  403b80:	b	403bcc <warn@@Base+0x608>
  403b84:	sub	x19, x0, x23
  403b88:	add	x24, x19, x20
  403b8c:	add	x0, x24, #0x1
  403b90:	cmp	x19, x20
  403b94:	csel	x1, x19, x20, cs  // cs = hs, nlast
  403b98:	cmp	x0, x1
  403b9c:	b.cc	403be4 <warn@@Base+0x620>  // b.lo, b.ul, b.last
  403ba0:	bl	401210 <malloc@plt>
  403ba4:	mov	x21, x0
  403ba8:	cbz	x0, 403c08 <warn@@Base+0x644>
  403bac:	mov	x2, x19
  403bb0:	mov	x1, x23
  403bb4:	bl	401150 <memcpy@plt>
  403bb8:	mov	x2, x20
  403bbc:	mov	x1, x22
  403bc0:	add	x0, x21, x19
  403bc4:	bl	401150 <memcpy@plt>
  403bc8:	strb	wzr, [x21, x24]
  403bcc:	mov	x0, x21
  403bd0:	ldp	x19, x20, [sp, #16]
  403bd4:	ldp	x21, x22, [sp, #32]
  403bd8:	ldp	x23, x24, [sp, #48]
  403bdc:	ldp	x29, x30, [sp], #64
  403be0:	ret
  403be4:	mov	w2, #0x5                   	// #5
  403be8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403bec:	add	x1, x1, #0xce0
  403bf0:	mov	x0, #0x0                   	// #0
  403bf4:	bl	4013a0 <dcgettext@plt>
  403bf8:	mov	x1, x20
  403bfc:	bl	402f7c <error@@Base>
  403c00:	mov	x21, #0x0                   	// #0
  403c04:	b	403bcc <warn@@Base+0x608>
  403c08:	mov	w2, #0x5                   	// #5
  403c0c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403c10:	add	x1, x1, #0xcd0
  403c14:	mov	x0, #0x0                   	// #0
  403c18:	bl	4013a0 <dcgettext@plt>
  403c1c:	bl	402f7c <error@@Base>
  403c20:	b	403bcc <warn@@Base+0x608>
  403c24:	stp	x29, x30, [sp, #-64]!
  403c28:	mov	x29, sp
  403c2c:	stp	x19, x20, [sp, #16]
  403c30:	stp	x21, x22, [sp, #32]
  403c34:	stp	x23, x24, [sp, #48]
  403c38:	mov	x19, x0
  403c3c:	mov	x22, x1
  403c40:	mov	x20, x2
  403c44:	mov	w21, w3
  403c48:	mov	w23, w4
  403c4c:	mov	x0, x1
  403c50:	bl	4012a0 <strdup@plt>
  403c54:	str	x0, [x19]
  403c58:	str	x20, [x19, #8]
  403c5c:	str	xzr, [x19, #16]
  403c60:	str	xzr, [x19, #24]
  403c64:	str	xzr, [x19, #32]
  403c68:	str	xzr, [x19, #40]
  403c6c:	str	xzr, [x19, #48]
  403c70:	str	xzr, [x19, #56]
  403c74:	str	xzr, [x19, #64]
  403c78:	str	w21, [x19, #80]
  403c7c:	str	wzr, [x19, #84]
  403c80:	mov	x1, #0x8                   	// #8
  403c84:	str	x1, [x19, #72]
  403c88:	mov	w2, #0x0                   	// #0
  403c8c:	mov	x0, x20
  403c90:	bl	4012d0 <fseek@plt>
  403c94:	cbnz	w0, 403ce4 <warn@@Base+0x720>
  403c98:	mov	w21, w0
  403c9c:	add	x24, x19, #0x58
  403ca0:	mov	x3, x20
  403ca4:	mov	x2, #0x3c                  	// #60
  403ca8:	mov	x1, #0x1                   	// #1
  403cac:	mov	x0, x24
  403cb0:	bl	401340 <fread@plt>
  403cb4:	cmp	x0, #0x3c
  403cb8:	b.eq	403d1c <warn@@Base+0x758>  // b.none
  403cbc:	cbz	x0, 403d04 <warn@@Base+0x740>
  403cc0:	mov	w2, #0x5                   	// #5
  403cc4:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403cc8:	add	x1, x1, #0x450
  403ccc:	mov	x0, #0x0                   	// #0
  403cd0:	bl	4013a0 <dcgettext@plt>
  403cd4:	mov	x1, x22
  403cd8:	bl	402f7c <error@@Base>
  403cdc:	mov	w21, #0x1                   	// #1
  403ce0:	b	403d04 <warn@@Base+0x740>
  403ce4:	mov	w2, #0x5                   	// #5
  403ce8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403cec:	add	x1, x1, #0xd18
  403cf0:	mov	x0, #0x0                   	// #0
  403cf4:	bl	4013a0 <dcgettext@plt>
  403cf8:	mov	x1, x22
  403cfc:	bl	402f7c <error@@Base>
  403d00:	mov	w21, #0x1                   	// #1
  403d04:	mov	w0, w21
  403d08:	ldp	x19, x20, [sp, #16]
  403d0c:	ldp	x21, x22, [sp, #32]
  403d10:	ldp	x23, x24, [sp, #48]
  403d14:	ldp	x29, x30, [sp], #64
  403d18:	ret
  403d1c:	mov	x2, #0x10                  	// #16
  403d20:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403d24:	add	x1, x1, #0xd48
  403d28:	mov	x0, x24
  403d2c:	bl	401220 <strncmp@plt>
  403d30:	cbz	w0, 403df0 <warn@@Base+0x82c>
  403d34:	mov	x2, #0x10                  	// #16
  403d38:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403d3c:	add	x1, x1, #0xd60
  403d40:	mov	x0, x24
  403d44:	bl	401220 <strncmp@plt>
  403d48:	cbz	w0, 403e0c <warn@@Base+0x848>
  403d4c:	cbnz	w23, 403e30 <warn@@Base+0x86c>
  403d50:	mov	x2, #0x10                  	// #16
  403d54:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403d58:	add	x1, x1, #0xd98
  403d5c:	mov	x0, x24
  403d60:	bl	401220 <strncmp@plt>
  403d64:	mov	w23, w0
  403d68:	cbnz	w0, 403d04 <warn@@Base+0x740>
  403d6c:	ldrb	w24, [x19, #146]
  403d70:	strb	wzr, [x19, #146]
  403d74:	mov	w2, #0xa                   	// #10
  403d78:	mov	x1, #0x0                   	// #0
  403d7c:	add	x0, x19, #0x88
  403d80:	bl	401170 <strtoul@plt>
  403d84:	mov	x21, x0
  403d88:	str	x0, [x19, #56]
  403d8c:	strb	w24, [x19, #146]
  403d90:	cmp	x0, #0x7
  403d94:	b.ls	403e50 <warn@@Base+0x88c>  // b.plast
  403d98:	tbnz	x0, #63, 403e78 <warn@@Base+0x8b4>
  403d9c:	ldr	x0, [x19, #72]
  403da0:	add	x0, x0, #0x3c
  403da4:	add	x0, x0, x21
  403da8:	str	x0, [x19, #72]
  403dac:	add	x0, x21, #0x1
  403db0:	bl	401210 <malloc@plt>
  403db4:	str	x0, [x19, #48]
  403db8:	cbz	x0, 403ea0 <warn@@Base+0x8dc>
  403dbc:	mov	x3, x20
  403dc0:	mov	x2, #0x1                   	// #1
  403dc4:	mov	x1, x21
  403dc8:	bl	401340 <fread@plt>
  403dcc:	cmp	x0, #0x1
  403dd0:	b.ne	403ebc <warn@@Base+0x8f8>  // b.any
  403dd4:	ldr	x0, [x19, #56]
  403dd8:	tbnz	w0, #0, 403eec <warn@@Base+0x928>
  403ddc:	ldr	x1, [x19, #48]
  403de0:	ldr	x0, [x19, #56]
  403de4:	strb	wzr, [x1, x0]
  403de8:	mov	w21, w23
  403dec:	b	403d04 <warn@@Base+0x740>
  403df0:	mov	w2, w23
  403df4:	mov	w1, #0x4                   	// #4
  403df8:	mov	x0, x19
  403dfc:	bl	403228 <error@@Base+0x2ac>
  403e00:	cbnz	w0, 403d50 <warn@@Base+0x78c>
  403e04:	mov	w21, #0x1                   	// #1
  403e08:	b	403d04 <warn@@Base+0x740>
  403e0c:	mov	w0, #0x1                   	// #1
  403e10:	str	w0, [x19, #84]
  403e14:	mov	w2, w23
  403e18:	mov	w1, #0x8                   	// #8
  403e1c:	mov	x0, x19
  403e20:	bl	403228 <error@@Base+0x2ac>
  403e24:	cbnz	w0, 403d50 <warn@@Base+0x78c>
  403e28:	mov	w21, #0x1                   	// #1
  403e2c:	b	403d04 <warn@@Base+0x740>
  403e30:	mov	w2, #0x5                   	// #5
  403e34:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403e38:	add	x1, x1, #0xd78
  403e3c:	mov	x0, #0x0                   	// #0
  403e40:	bl	4013a0 <dcgettext@plt>
  403e44:	mov	x1, x22
  403e48:	bl	4013c0 <printf@plt>
  403e4c:	b	403d50 <warn@@Base+0x78c>
  403e50:	mov	w2, #0x5                   	// #5
  403e54:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403e58:	add	x1, x1, #0xdb0
  403e5c:	mov	x0, #0x0                   	// #0
  403e60:	bl	4013a0 <dcgettext@plt>
  403e64:	ldr	x2, [x19, #56]
  403e68:	mov	x1, x22
  403e6c:	bl	402f7c <error@@Base>
  403e70:	mov	w21, #0x1                   	// #1
  403e74:	b	403d04 <warn@@Base+0x740>
  403e78:	mov	w2, #0x5                   	// #5
  403e7c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403e80:	add	x1, x1, #0xde0
  403e84:	mov	x0, #0x0                   	// #0
  403e88:	bl	4013a0 <dcgettext@plt>
  403e8c:	ldr	x2, [x19, #56]
  403e90:	mov	x1, x22
  403e94:	bl	402f7c <error@@Base>
  403e98:	mov	w21, #0x1                   	// #1
  403e9c:	b	403d04 <warn@@Base+0x740>
  403ea0:	mov	w2, #0x5                   	// #5
  403ea4:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403ea8:	add	x1, x1, #0xe10
  403eac:	bl	4013a0 <dcgettext@plt>
  403eb0:	bl	402f7c <error@@Base>
  403eb4:	mov	w21, #0x1                   	// #1
  403eb8:	b	403d04 <warn@@Base+0x740>
  403ebc:	ldr	x0, [x19, #48]
  403ec0:	bl	401350 <free@plt>
  403ec4:	str	xzr, [x19, #48]
  403ec8:	mov	w2, #0x5                   	// #5
  403ecc:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403ed0:	add	x1, x1, #0xe48
  403ed4:	mov	x0, #0x0                   	// #0
  403ed8:	bl	4013a0 <dcgettext@plt>
  403edc:	mov	x1, x22
  403ee0:	bl	402f7c <error@@Base>
  403ee4:	mov	w21, #0x1                   	// #1
  403ee8:	b	403d04 <warn@@Base+0x740>
  403eec:	mov	x0, x20
  403ef0:	bl	401290 <getc@plt>
  403ef4:	b	403ddc <warn@@Base+0x818>
  403ef8:	stp	x29, x30, [sp, #-32]!
  403efc:	mov	x29, sp
  403f00:	str	x19, [sp, #16]
  403f04:	mov	x19, x0
  403f08:	ldr	x0, [x0]
  403f0c:	cbz	x0, 403f14 <warn@@Base+0x950>
  403f10:	bl	401350 <free@plt>
  403f14:	ldr	x0, [x19, #24]
  403f18:	cbz	x0, 403f20 <warn@@Base+0x95c>
  403f1c:	bl	401350 <free@plt>
  403f20:	ldr	x0, [x19, #32]
  403f24:	cbz	x0, 403f2c <warn@@Base+0x968>
  403f28:	bl	401350 <free@plt>
  403f2c:	ldr	x0, [x19, #48]
  403f30:	cbz	x0, 403f38 <warn@@Base+0x974>
  403f34:	bl	401350 <free@plt>
  403f38:	ldr	x19, [sp, #16]
  403f3c:	ldp	x29, x30, [sp], #32
  403f40:	ret
  403f44:	stp	x29, x30, [sp, #-32]!
  403f48:	mov	x29, sp
  403f4c:	stp	x19, x20, [sp, #16]
  403f50:	mov	x19, x0
  403f54:	mov	x20, x1
  403f58:	ldr	x0, [x0]
  403f5c:	cbz	x0, 403f68 <warn@@Base+0x9a4>
  403f60:	bl	401320 <strcmp@plt>
  403f64:	cbz	w0, 403fac <warn@@Base+0x9e8>
  403f68:	ldr	x0, [x19, #8]
  403f6c:	cbz	x0, 403f74 <warn@@Base+0x9b0>
  403f70:	bl	4011f0 <fclose@plt>
  403f74:	mov	x0, x19
  403f78:	bl	403ef8 <warn@@Base+0x934>
  403f7c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  403f80:	add	x1, x1, #0xe80
  403f84:	mov	x0, x20
  403f88:	bl	401200 <fopen@plt>
  403f8c:	mov	x2, x0
  403f90:	mov	w0, #0x1                   	// #1
  403f94:	cbz	x2, 403fac <warn@@Base+0x9e8>
  403f98:	mov	w4, #0x0                   	// #0
  403f9c:	mov	w3, #0x0                   	// #0
  403fa0:	mov	x1, x20
  403fa4:	mov	x0, x19
  403fa8:	bl	403c24 <warn@@Base+0x660>
  403fac:	ldp	x19, x20, [sp, #16]
  403fb0:	ldp	x29, x30, [sp], #32
  403fb4:	ret
  403fb8:	stp	x29, x30, [sp, #-32]!
  403fbc:	mov	x29, sp
  403fc0:	stp	x19, x20, [sp, #16]
  403fc4:	mov	x19, x0
  403fc8:	mov	x20, x2
  403fcc:	mov	w2, #0x0                   	// #0
  403fd0:	ldr	x0, [x0, #8]
  403fd4:	bl	4012d0 <fseek@plt>
  403fd8:	cbnz	w0, 404028 <warn@@Base+0xa64>
  403fdc:	ldr	x3, [x19, #8]
  403fe0:	mov	x2, #0x3c                  	// #60
  403fe4:	mov	x1, #0x1                   	// #1
  403fe8:	add	x0, x19, #0x58
  403fec:	bl	401340 <fread@plt>
  403ff0:	cmp	x0, #0x3c
  403ff4:	b.ne	40404c <warn@@Base+0xa88>  // b.any
  403ff8:	mov	x2, #0x2                   	// #2
  403ffc:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  404000:	add	x1, x1, #0x478
  404004:	add	x0, x19, #0x92
  404008:	bl	4012f0 <memcmp@plt>
  40400c:	cbnz	w0, 404070 <warn@@Base+0xaac>
  404010:	mov	x1, x20
  404014:	mov	x0, x19
  404018:	bl	404094 <warn@@Base+0xad0>
  40401c:	ldp	x19, x20, [sp, #16]
  404020:	ldp	x29, x30, [sp], #32
  404024:	ret
  404028:	mov	w2, #0x5                   	// #5
  40402c:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  404030:	add	x1, x1, #0xe88
  404034:	mov	x0, #0x0                   	// #0
  404038:	bl	4013a0 <dcgettext@plt>
  40403c:	ldr	x1, [x19]
  404040:	bl	402f7c <error@@Base>
  404044:	mov	x0, #0x0                   	// #0
  404048:	b	40401c <warn@@Base+0xa58>
  40404c:	mov	w2, #0x5                   	// #5
  404050:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  404054:	add	x1, x1, #0x450
  404058:	mov	x0, #0x0                   	// #0
  40405c:	bl	4013a0 <dcgettext@plt>
  404060:	ldr	x1, [x19]
  404064:	bl	402f7c <error@@Base>
  404068:	mov	x0, #0x0                   	// #0
  40406c:	b	40401c <warn@@Base+0xa58>
  404070:	mov	w2, #0x5                   	// #5
  404074:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  404078:	add	x1, x1, #0x480
  40407c:	mov	x0, #0x0                   	// #0
  404080:	bl	4013a0 <dcgettext@plt>
  404084:	ldr	x1, [x19]
  404088:	bl	402f7c <error@@Base>
  40408c:	mov	x0, #0x0                   	// #0
  404090:	b	40401c <warn@@Base+0xa58>
  404094:	stp	x29, x30, [sp, #-64]!
  404098:	mov	x29, sp
  40409c:	stp	x19, x20, [sp, #16]
  4040a0:	mov	x19, x0
  4040a4:	ldrb	w3, [x0, #88]
  4040a8:	mov	x2, #0x0                   	// #0
  4040ac:	add	x0, x0, #0x58
  4040b0:	cmp	w3, #0x2f
  4040b4:	b.eq	4040e0 <warn@@Base+0xb1c>  // b.none
  4040b8:	add	x2, x2, #0x1
  4040bc:	cmp	x2, #0x10
  4040c0:	b.eq	4042b8 <warn@@Base+0xcf4>  // b.none
  4040c4:	ldrb	w1, [x0, x2]
  4040c8:	cmp	w1, #0x2f
  4040cc:	b.ne	4040b8 <warn@@Base+0xaf4>  // b.any
  4040d0:	add	x2, x19, x2
  4040d4:	strb	wzr, [x2, #88]
  4040d8:	add	x20, x19, #0x58
  4040dc:	b	4042d0 <warn@@Base+0xd0c>
  4040e0:	mov	x20, x1
  4040e4:	ldr	x0, [x19, #48]
  4040e8:	cbz	x0, 4040f4 <warn@@Base+0xb30>
  4040ec:	ldr	x0, [x19, #56]
  4040f0:	cbnz	x0, 404114 <warn@@Base+0xb50>
  4040f4:	mov	w2, #0x5                   	// #5
  4040f8:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4040fc:	add	x1, x1, #0xeb0
  404100:	mov	x0, #0x0                   	// #0
  404104:	bl	4013a0 <dcgettext@plt>
  404108:	bl	402f7c <error@@Base>
  40410c:	mov	x20, #0x0                   	// #0
  404110:	b	4042d0 <warn@@Base+0xd0c>
  404114:	stp	x21, x22, [sp, #32]
  404118:	str	xzr, [x19, #64]
  40411c:	ldrb	w22, [x19, #146]
  404120:	strb	wzr, [x19, #146]
  404124:	mov	w2, #0xa                   	// #10
  404128:	add	x1, sp, #0x38
  40412c:	add	x0, x19, #0x59
  404130:	bl	401170 <strtoul@plt>
  404134:	mov	x21, x0
  404138:	ldr	w0, [x19, #80]
  40413c:	cbz	w0, 404154 <warn@@Base+0xb90>
  404140:	ldr	x0, [sp, #56]
  404144:	cbz	x0, 404154 <warn@@Base+0xb90>
  404148:	ldrb	w1, [x0]
  40414c:	cmp	w1, #0x3a
  404150:	b.eq	404214 <warn@@Base+0xc50>  // b.none
  404154:	strb	w22, [x19, #146]
  404158:	ldr	x4, [x19, #56]
  40415c:	cmp	x4, x21
  404160:	b.cc	40422c <warn@@Base+0xc68>  // b.lo, b.ul, b.last
  404164:	b.ls	404254 <warn@@Base+0xc90>  // b.plast
  404168:	ldr	x0, [x19, #48]
  40416c:	mov	x2, x21
  404170:	ldrb	w3, [x0, x2]
  404174:	cmp	w3, #0x0
  404178:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  40417c:	b.eq	404190 <warn@@Base+0xbcc>  // b.none
  404180:	add	x2, x2, #0x1
  404184:	cmp	x4, x2
  404188:	b.ne	404170 <warn@@Base+0xbac>  // b.any
  40418c:	mov	x2, x4
  404190:	cbz	x2, 4041a8 <warn@@Base+0xbe4>
  404194:	sub	x0, x2, #0x1
  404198:	ldr	x1, [x19, #48]
  40419c:	ldrb	w1, [x1, x0]
  4041a0:	cmp	w1, #0x2f
  4041a4:	csel	x2, x2, x0, ne  // ne = any
  4041a8:	cmp	x4, x2
  4041ac:	csel	x2, x4, x2, ls  // ls = plast
  4041b0:	ldr	x0, [x19, #48]
  4041b4:	strb	wzr, [x0, x2]
  4041b8:	ldr	w0, [x19, #80]
  4041bc:	cbz	w0, 40425c <warn@@Base+0xc98>
  4041c0:	ldr	x0, [x19, #64]
  4041c4:	cbz	x0, 40425c <warn@@Base+0xc98>
  4041c8:	cmp	x2, x21
  4041cc:	b.ls	40426c <warn@@Base+0xca8>  // b.plast
  4041d0:	ldr	x1, [x19, #48]
  4041d4:	sub	x2, x2, x21
  4041d8:	add	x1, x1, x21
  4041dc:	ldr	x0, [x19]
  4041e0:	bl	403b08 <warn@@Base+0x544>
  4041e4:	mov	x22, x0
  4041e8:	cbz	x0, 4041fc <warn@@Base+0xc38>
  4041ec:	mov	x1, x0
  4041f0:	mov	x0, x20
  4041f4:	bl	403f44 <warn@@Base+0x980>
  4041f8:	cbz	w0, 404290 <warn@@Base+0xccc>
  4041fc:	mov	x0, x22
  404200:	bl	401350 <free@plt>
  404204:	ldr	x20, [x19, #48]
  404208:	add	x20, x20, x21
  40420c:	ldp	x21, x22, [sp, #32]
  404210:	b	4042d0 <warn@@Base+0xd0c>
  404214:	mov	w2, #0xa                   	// #10
  404218:	mov	x1, #0x0                   	// #0
  40421c:	add	x0, x0, #0x1
  404220:	bl	401170 <strtoul@plt>
  404224:	str	x0, [x19, #64]
  404228:	b	404154 <warn@@Base+0xb90>
  40422c:	mov	w2, #0x5                   	// #5
  404230:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  404234:	add	x1, x1, #0xef0
  404238:	mov	x0, #0x0                   	// #0
  40423c:	bl	4013a0 <dcgettext@plt>
  404240:	mov	x1, x21
  404244:	bl	402f7c <error@@Base>
  404248:	mov	x20, #0x0                   	// #0
  40424c:	ldp	x21, x22, [sp, #32]
  404250:	b	4042d0 <warn@@Base+0xd0c>
  404254:	mov	x2, x21
  404258:	b	404190 <warn@@Base+0xbcc>
  40425c:	ldr	x20, [x19, #48]
  404260:	add	x20, x20, x21
  404264:	ldp	x21, x22, [sp, #32]
  404268:	b	4042d0 <warn@@Base+0xd0c>
  40426c:	mov	w2, #0x5                   	// #5
  404270:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  404274:	add	x1, x1, #0xf30
  404278:	mov	x0, #0x0                   	// #0
  40427c:	bl	4013a0 <dcgettext@plt>
  404280:	bl	402f7c <error@@Base>
  404284:	mov	x20, #0x0                   	// #0
  404288:	ldp	x21, x22, [sp, #32]
  40428c:	b	4042d0 <warn@@Base+0xd0c>
  404290:	mov	x2, #0x0                   	// #0
  404294:	ldr	x1, [x19, #64]
  404298:	mov	x0, x20
  40429c:	bl	403fb8 <warn@@Base+0x9f4>
  4042a0:	mov	x20, x0
  4042a4:	cbz	x0, 4041fc <warn@@Base+0xc38>
  4042a8:	mov	x0, x22
  4042ac:	bl	401350 <free@plt>
  4042b0:	ldp	x21, x22, [sp, #32]
  4042b4:	b	4042d0 <warn@@Base+0xd0c>
  4042b8:	mov	x0, #0x11                  	// #17
  4042bc:	bl	404cd0 <warn@@Base+0x170c>
  4042c0:	mov	x20, x0
  4042c4:	ldp	x0, x1, [x19, #88]
  4042c8:	stp	x0, x1, [x20]
  4042cc:	strb	wzr, [x20, #16]
  4042d0:	mov	x0, x20
  4042d4:	ldp	x19, x20, [sp, #16]
  4042d8:	ldp	x29, x30, [sp], #64
  4042dc:	ret
  4042e0:	stp	x29, x30, [sp, #-80]!
  4042e4:	mov	x29, sp
  4042e8:	stp	x19, x20, [sp, #16]
  4042ec:	stp	x21, x22, [sp, #32]
  4042f0:	stp	x23, x24, [sp, #48]
  4042f4:	str	x25, [sp, #64]
  4042f8:	mov	x20, x0
  4042fc:	mov	x22, x1
  404300:	mov	x21, x2
  404304:	mov	w2, #0x5                   	// #5
  404308:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  40430c:	add	x1, x1, #0xf58
  404310:	mov	x0, #0x0                   	// #0
  404314:	bl	4013a0 <dcgettext@plt>
  404318:	mov	x23, x0
  40431c:	ldr	x24, [x20]
  404320:	mov	x0, x24
  404324:	bl	401180 <strlen@plt>
  404328:	mov	x19, x0
  40432c:	mov	x0, x21
  404330:	bl	401180 <strlen@plt>
  404334:	add	x19, x19, x0
  404338:	add	x25, x19, #0x3
  40433c:	ldr	w0, [x20, #80]
  404340:	cbz	w0, 4043ac <warn@@Base+0xde8>
  404344:	ldr	x0, [x20, #64]
  404348:	cbz	x0, 404434 <warn@@Base+0xe70>
  40434c:	ldr	x0, [x22]
  404350:	cbz	x0, 404398 <warn@@Base+0xdd4>
  404354:	bl	401180 <strlen@plt>
  404358:	add	x19, x19, #0x5
  40435c:	add	x20, x19, x0
  404360:	mov	x0, x20
  404364:	bl	401210 <malloc@plt>
  404368:	mov	x19, x0
  40436c:	cbz	x0, 4043f0 <warn@@Base+0xe2c>
  404370:	ldr	x4, [x22]
  404374:	cbz	x4, 404410 <warn@@Base+0xe4c>
  404378:	mov	x5, x21
  40437c:	mov	x3, x24
  404380:	adrp	x2, 405000 <warn@@Base+0x1a3c>
  404384:	add	x2, x2, #0xf68
  404388:	mov	x1, x20
  40438c:	mov	x0, x19
  404390:	bl	4011d0 <snprintf@plt>
  404394:	b	4043d4 <warn@@Base+0xe10>
  404398:	mov	x0, x23
  40439c:	bl	401180 <strlen@plt>
  4043a0:	add	x19, x19, #0x5
  4043a4:	add	x20, x19, x0
  4043a8:	b	404360 <warn@@Base+0xd9c>
  4043ac:	mov	x0, x25
  4043b0:	bl	401210 <malloc@plt>
  4043b4:	mov	x19, x0
  4043b8:	cbz	x0, 4043f0 <warn@@Base+0xe2c>
  4043bc:	mov	x4, x21
  4043c0:	mov	x3, x24
  4043c4:	adrp	x2, 405000 <warn@@Base+0x1a3c>
  4043c8:	add	x2, x2, #0xf78
  4043cc:	mov	x1, x25
  4043d0:	bl	4011d0 <snprintf@plt>
  4043d4:	mov	x0, x19
  4043d8:	ldp	x19, x20, [sp, #16]
  4043dc:	ldp	x21, x22, [sp, #32]
  4043e0:	ldp	x23, x24, [sp, #48]
  4043e4:	ldr	x25, [sp, #64]
  4043e8:	ldp	x29, x30, [sp], #80
  4043ec:	ret
  4043f0:	mov	w2, #0x5                   	// #5
  4043f4:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4043f8:	add	x1, x1, #0xcd0
  4043fc:	mov	x0, #0x0                   	// #0
  404400:	bl	4013a0 <dcgettext@plt>
  404404:	bl	402f7c <error@@Base>
  404408:	mov	x19, #0x0                   	// #0
  40440c:	b	4043d4 <warn@@Base+0xe10>
  404410:	mov	x5, x21
  404414:	mov	x4, x23
  404418:	mov	x3, x24
  40441c:	adrp	x2, 405000 <warn@@Base+0x1a3c>
  404420:	add	x2, x2, #0xf68
  404424:	mov	x1, x20
  404428:	mov	x0, x19
  40442c:	bl	4011d0 <snprintf@plt>
  404430:	b	4043d4 <warn@@Base+0xe10>
  404434:	mov	x0, x25
  404438:	bl	401210 <malloc@plt>
  40443c:	mov	x19, x0
  404440:	cbz	x0, 4043f0 <warn@@Base+0xe2c>
  404444:	mov	x4, x21
  404448:	mov	x3, x24
  40444c:	adrp	x2, 405000 <warn@@Base+0x1a3c>
  404450:	add	x2, x2, #0xf80
  404454:	mov	x1, x25
  404458:	mov	x0, x19
  40445c:	bl	4011d0 <snprintf@plt>
  404460:	b	4043d4 <warn@@Base+0xe10>
  404464:	stp	x29, x30, [sp, #-48]!
  404468:	mov	x29, sp
  40446c:	stp	x19, x20, [sp, #16]
  404470:	str	x21, [sp, #32]
  404474:	mov	x20, x0
  404478:	cbz	x0, 4044f4 <warn@@Base+0xf30>
  40447c:	ldr	x0, [x0]
  404480:	cbz	x0, 4044e4 <warn@@Base+0xf20>
  404484:	mov	x1, #0x1                   	// #1
  404488:	sub	x3, x20, #0x8
  40448c:	mov	w0, w1
  404490:	add	x1, x1, #0x1
  404494:	ldr	x2, [x3, x1, lsl #3]
  404498:	cbnz	x2, 40448c <warn@@Base+0xec8>
  40449c:	add	w0, w0, #0x1
  4044a0:	sbfiz	x0, x0, #3, #32
  4044a4:	bl	404cd0 <warn@@Base+0x170c>
  4044a8:	mov	x21, x0
  4044ac:	ldr	x0, [x20]
  4044b0:	cbz	x0, 4044ec <warn@@Base+0xf28>
  4044b4:	mov	x19, #0x0                   	// #0
  4044b8:	bl	404d94 <warn@@Base+0x17d0>
  4044bc:	str	x0, [x21, x19]
  4044c0:	add	x19, x19, #0x8
  4044c4:	ldr	x0, [x20, x19]
  4044c8:	cbnz	x0, 4044b8 <warn@@Base+0xef4>
  4044cc:	str	xzr, [x21, x19]
  4044d0:	mov	x0, x21
  4044d4:	ldp	x19, x20, [sp, #16]
  4044d8:	ldr	x21, [sp, #32]
  4044dc:	ldp	x29, x30, [sp], #48
  4044e0:	ret
  4044e4:	mov	w0, #0x0                   	// #0
  4044e8:	b	40449c <warn@@Base+0xed8>
  4044ec:	mov	x19, #0x0                   	// #0
  4044f0:	b	4044cc <warn@@Base+0xf08>
  4044f4:	mov	x21, x0
  4044f8:	b	4044d0 <warn@@Base+0xf0c>
  4044fc:	cbz	x0, 40453c <warn@@Base+0xf78>
  404500:	stp	x29, x30, [sp, #-32]!
  404504:	mov	x29, sp
  404508:	stp	x19, x20, [sp, #16]
  40450c:	mov	x20, x0
  404510:	ldr	x0, [x0]
  404514:	cbz	x0, 404528 <warn@@Base+0xf64>
  404518:	mov	x19, x20
  40451c:	bl	401350 <free@plt>
  404520:	ldr	x0, [x19, #8]!
  404524:	cbnz	x0, 40451c <warn@@Base+0xf58>
  404528:	mov	x0, x20
  40452c:	bl	401350 <free@plt>
  404530:	ldp	x19, x20, [sp, #16]
  404534:	ldp	x29, x30, [sp], #32
  404538:	ret
  40453c:	ret
  404540:	stp	x29, x30, [sp, #-112]!
  404544:	mov	x29, sp
  404548:	stp	x19, x20, [sp, #16]
  40454c:	stp	x23, x24, [sp, #48]
  404550:	mov	x19, x0
  404554:	mov	x24, x0
  404558:	cbz	x0, 404724 <warn@@Base+0x1160>
  40455c:	stp	x21, x22, [sp, #32]
  404560:	stp	x25, x26, [sp, #64]
  404564:	stp	x27, x28, [sp, #80]
  404568:	bl	401180 <strlen@plt>
  40456c:	add	x0, x0, #0x1
  404570:	bl	404cd0 <warn@@Base+0x170c>
  404574:	str	x0, [sp, #104]
  404578:	mov	x25, #0x0                   	// #0
  40457c:	mov	x24, #0x0                   	// #0
  404580:	mov	w26, #0x0                   	// #0
  404584:	mov	w27, #0x0                   	// #0
  404588:	mov	w21, #0x0                   	// #0
  40458c:	mov	w23, #0x0                   	// #0
  404590:	mov	w22, #0x0                   	// #0
  404594:	adrp	x20, 406000 <warn@@Base+0x2a3c>
  404598:	add	x20, x20, #0x218
  40459c:	mov	x28, x0
  4045a0:	b	404624 <warn@@Base+0x1060>
  4045a4:	mov	x0, #0x40                  	// #64
  4045a8:	bl	404cd0 <warn@@Base+0x170c>
  4045ac:	mov	x24, x0
  4045b0:	mov	w26, #0x8                   	// #8
  4045b4:	b	404664 <warn@@Base+0x10a0>
  4045b8:	cbz	w21, 40467c <warn@@Base+0x10b8>
  4045bc:	strb	w0, [x1], #1
  4045c0:	mov	w21, w3
  4045c4:	ldrb	w0, [x19, #1]!
  4045c8:	cbz	w0, 4045ec <warn@@Base+0x1028>
  4045cc:	ldrh	w2, [x20, w0, sxtw #1]
  4045d0:	tbz	w2, #6, 4045b8 <warn@@Base+0xff4>
  4045d4:	orr	w2, w22, w23
  4045d8:	orr	w2, w2, w21
  4045dc:	cbnz	w2, 4045b8 <warn@@Base+0xff4>
  4045e0:	mov	w21, w2
  4045e4:	mov	w23, w2
  4045e8:	mov	w22, w2
  4045ec:	strb	wzr, [x1]
  4045f0:	mov	x0, x28
  4045f4:	bl	404d94 <warn@@Base+0x17d0>
  4045f8:	str	x0, [x24, x25]
  4045fc:	add	w27, w27, #0x1
  404600:	add	x25, x25, #0x8
  404604:	str	xzr, [x24, x25]
  404608:	ldrb	w0, [x19]
  40460c:	ldrh	w1, [x20, w0, sxtw #1]
  404610:	tbz	w1, #6, 404620 <warn@@Base+0x105c>
  404614:	ldrb	w0, [x19, #1]!
  404618:	ldrh	w1, [x20, w0, sxtw #1]
  40461c:	tbnz	w1, #6, 404614 <warn@@Base+0x1050>
  404620:	cbz	w0, 404710 <warn@@Base+0x114c>
  404624:	ldrb	w0, [x19]
  404628:	ldrh	w0, [x20, x0, lsl #1]
  40462c:	tbz	w0, #6, 40463c <warn@@Base+0x1078>
  404630:	ldrb	w0, [x19, #1]!
  404634:	ldrh	w0, [x20, x0, lsl #1]
  404638:	tbnz	w0, #6, 404630 <warn@@Base+0x106c>
  40463c:	cbz	w26, 40464c <warn@@Base+0x1088>
  404640:	sub	w0, w26, #0x1
  404644:	cmp	w0, w27
  404648:	b.gt	404668 <warn@@Base+0x10a4>
  40464c:	cbz	x24, 4045a4 <warn@@Base+0xfe0>
  404650:	lsl	w26, w26, #1
  404654:	sbfiz	x1, x26, #3, #32
  404658:	mov	x0, x24
  40465c:	bl	404d50 <warn@@Base+0x178c>
  404660:	mov	x24, x0
  404664:	str	xzr, [x24, x25]
  404668:	ldrb	w0, [x19]
  40466c:	cbz	w0, 404708 <warn@@Base+0x1144>
  404670:	mov	x1, x28
  404674:	mov	w3, #0x0                   	// #0
  404678:	b	4045cc <warn@@Base+0x1008>
  40467c:	cmp	w0, #0x5c
  404680:	b.eq	4046d0 <warn@@Base+0x110c>  // b.none
  404684:	cbz	w22, 404698 <warn@@Base+0x10d4>
  404688:	cmp	w0, #0x27
  40468c:	b.eq	4046d8 <warn@@Base+0x1114>  // b.none
  404690:	strb	w0, [x1], #1
  404694:	b	4045c4 <warn@@Base+0x1000>
  404698:	cbz	w23, 4046b0 <warn@@Base+0x10ec>
  40469c:	cmp	w0, #0x22
  4046a0:	b.eq	4046e0 <warn@@Base+0x111c>  // b.none
  4046a4:	strb	w0, [x1], #1
  4046a8:	mov	w21, w22
  4046ac:	b	4045c4 <warn@@Base+0x1000>
  4046b0:	cmp	w0, #0x27
  4046b4:	b.eq	4046ec <warn@@Base+0x1128>  // b.none
  4046b8:	cmp	w0, #0x22
  4046bc:	b.eq	4046f8 <warn@@Base+0x1134>  // b.none
  4046c0:	strb	w0, [x1], #1
  4046c4:	mov	w21, w23
  4046c8:	mov	w22, w23
  4046cc:	b	4045c4 <warn@@Base+0x1000>
  4046d0:	mov	w21, #0x1                   	// #1
  4046d4:	b	4045c4 <warn@@Base+0x1000>
  4046d8:	mov	w22, w21
  4046dc:	b	4045c4 <warn@@Base+0x1000>
  4046e0:	mov	w21, w22
  4046e4:	mov	w23, w22
  4046e8:	b	4045c4 <warn@@Base+0x1000>
  4046ec:	mov	w21, w23
  4046f0:	mov	w22, #0x1                   	// #1
  4046f4:	b	4045c4 <warn@@Base+0x1000>
  4046f8:	mov	w21, w23
  4046fc:	mov	w22, w23
  404700:	mov	w23, #0x1                   	// #1
  404704:	b	4045c4 <warn@@Base+0x1000>
  404708:	mov	x1, x28
  40470c:	b	4045ec <warn@@Base+0x1028>
  404710:	ldr	x0, [sp, #104]
  404714:	bl	401350 <free@plt>
  404718:	ldp	x21, x22, [sp, #32]
  40471c:	ldp	x25, x26, [sp, #64]
  404720:	ldp	x27, x28, [sp, #80]
  404724:	mov	x0, x24
  404728:	ldp	x19, x20, [sp, #16]
  40472c:	ldp	x23, x24, [sp, #48]
  404730:	ldp	x29, x30, [sp], #112
  404734:	ret
  404738:	cbz	x1, 404804 <warn@@Base+0x1240>
  40473c:	stp	x29, x30, [sp, #-80]!
  404740:	mov	x29, sp
  404744:	stp	x19, x20, [sp, #16]
  404748:	stp	x25, x26, [sp, #64]
  40474c:	mov	x26, x0
  404750:	mov	x20, x1
  404754:	ldr	x19, [x0]
  404758:	cbz	x19, 4047ac <warn@@Base+0x11e8>
  40475c:	stp	x21, x22, [sp, #32]
  404760:	stp	x23, x24, [sp, #48]
  404764:	adrp	x22, 406000 <warn@@Base+0x2a3c>
  404768:	add	x22, x22, #0x218
  40476c:	mov	w23, #0x5c                  	// #92
  404770:	mov	w25, #0x27                  	// #39
  404774:	ldrb	w2, [x19]
  404778:	mov	w24, #0x22                  	// #34
  40477c:	cbnz	w2, 4047e4 <warn@@Base+0x1220>
  404780:	mov	x1, x20
  404784:	mov	w0, #0xa                   	// #10
  404788:	bl	4011c0 <fputc@plt>
  40478c:	cmn	w0, #0x1
  404790:	b.eq	404838 <warn@@Base+0x1274>  // b.none
  404794:	ldr	x19, [x26, #8]!
  404798:	cbnz	x19, 404774 <warn@@Base+0x11b0>
  40479c:	mov	w0, #0x0                   	// #0
  4047a0:	ldp	x21, x22, [sp, #32]
  4047a4:	ldp	x23, x24, [sp, #48]
  4047a8:	b	404828 <warn@@Base+0x1264>
  4047ac:	mov	w0, #0x0                   	// #0
  4047b0:	b	404828 <warn@@Base+0x1264>
  4047b4:	mov	x1, x20
  4047b8:	mov	w0, w23
  4047bc:	bl	4011c0 <fputc@plt>
  4047c0:	cmn	w0, #0x1
  4047c4:	b.eq	40480c <warn@@Base+0x1248>  // b.none
  4047c8:	mov	x1, x20
  4047cc:	mov	w0, w21
  4047d0:	bl	4011c0 <fputc@plt>
  4047d4:	cmn	w0, #0x1
  4047d8:	b.eq	40481c <warn@@Base+0x1258>  // b.none
  4047dc:	ldrb	w2, [x19, #1]!
  4047e0:	cbz	w2, 404780 <warn@@Base+0x11bc>
  4047e4:	mov	w21, w2
  4047e8:	ldrh	w1, [x22, w2, sxtw #1]
  4047ec:	tbnz	w1, #6, 4047b4 <warn@@Base+0x11f0>
  4047f0:	cmp	w2, #0x5c
  4047f4:	ccmp	w2, w25, #0x4, ne  // ne = any
  4047f8:	ccmp	w2, w24, #0x4, ne  // ne = any
  4047fc:	b.eq	4047b4 <warn@@Base+0x11f0>  // b.none
  404800:	b	4047c8 <warn@@Base+0x1204>
  404804:	mov	w0, #0x1                   	// #1
  404808:	ret
  40480c:	mov	w0, #0x1                   	// #1
  404810:	ldp	x21, x22, [sp, #32]
  404814:	ldp	x23, x24, [sp, #48]
  404818:	b	404828 <warn@@Base+0x1264>
  40481c:	mov	w0, #0x1                   	// #1
  404820:	ldp	x21, x22, [sp, #32]
  404824:	ldp	x23, x24, [sp, #48]
  404828:	ldp	x19, x20, [sp, #16]
  40482c:	ldp	x25, x26, [sp, #64]
  404830:	ldp	x29, x30, [sp], #80
  404834:	ret
  404838:	mov	w0, #0x1                   	// #1
  40483c:	ldp	x21, x22, [sp, #32]
  404840:	ldp	x23, x24, [sp, #48]
  404844:	b	404828 <warn@@Base+0x1264>
  404848:	stp	x29, x30, [sp, #-272]!
  40484c:	mov	x29, sp
  404850:	stp	x25, x26, [sp, #64]
  404854:	mov	x26, x0
  404858:	ldr	x0, [x1]
  40485c:	str	x0, [sp, #136]
  404860:	ldr	w0, [x26]
  404864:	cmp	w0, #0x1
  404868:	b.le	404b24 <warn@@Base+0x1560>
  40486c:	stp	x19, x20, [sp, #16]
  404870:	stp	x21, x22, [sp, #32]
  404874:	stp	x23, x24, [sp, #48]
  404878:	stp	x27, x28, [sp, #80]
  40487c:	mov	x25, x1
  404880:	mov	w19, #0x1                   	// #1
  404884:	mov	w23, #0x7d0                 	// #2000
  404888:	mov	w22, #0x0                   	// #0
  40488c:	adrp	x0, 406000 <warn@@Base+0x2a3c>
  404890:	add	x0, x0, #0x10
  404894:	str	x0, [sp, #104]
  404898:	adrp	x0, 406000 <warn@@Base+0x2a3c>
  40489c:	add	x0, x0, #0x218
  4048a0:	str	x0, [sp, #112]
  4048a4:	b	4049f0 <warn@@Base+0x142c>
  4048a8:	ldr	x2, [x0]
  4048ac:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4048b0:	add	x1, x1, #0xfb0
  4048b4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4048b8:	ldr	x0, [x0, #784]
  4048bc:	bl	401400 <fprintf@plt>
  4048c0:	mov	w0, #0x1                   	// #1
  4048c4:	bl	404bf0 <warn@@Base+0x162c>
  4048c8:	ldr	x0, [x25]
  4048cc:	ldr	x2, [x0]
  4048d0:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  4048d4:	add	x1, x1, #0xfe0
  4048d8:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  4048dc:	ldr	x0, [x0, #784]
  4048e0:	bl	401400 <fprintf@plt>
  4048e4:	mov	w0, #0x1                   	// #1
  4048e8:	bl	404bf0 <warn@@Base+0x162c>
  4048ec:	cbz	w0, 404ae8 <warn@@Base+0x1524>
  4048f0:	ldr	x0, [sp, #128]
  4048f4:	bl	404540 <warn@@Base+0xf7c>
  4048f8:	mov	x28, x0
  4048fc:	ldr	x0, [x25]
  404900:	ldr	x1, [sp, #136]
  404904:	cmp	x0, x1
  404908:	b.eq	4049c8 <warn@@Base+0x1404>  // b.none
  40490c:	ldr	x0, [x28]
  404910:	cbz	x0, 4049d0 <warn@@Base+0x140c>
  404914:	mov	x24, #0x0                   	// #0
  404918:	add	x24, x24, #0x1
  40491c:	lsl	x0, x24, #3
  404920:	str	x0, [sp, #120]
  404924:	ldr	x0, [x28, x24, lsl #3]
  404928:	cbnz	x0, 404918 <warn@@Base+0x1354>
  40492c:	ldr	x0, [x25]
  404930:	ldr	x0, [x0, x21, lsl #3]
  404934:	bl	401350 <free@plt>
  404938:	ldrsw	x1, [x26]
  40493c:	add	x1, x1, #0x1
  404940:	add	x1, x1, x24
  404944:	lsl	x1, x1, #3
  404948:	ldr	x0, [x25]
  40494c:	bl	404d50 <warn@@Base+0x178c>
  404950:	str	x0, [x25]
  404954:	ldr	w2, [x26]
  404958:	sub	w2, w2, w19
  40495c:	add	x1, x27, #0x8
  404960:	add	x21, x21, x24
  404964:	sbfiz	x2, x2, #3, #32
  404968:	add	x1, x0, x1
  40496c:	add	x0, x0, x21, lsl #3
  404970:	bl	401160 <memmove@plt>
  404974:	ldr	x0, [x25]
  404978:	ldr	x2, [sp, #120]
  40497c:	mov	x1, x28
  404980:	add	x0, x0, x27
  404984:	bl	401150 <memcpy@plt>
  404988:	ldr	w0, [x26]
  40498c:	sub	w0, w0, #0x1
  404990:	add	w24, w0, w24
  404994:	str	w24, [x26]
  404998:	mov	x0, x28
  40499c:	bl	401350 <free@plt>
  4049a0:	ldr	x0, [sp, #128]
  4049a4:	bl	401350 <free@plt>
  4049a8:	mov	w19, w22
  4049ac:	mov	x0, x20
  4049b0:	bl	4011f0 <fclose@plt>
  4049b4:	mov	w22, w19
  4049b8:	b	4049e0 <warn@@Base+0x141c>
  4049bc:	mov	x24, #0x0                   	// #0
  4049c0:	str	xzr, [sp, #120]
  4049c4:	b	40492c <warn@@Base+0x1368>
  4049c8:	mov	x0, x1
  4049cc:	b	404b08 <warn@@Base+0x1544>
  4049d0:	mov	x24, #0x0                   	// #0
  4049d4:	str	xzr, [sp, #120]
  4049d8:	b	40492c <warn@@Base+0x1368>
  4049dc:	mov	w22, w19
  4049e0:	add	w19, w22, #0x1
  4049e4:	ldr	w0, [x26]
  4049e8:	cmp	w0, w19
  4049ec:	b.le	404b14 <warn@@Base+0x1550>
  4049f0:	ldr	x0, [x25]
  4049f4:	sxtw	x21, w19
  4049f8:	sbfiz	x27, x19, #3, #32
  4049fc:	ldr	x20, [x0, x21, lsl #3]
  404a00:	ldrb	w1, [x20]
  404a04:	cmp	w1, #0x40
  404a08:	b.ne	4049dc <warn@@Base+0x1418>  // b.any
  404a0c:	subs	w23, w23, #0x1
  404a10:	b.eq	4048a8 <warn@@Base+0x12e4>  // b.none
  404a14:	add	x20, x20, #0x1
  404a18:	add	x2, sp, #0x90
  404a1c:	mov	x1, x20
  404a20:	mov	w0, #0x0                   	// #0
  404a24:	bl	4013f0 <__xstat@plt>
  404a28:	tbnz	w0, #31, 4049dc <warn@@Base+0x1418>
  404a2c:	ldr	w0, [sp, #160]
  404a30:	and	w0, w0, #0xf000
  404a34:	cmp	w0, #0x4, lsl #12
  404a38:	b.eq	4048c8 <warn@@Base+0x1304>  // b.none
  404a3c:	ldr	x1, [sp, #104]
  404a40:	mov	x0, x20
  404a44:	bl	401200 <fopen@plt>
  404a48:	mov	x20, x0
  404a4c:	cbz	x0, 4049dc <warn@@Base+0x1418>
  404a50:	mov	w2, #0x2                   	// #2
  404a54:	mov	x1, #0x0                   	// #0
  404a58:	bl	4012d0 <fseek@plt>
  404a5c:	cmn	w0, #0x1
  404a60:	b.eq	4049ac <warn@@Base+0x13e8>  // b.none
  404a64:	mov	x0, x20
  404a68:	bl	4011b0 <ftell@plt>
  404a6c:	mov	x24, x0
  404a70:	cmn	x0, #0x1
  404a74:	b.eq	4049ac <warn@@Base+0x13e8>  // b.none
  404a78:	mov	w2, #0x0                   	// #0
  404a7c:	mov	x1, #0x0                   	// #0
  404a80:	mov	x0, x20
  404a84:	bl	4012d0 <fseek@plt>
  404a88:	cmn	w0, #0x1
  404a8c:	b.eq	4049ac <warn@@Base+0x13e8>  // b.none
  404a90:	add	x0, x24, #0x1
  404a94:	bl	404cd0 <warn@@Base+0x170c>
  404a98:	str	x0, [sp, #128]
  404a9c:	mov	x3, x20
  404aa0:	mov	x2, x24
  404aa4:	mov	x1, #0x1                   	// #1
  404aa8:	bl	401340 <fread@plt>
  404aac:	mov	x28, x0
  404ab0:	cmp	x24, x0
  404ab4:	b.eq	404ac4 <warn@@Base+0x1500>  // b.none
  404ab8:	mov	x0, x20
  404abc:	bl	401420 <ferror@plt>
  404ac0:	cbnz	w0, 4049ac <warn@@Base+0x13e8>
  404ac4:	ldr	x1, [sp, #128]
  404ac8:	strb	wzr, [x1, x28]
  404acc:	ldrb	w0, [x1]
  404ad0:	cbz	w0, 404ae8 <warn@@Base+0x1524>
  404ad4:	ldr	x2, [sp, #112]
  404ad8:	ldrh	w2, [x2, w0, sxtw #1]
  404adc:	tbz	w2, #6, 4048ec <warn@@Base+0x1328>
  404ae0:	ldrb	w0, [x1, #1]!
  404ae4:	cbnz	w0, 404ad4 <warn@@Base+0x1510>
  404ae8:	mov	x0, #0x8                   	// #8
  404aec:	bl	404cd0 <warn@@Base+0x170c>
  404af0:	mov	x28, x0
  404af4:	str	xzr, [x0]
  404af8:	ldr	x0, [x25]
  404afc:	ldr	x1, [sp, #136]
  404b00:	cmp	x1, x0
  404b04:	b.ne	4049bc <warn@@Base+0x13f8>  // b.any
  404b08:	bl	404464 <warn@@Base+0xea0>
  404b0c:	str	x0, [x25]
  404b10:	b	40490c <warn@@Base+0x1348>
  404b14:	ldp	x19, x20, [sp, #16]
  404b18:	ldp	x21, x22, [sp, #32]
  404b1c:	ldp	x23, x24, [sp, #48]
  404b20:	ldp	x27, x28, [sp, #80]
  404b24:	ldp	x25, x26, [sp, #64]
  404b28:	ldp	x29, x30, [sp], #272
  404b2c:	ret
  404b30:	mov	x1, x0
  404b34:	cbz	x0, 404b60 <warn@@Base+0x159c>
  404b38:	ldr	x2, [x0]
  404b3c:	mov	w0, #0x0                   	// #0
  404b40:	cbz	x2, 404b5c <warn@@Base+0x1598>
  404b44:	mov	x2, #0x1                   	// #1
  404b48:	sub	x1, x1, #0x8
  404b4c:	mov	w0, w2
  404b50:	add	x2, x2, #0x1
  404b54:	ldr	x3, [x1, x2, lsl #3]
  404b58:	cbnz	x3, 404b4c <warn@@Base+0x1588>
  404b5c:	ret
  404b60:	mov	w0, #0x0                   	// #0
  404b64:	b	404b5c <warn@@Base+0x1598>
  404b68:	ldrb	w1, [x0]
  404b6c:	cbz	w1, 404b84 <warn@@Base+0x15c0>
  404b70:	add	x2, x0, #0x1
  404b74:	cmp	w1, #0x2f
  404b78:	csel	x0, x0, x2, ne  // ne = any
  404b7c:	ldrb	w1, [x2], #1
  404b80:	cbnz	w1, 404b74 <warn@@Base+0x15b0>
  404b84:	ret
  404b88:	ldrb	w2, [x0]
  404b8c:	adrp	x1, 406000 <warn@@Base+0x2a3c>
  404b90:	add	x1, x1, #0x218
  404b94:	ldrh	w1, [x1, x2, lsl #1]
  404b98:	mov	w2, #0x88                  	// #136
  404b9c:	tst	w2, w1
  404ba0:	b.eq	404bb4 <warn@@Base+0x15f0>  // b.none
  404ba4:	ldrb	w2, [x0, #1]
  404ba8:	add	x1, x0, #0x2
  404bac:	cmp	w2, #0x3a
  404bb0:	csel	x0, x1, x0, eq  // eq = none
  404bb4:	ldrb	w1, [x0]
  404bb8:	cbz	w1, 404bd8 <warn@@Base+0x1614>
  404bbc:	add	x2, x0, #0x1
  404bc0:	mov	w3, #0x5c                  	// #92
  404bc4:	cmp	w1, #0x2f
  404bc8:	ccmp	w1, w3, #0x4, ne  // ne = any
  404bcc:	csel	x0, x0, x2, ne  // ne = any
  404bd0:	ldrb	w1, [x2], #1
  404bd4:	cbnz	w1, 404bc4 <warn@@Base+0x1600>
  404bd8:	ret
  404bdc:	stp	x29, x30, [sp, #-16]!
  404be0:	mov	x29, sp
  404be4:	bl	404b68 <warn@@Base+0x15a4>
  404be8:	ldp	x29, x30, [sp], #16
  404bec:	ret
  404bf0:	stp	x29, x30, [sp, #-32]!
  404bf4:	mov	x29, sp
  404bf8:	str	x19, [sp, #16]
  404bfc:	mov	w19, w0
  404c00:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  404c04:	ldr	x0, [x0, #1080]
  404c08:	cbz	x0, 404c10 <warn@@Base+0x164c>
  404c0c:	blr	x0
  404c10:	mov	w0, w19
  404c14:	bl	401190 <exit@plt>
  404c18:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  404c1c:	str	x0, [x1, #776]
  404c20:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  404c24:	ldr	x0, [x0, #1056]
  404c28:	cbz	x0, 404c30 <warn@@Base+0x166c>
  404c2c:	ret
  404c30:	stp	x29, x30, [sp, #-16]!
  404c34:	mov	x29, sp
  404c38:	bl	4011a0 <sbrk@plt>
  404c3c:	adrp	x1, 418000 <warn@@Base+0x14a3c>
  404c40:	str	x0, [x1, #1056]
  404c44:	ldp	x29, x30, [sp], #16
  404c48:	ret
  404c4c:	stp	x29, x30, [sp, #-32]!
  404c50:	mov	x29, sp
  404c54:	stp	x19, x20, [sp, #16]
  404c58:	mov	x19, x0
  404c5c:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  404c60:	ldr	x20, [x0, #1056]
  404c64:	cbz	x20, 404cb8 <warn@@Base+0x16f4>
  404c68:	mov	x0, #0x0                   	// #0
  404c6c:	bl	4011a0 <sbrk@plt>
  404c70:	sub	x5, x0, x20
  404c74:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  404c78:	ldr	x2, [x0, #776]
  404c7c:	ldrb	w0, [x2]
  404c80:	adrp	x1, 405000 <warn@@Base+0x1a3c>
  404c84:	add	x1, x1, #0x5f8
  404c88:	adrp	x3, 406000 <warn@@Base+0x2a3c>
  404c8c:	add	x3, x3, #0x418
  404c90:	cmp	w0, #0x0
  404c94:	mov	x4, x19
  404c98:	csel	x3, x3, x1, ne  // ne = any
  404c9c:	adrp	x1, 406000 <warn@@Base+0x2a3c>
  404ca0:	add	x1, x1, #0x420
  404ca4:	adrp	x0, 418000 <warn@@Base+0x14a3c>
  404ca8:	ldr	x0, [x0, #784]
  404cac:	bl	401400 <fprintf@plt>
  404cb0:	mov	w0, #0x1                   	// #1
  404cb4:	bl	404bf0 <warn@@Base+0x162c>
  404cb8:	mov	x0, #0x0                   	// #0
  404cbc:	bl	4011a0 <sbrk@plt>
  404cc0:	adrp	x5, 418000 <warn@@Base+0x14a3c>
  404cc4:	add	x5, x5, #0x330
  404cc8:	sub	x5, x0, x5
  404ccc:	b	404c74 <warn@@Base+0x16b0>
  404cd0:	stp	x29, x30, [sp, #-32]!
  404cd4:	mov	x29, sp
  404cd8:	str	x19, [sp, #16]
  404cdc:	cmp	x0, #0x0
  404ce0:	csinc	x19, x0, xzr, ne  // ne = any
  404ce4:	mov	x0, x19
  404ce8:	bl	401210 <malloc@plt>
  404cec:	cbz	x0, 404cfc <warn@@Base+0x1738>
  404cf0:	ldr	x19, [sp, #16]
  404cf4:	ldp	x29, x30, [sp], #32
  404cf8:	ret
  404cfc:	mov	x0, x19
  404d00:	bl	404c4c <warn@@Base+0x1688>
  404d04:	stp	x29, x30, [sp, #-32]!
  404d08:	mov	x29, sp
  404d0c:	stp	x19, x20, [sp, #16]
  404d10:	mov	x20, x0
  404d14:	mov	x19, x1
  404d18:	cmp	x0, #0x0
  404d1c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404d20:	b.ne	404d2c <warn@@Base+0x1768>  // b.any
  404d24:	mov	x19, #0x1                   	// #1
  404d28:	mov	x20, x19
  404d2c:	mov	x1, x19
  404d30:	mov	x0, x20
  404d34:	bl	401250 <calloc@plt>
  404d38:	cbz	x0, 404d48 <warn@@Base+0x1784>
  404d3c:	ldp	x19, x20, [sp, #16]
  404d40:	ldp	x29, x30, [sp], #32
  404d44:	ret
  404d48:	mul	x0, x20, x19
  404d4c:	bl	404c4c <warn@@Base+0x1688>
  404d50:	stp	x29, x30, [sp, #-32]!
  404d54:	mov	x29, sp
  404d58:	str	x19, [sp, #16]
  404d5c:	cmp	x1, #0x0
  404d60:	csinc	x19, x1, xzr, ne  // ne = any
  404d64:	cbz	x0, 404d80 <warn@@Base+0x17bc>
  404d68:	mov	x1, x19
  404d6c:	bl	401270 <realloc@plt>
  404d70:	cbz	x0, 404d8c <warn@@Base+0x17c8>
  404d74:	ldr	x19, [sp, #16]
  404d78:	ldp	x29, x30, [sp], #32
  404d7c:	ret
  404d80:	mov	x0, x19
  404d84:	bl	401210 <malloc@plt>
  404d88:	b	404d70 <warn@@Base+0x17ac>
  404d8c:	mov	x0, x19
  404d90:	bl	404c4c <warn@@Base+0x1688>
  404d94:	stp	x29, x30, [sp, #-32]!
  404d98:	mov	x29, sp
  404d9c:	stp	x19, x20, [sp, #16]
  404da0:	mov	x20, x0
  404da4:	bl	401180 <strlen@plt>
  404da8:	add	x19, x0, #0x1
  404dac:	mov	x0, x19
  404db0:	bl	404cd0 <warn@@Base+0x170c>
  404db4:	mov	x2, x19
  404db8:	mov	x1, x20
  404dbc:	bl	401150 <memcpy@plt>
  404dc0:	ldp	x19, x20, [sp, #16]
  404dc4:	ldp	x29, x30, [sp], #32
  404dc8:	ret
  404dcc:	nop
  404dd0:	stp	x29, x30, [sp, #-64]!
  404dd4:	mov	x29, sp
  404dd8:	stp	x19, x20, [sp, #16]
  404ddc:	adrp	x20, 417000 <warn@@Base+0x13a3c>
  404de0:	add	x20, x20, #0xde0
  404de4:	stp	x21, x22, [sp, #32]
  404de8:	adrp	x21, 417000 <warn@@Base+0x13a3c>
  404dec:	add	x21, x21, #0xdd8
  404df0:	sub	x20, x20, x21
  404df4:	mov	w22, w0
  404df8:	stp	x23, x24, [sp, #48]
  404dfc:	mov	x23, x1
  404e00:	mov	x24, x2
  404e04:	bl	401118 <memcpy@plt-0x38>
  404e08:	cmp	xzr, x20, asr #3
  404e0c:	b.eq	404e38 <warn@@Base+0x1874>  // b.none
  404e10:	asr	x20, x20, #3
  404e14:	mov	x19, #0x0                   	// #0
  404e18:	ldr	x3, [x21, x19, lsl #3]
  404e1c:	mov	x2, x24
  404e20:	add	x19, x19, #0x1
  404e24:	mov	x1, x23
  404e28:	mov	w0, w22
  404e2c:	blr	x3
  404e30:	cmp	x20, x19
  404e34:	b.ne	404e18 <warn@@Base+0x1854>  // b.any
  404e38:	ldp	x19, x20, [sp, #16]
  404e3c:	ldp	x21, x22, [sp, #32]
  404e40:	ldp	x23, x24, [sp, #48]
  404e44:	ldp	x29, x30, [sp], #64
  404e48:	ret
  404e4c:	nop
  404e50:	ret

Disassembly of section .fini:

0000000000404e54 <.fini>:
  404e54:	stp	x29, x30, [sp, #-16]!
  404e58:	mov	x29, sp
  404e5c:	ldp	x29, x30, [sp], #16
  404e60:	ret
