Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Feb 12 22:32:11 2022
| Host         : yoshi-desktop running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.735        0.000                      0                   35        0.278        0.000                      0                   35        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.735        0.000                      0                   35        0.278        0.000                      0                   35        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.264ns (42.919%)  route 3.011ns (57.081%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.255 r  seg7/pulse/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.255    seg7/pulse/count_reg[20]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.589 r  seg7/pulse/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.589    seg7/pulse/count_reg[24]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  seg7/pulse/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.599    15.022    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  seg7/pulse/count_reg[25]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    seg7/pulse/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 2.169ns (41.872%)  route 3.011ns (58.128%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.255 r  seg7/pulse/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.255    seg7/pulse/count_reg[20]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.494 r  seg7/pulse/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.494    seg7/pulse/count_reg[24]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  seg7/pulse/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.599    15.022    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  seg7/pulse/count_reg[26]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    seg7/pulse/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.153ns (41.692%)  route 3.011ns (58.308%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.255 r  seg7/pulse/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.255    seg7/pulse/count_reg[20]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.478 r  seg7/pulse/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.478    seg7/pulse/count_reg[24]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  seg7/pulse/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.599    15.022    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  seg7/pulse/count_reg[24]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    seg7/pulse/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.150ns (41.658%)  route 3.011ns (58.342%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.475 r  seg7/pulse/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.475    seg7/pulse/count_reg[20]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.598    15.021    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[21]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    seg7/pulse/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.129ns (41.420%)  route 3.011ns (58.580%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.454 r  seg7/pulse/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.454    seg7/pulse/count_reg[20]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.598    15.021    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[23]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    seg7/pulse/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.055ns (40.564%)  route 3.011ns (59.436%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.380 r  seg7/pulse/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.380    seg7/pulse/count_reg[20]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.598    15.021    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[22]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    seg7/pulse/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.039ns (40.376%)  route 3.011ns (59.624%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.364 r  seg7/pulse/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.364    seg7/pulse/count_reg[20]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.598    15.021    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[20]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    seg7/pulse/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 2.036ns (40.340%)  route 3.011ns (59.659%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.361 r  seg7/pulse/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.361    seg7/pulse/count_reg[16]_i_1_n_6
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.597    15.020    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[17]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    seg7/pulse/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.015ns (40.091%)  route 3.011ns (59.909%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.340 r  seg7/pulse/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.340    seg7/pulse/count_reg[16]_i_1_n_4
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.597    15.020    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[19]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    seg7/pulse/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.941ns (39.196%)  route 3.011ns (60.804%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.449    seg7/pulse/count_reg[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.573 f  seg7/pulse/counter[3]_i_4/O
                         net (fo=1, routed)           1.079     7.652    seg7/pulse/counter[3]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.776 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          1.253     9.029    seg7/pulse/load
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.153 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.153    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.685 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.266 r  seg7/pulse/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.266    seg7/pulse/count_reg[16]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.597    15.020    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[18]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    seg7/pulse/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  5.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.190ns (44.848%)  route 0.234ns (55.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.515    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          0.234     1.890    seg7/counter_reg_n_0_[1]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.049     1.939 r  seg7/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.939    seg7/counter[3]_i_2_n_0
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.033    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[3]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.131     1.661    seg7/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  seg7/counter_reg[2]/Q
                         net (fo=18, routed)          0.204     1.861    seg7/counter_reg_n_0_[2]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.042     1.903 r  seg7/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    seg7/counter[2]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.033    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    seg7/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.322%)  route 0.234ns (55.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.515    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          0.234     1.890    seg7/counter_reg_n_0_[1]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.935 r  seg7/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.935    seg7/counter[0]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.033    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121     1.651    seg7/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 seg7/pulse/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  seg7/pulse/count_reg[19]/Q
                         net (fo=2, routed)           0.172     1.830    seg7/pulse/count_reg[19]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  seg7/pulse/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.875    seg7/pulse/count[16]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  seg7/pulse/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    seg7/pulse/count_reg[16]_i_1_n_4
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.869     2.034    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  seg7/pulse/count_reg[19]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    seg7/pulse/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 seg7/pulse/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seg7/pulse/count_reg[23]/Q
                         net (fo=2, routed)           0.172     1.831    seg7/pulse/count_reg[23]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  seg7/pulse/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.876    seg7/pulse/count[20]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  seg7/pulse/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    seg7/pulse/count_reg[20]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  seg7/pulse/count_reg[23]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    seg7/pulse/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.172     1.826    seg7/pulse/count_reg[3]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.871 r  seg7/pulse/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.871    seg7/pulse/count[0]_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.934 r  seg7/pulse/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    seg7/pulse/count_reg[0]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    seg7/pulse/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 seg7/pulse/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.515    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  seg7/pulse/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  seg7/pulse/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.828    seg7/pulse/count_reg[11]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  seg7/pulse/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.873    seg7/pulse/count[8]_i_2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  seg7/pulse/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    seg7/pulse/count_reg[8]_i_1_n_4
    SLICE_X0Y80          FDRE                                         r  seg7/pulse/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.032    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  seg7/pulse/count_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    seg7/pulse/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 seg7/pulse/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.514    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  seg7/pulse/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  seg7/pulse/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.827    seg7/pulse/count_reg[7]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  seg7/pulse/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.872    seg7/pulse/count[4]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  seg7/pulse/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    seg7/pulse/count_reg[4]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  seg7/pulse/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.031    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  seg7/pulse/count_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    seg7/pulse/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 seg7/pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  seg7/pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  seg7/pulse/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.830    seg7/pulse/count_reg[15]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  seg7/pulse/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.875    seg7/pulse/count[12]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  seg7/pulse/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    seg7/pulse/count_reg[12]_i_1_n_4
    SLICE_X0Y81          FDRE                                         r  seg7/pulse/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.033    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  seg7/pulse/count_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    seg7/pulse/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 seg7/pulse/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  seg7/pulse/count_reg[0]/Q
                         net (fo=3, routed)           0.184     1.838    seg7/pulse/count_reg[0]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  seg7/pulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.883    seg7/pulse/count[0]_i_6_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.953 r  seg7/pulse/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    seg7/pulse/count_reg[0]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    seg7/pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  seg7/pulse/count_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    seg7/pulse/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     seg7/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     seg7/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     seg7/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     seg7/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     seg7/pulse/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     seg7/pulse/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     seg7/pulse/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     seg7/pulse/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     seg7/pulse/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seg7/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seg7/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     seg7/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     seg7/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     seg7/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     seg7/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seg7/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seg7/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     seg7/pulse/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     seg7/pulse/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seg7/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seg7/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     seg7/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     seg7/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     seg7/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     seg7/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seg7/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seg7/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     seg7/pulse/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     seg7/pulse/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.038ns  (logic 4.388ns (43.708%)  route 5.651ns (56.292%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.714     5.317    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  seg7/counter_reg[0]/Q
                         net (fo=19, routed)          0.757     6.591    seg7/counter_reg_n_0_[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.148     6.739 r  seg7/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.894    11.633    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    15.355 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.355    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.422ns (53.214%)  route 3.888ns (46.786%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.714     5.317    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  seg7/counter_reg[0]/Q
                         net (fo=19, routed)          1.016     6.851    seg7/counter_reg_n_0_[0]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.152     7.003 r  seg7/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.872     9.875    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.627 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.627    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 4.433ns (54.013%)  route 3.775ns (45.987%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.714     5.317    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  seg7/counter_reg[0]/Q
                         net (fo=19, routed)          1.018     6.853    seg7/counter_reg_n_0_[0]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.152     7.005 r  seg7/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.757     9.761    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763    13.525 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.525    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.115ns  (logic 4.384ns (54.028%)  route 3.731ns (45.972%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.713     5.316    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          1.006     6.778    seg7/counter_reg_n_0_[1]
    SLICE_X1Y82          LUT3 (Prop_lut3_I0_O)        0.152     6.930 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.725     9.654    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.431 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.431    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 4.367ns (53.964%)  route 3.725ns (46.036%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.713     5.316    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          1.263     7.035    seg7/counter_reg_n_0_[1]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.146     7.181 r  seg7/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.462     9.643    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.765    13.408 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.408    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 4.352ns (55.620%)  route 3.472ns (44.380%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.713     5.316    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          1.009     6.780    seg7/counter_reg_n_0_[1]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.152     6.932 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.463     9.396    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    13.139 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.139    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.219ns (54.097%)  route 3.580ns (45.903%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.714     5.317    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  seg7/counter_reg[0]/Q
                         net (fo=19, routed)          1.018     6.853    seg7/counter_reg_n_0_[0]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.977 r  seg7/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.562     9.539    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.116 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.116    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 4.195ns (53.894%)  route 3.589ns (46.106%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.714     5.317    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  seg7/counter_reg[0]/Q
                         net (fo=19, routed)          1.016     6.851    seg7/counter_reg_n_0_[0]
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.124     6.975 r  seg7/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.573     9.548    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.101 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.101    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.369ns (56.911%)  route 3.308ns (43.089%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.713     5.316    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          1.255     7.027    seg7/counter_reg_n_0_[1]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.152     7.179 r  seg7/SEG7_CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.053     9.232    SEG7_CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.761    12.993 r  SEG7_CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.993    SEG7_CATH[6]
    L18                                                               r  SEG7_CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.642ns  (logic 4.073ns (53.298%)  route 3.569ns (46.702%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.713     5.316    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          1.263     7.035    seg7/counter_reg_n_0_[1]
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.124     7.159 r  seg7/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.306     9.465    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.958 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.958    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.437ns (71.214%)  route 0.581ns (28.786%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.515    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          0.254     1.911    seg7/counter_reg_n_0_[1]
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.956 r  seg7/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.282    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.533 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.533    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.420ns (66.966%)  route 0.701ns (33.034%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  seg7/counter_reg[2]/Q
                         net (fo=18, routed)          0.259     1.917    seg7/counter_reg_n_0_[2]
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.962 r  seg7/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.403    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.637 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.637    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.438ns (67.717%)  route 0.686ns (32.283%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  seg7/counter_reg[2]/Q
                         net (fo=18, routed)          0.206     1.863    seg7/counter_reg_n_0_[2]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.908 r  seg7/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.388    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.640 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.640    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.499ns (66.709%)  route 0.748ns (33.291%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  seg7/counter_reg[2]/Q
                         net (fo=18, routed)          0.259     1.917    seg7/counter_reg_n_0_[2]
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.047     1.964 r  seg7/SEG7_CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.452    SEG7_CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.311     3.764 r  SEG7_CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.764    SEG7_CATH[6]
    L18                                                               r  SEG7_CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.380ns (61.283%)  route 0.872ns (38.717%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  seg7/counter_reg[2]/Q
                         net (fo=18, routed)          0.260     1.918    seg7/counter_reg_n_0_[2]
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.963 r  seg7/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.612     2.574    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.769 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.769    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.439ns (63.205%)  route 0.838ns (36.795%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  seg7/counter_reg[2]/Q
                         net (fo=18, routed)          0.204     1.861    seg7/counter_reg_n_0_[2]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.634     2.540    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.793 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.793    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.422ns (62.122%)  route 0.867ns (37.878%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  seg7/counter_reg[2]/Q
                         net (fo=18, routed)          0.259     1.916    seg7/counter_reg_n_0_[2]
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.045     1.961 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.570    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.806 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.806    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.487ns (62.932%)  route 0.876ns (37.068%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  seg7/counter_reg[2]/Q
                         net (fo=18, routed)          0.206     1.863    seg7/counter_reg_n_0_[2]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.043     1.906 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.670     2.576    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.880 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.880    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.440ns (60.146%)  route 0.954ns (39.854%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.515    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          0.230     1.886    seg7/counter_reg_n_0_[1]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.931 r  seg7/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.724     2.656    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     3.910 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.910    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.463ns (60.385%)  route 0.960ns (39.615%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.515    seg7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  seg7/counter_reg[1]/Q
                         net (fo=19, routed)          0.230     1.886    seg7/counter_reg_n_0_[1]
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.931 r  seg7/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.661    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.939 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.939    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------





