// Seed: 2139374758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  assign module_1.id_4 = 0;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output supply1 id_2;
  output supply0 id_1;
  assign id_6 = id_7;
  wire id_13;
  assign id_2  = -1;
  assign id_1  = 1;
  assign id_13 = -1;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri1 id_5
);
  logic [-1  ^  1  ^  -1 : 1] id_7;
  ;
  supply0 id_8;
  wire id_9;
  assign id_0 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_7,
      id_10,
      id_10,
      id_9,
      id_8,
      id_7
  );
  assign id_8 = 1;
  wire id_11;
  wire id_12;
endmodule
