# RISC-V Pipelined CPU

Homework of the course _Computer Architecture, 2021 Fall, NTUCSIE_.

The CPU has following features,

- Processes instructions with 5 pipelined stages.
- Able to detect data and control hazard.
- Contains an L1 data cache to improve memory access efficiency.
