20:03:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
20:03:15 INFO  : XSCT server has started successfully.
20:03:15 INFO  : Successfully done setting XSCT server connection channel  
20:03:15 INFO  : plnx-install-location is set to ''
20:03:15 INFO  : Successfully done setting workspace for the tool. 
20:03:31 INFO  : Platform repository initialization has completed.
20:03:31 INFO  : Registering command handlers for Vitis TCF services
20:03:36 INFO  : Successfully done query RDI_DATADIR 
20:04:34 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
20:04:34 INFO  : Result from executing command 'getPlatforms': 
20:04:34 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:04:34 INFO  : Platform 'Pmod_AD2_wrapper' is added to custom repositories.
20:04:45 INFO  : Platform 'Pmod_AD2_wrapper' is added to custom repositories.
20:05:35 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
20:05:35 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
20:05:35 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:05:45 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:06:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:06:34 INFO  : 'jtag frequency' command is executed.
20:06:34 INFO  : Context for 'APU' is selected.
20:06:34 INFO  : System reset is completed.
20:06:37 INFO  : 'after 3000' command is executed.
20:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:06:40 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:06:40 INFO  : Context for 'APU' is selected.
20:06:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:40 INFO  : Context for 'APU' is selected.
20:06:40 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:06:41 INFO  : 'ps7_init' command is executed.
20:06:41 INFO  : 'ps7_post_config' command is executed.
20:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:41 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:41 INFO  : 'con' command is executed.
20:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:41 INFO  : Disconnected from the channel tcfchan#3.
20:13:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:13:36 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:14:01 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:16:21 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:16:37 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:16:49 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:17:06 INFO  : 'jtag frequency' command is executed.
20:17:06 INFO  : Context for 'APU' is selected.
20:17:06 INFO  : System reset is completed.
20:17:09 INFO  : 'after 3000' command is executed.
20:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:17:11 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:17:12 INFO  : Context for 'APU' is selected.
20:17:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:17:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:12 INFO  : Context for 'APU' is selected.
20:17:12 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:17:12 INFO  : 'ps7_init' command is executed.
20:17:13 INFO  : 'ps7_post_config' command is executed.
20:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:13 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:13 INFO  : 'con' command is executed.
20:17:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:13 INFO  : Disconnected from the channel tcfchan#5.
20:19:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:19:15 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:19:37 INFO  : 'jtag frequency' command is executed.
20:19:37 INFO  : Context for 'APU' is selected.
20:19:37 INFO  : System reset is completed.
20:19:40 INFO  : 'after 3000' command is executed.
20:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:19:43 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:19:43 INFO  : Context for 'APU' is selected.
20:19:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:43 INFO  : Context for 'APU' is selected.
20:19:43 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:19:44 INFO  : 'ps7_init' command is executed.
20:19:44 INFO  : 'ps7_post_config' command is executed.
20:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:44 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:44 INFO  : 'con' command is executed.
20:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:44 INFO  : Disconnected from the channel tcfchan#7.
20:21:12 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:21:18 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:21:31 INFO  : 'jtag frequency' command is executed.
20:21:31 INFO  : Context for 'APU' is selected.
20:21:31 INFO  : System reset is completed.
20:21:34 INFO  : 'after 3000' command is executed.
20:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:21:36 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:21:36 INFO  : Context for 'APU' is selected.
20:21:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:36 INFO  : Context for 'APU' is selected.
20:21:36 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:21:37 INFO  : 'ps7_init' command is executed.
20:21:37 INFO  : 'ps7_post_config' command is executed.
20:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:37 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:38 INFO  : 'con' command is executed.
20:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:38 INFO  : Disconnected from the channel tcfchan#9.
20:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:23:17 INFO  : 'jtag frequency' command is executed.
20:23:17 INFO  : Context for 'APU' is selected.
20:23:18 INFO  : System reset is completed.
20:23:21 INFO  : 'after 3000' command is executed.
20:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:23:23 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:23:23 INFO  : Context for 'APU' is selected.
20:23:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:23:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:23 INFO  : Context for 'APU' is selected.
20:23:23 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:23:24 INFO  : 'ps7_init' command is executed.
20:23:24 INFO  : 'ps7_post_config' command is executed.
20:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:24 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:25 INFO  : 'con' command is executed.
20:23:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:25 INFO  : Disconnected from the channel tcfchan#10.
20:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:24:15 INFO  : 'jtag frequency' command is executed.
20:24:15 INFO  : Context for 'APU' is selected.
20:24:15 INFO  : System reset is completed.
20:24:18 INFO  : 'after 3000' command is executed.
20:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:24:21 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:24:21 INFO  : Context for 'APU' is selected.
20:24:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:21 INFO  : Context for 'APU' is selected.
20:24:21 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:24:22 INFO  : 'ps7_init' command is executed.
20:24:22 INFO  : 'ps7_post_config' command is executed.
20:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:22 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:22 INFO  : 'con' command is executed.
20:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:24:22 INFO  : Disconnected from the channel tcfchan#11.
20:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:25:40 INFO  : 'jtag frequency' command is executed.
20:25:40 INFO  : Context for 'APU' is selected.
20:25:40 INFO  : System reset is completed.
20:25:43 INFO  : 'after 3000' command is executed.
20:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:25:46 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:25:46 INFO  : Context for 'APU' is selected.
20:25:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:46 INFO  : Context for 'APU' is selected.
20:25:46 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:25:47 INFO  : 'ps7_init' command is executed.
20:25:47 INFO  : 'ps7_post_config' command is executed.
20:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:47 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:48 INFO  : 'con' command is executed.
20:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:48 INFO  : Disconnected from the channel tcfchan#12.
20:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:26:41 INFO  : 'jtag frequency' command is executed.
20:26:41 INFO  : Context for 'APU' is selected.
20:26:41 INFO  : System reset is completed.
20:26:44 INFO  : 'after 3000' command is executed.
20:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:26:46 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:26:46 INFO  : Context for 'APU' is selected.
20:26:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:47 INFO  : Context for 'APU' is selected.
20:26:47 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:26:47 INFO  : 'ps7_init' command is executed.
20:26:47 INFO  : 'ps7_post_config' command is executed.
20:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:48 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:48 INFO  : 'con' command is executed.
20:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:48 INFO  : Disconnected from the channel tcfchan#13.
20:27:56 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:28:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:28:21 INFO  : 'jtag frequency' command is executed.
20:28:21 INFO  : Context for 'APU' is selected.
20:28:21 INFO  : System reset is completed.
20:28:24 INFO  : 'after 3000' command is executed.
20:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:28:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:28:26 INFO  : Context for 'APU' is selected.
20:28:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:26 INFO  : Context for 'APU' is selected.
20:28:26 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:28:27 INFO  : 'ps7_init' command is executed.
20:28:27 INFO  : 'ps7_post_config' command is executed.
20:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:28 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:28 INFO  : 'con' command is executed.
20:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:28 INFO  : Disconnected from the channel tcfchan#15.
20:33:50 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:33:57 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:34:13 INFO  : 'jtag frequency' command is executed.
20:34:13 INFO  : Context for 'APU' is selected.
20:34:13 INFO  : System reset is completed.
20:34:16 INFO  : 'after 3000' command is executed.
20:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:34:19 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:34:19 INFO  : Context for 'APU' is selected.
20:34:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:34:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:19 INFO  : Context for 'APU' is selected.
20:34:19 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:34:20 INFO  : 'ps7_init' command is executed.
20:34:20 INFO  : 'ps7_post_config' command is executed.
20:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:20 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:20 INFO  : 'con' command is executed.
20:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:20 INFO  : Disconnected from the channel tcfchan#17.
10:07:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
10:07:48 INFO  : XSCT server has started successfully.
10:07:49 INFO  : Platform repository initialization has completed.
10:07:49 INFO  : Registering command handlers for Vitis TCF services
10:07:49 INFO  : plnx-install-location is set to ''
10:07:49 INFO  : Successfully done setting XSCT server connection channel  
10:07:49 INFO  : Successfully done query RDI_DATADIR 
10:07:49 INFO  : Successfully done setting workspace for the tool. 
