[connectivity]
sp=kernel_louvain_0.m_axi_gmem0:HBM[4]
sp=kernel_louvain_0.m_axi_gmem1:HBM[0:1]
sp=kernel_louvain_0.m_axi_gmem2:HBM[2:3]
sp=kernel_louvain_0.m_axi_gmem3:HBM[5:6]
sp=kernel_louvain_0.m_axi_gmem4:HBM[5:6]
sp=kernel_louvain_0.m_axi_gmem5:HBM[7]
sp=kernel_louvain_0.m_axi_gmem6:HBM[8]
sp=kernel_louvain_0.m_axi_gmem7:HBM[9]
sp=kernel_louvain_0.m_axi_gmem8:HBM[10]
sp=kernel_louvain_0.m_axi_gmem9:HBM[11]
sp=kernel_louvain_0.m_axi_gmem10:HBM[12]
sp=kernel_louvain_0.m_axi_gmem11:HBM[13]
sp=kernel_louvain_0.m_axi_gmem12:HBM[14]
sp=kernel_louvain_0.m_axi_gmem13:HBM[15]
sp=kernel_louvain_0.m_axi_gmem14:HBM[4]
sp=kernel_louvain_0.m_axi_gmem15:HBM[0:1]

sp=kernel_louvain_1.m_axi_gmem0:HBM[20]
sp=kernel_louvain_1.m_axi_gmem1:HBM[16:17]
sp=kernel_louvain_1.m_axi_gmem2:HBM[18:19]
sp=kernel_louvain_1.m_axi_gmem3:HBM[21:22]
sp=kernel_louvain_1.m_axi_gmem4:HBM[21:22]
sp=kernel_louvain_1.m_axi_gmem5:HBM[23]
sp=kernel_louvain_1.m_axi_gmem6:HBM[24]
sp=kernel_louvain_1.m_axi_gmem7:HBM[25]
sp=kernel_louvain_1.m_axi_gmem8:HBM[26]
sp=kernel_louvain_1.m_axi_gmem9:HBM[27]
sp=kernel_louvain_1.m_axi_gmem10:HBM[28]
sp=kernel_louvain_1.m_axi_gmem11:HBM[29]
sp=kernel_louvain_1.m_axi_gmem12:HBM[30]
sp=kernel_louvain_1.m_axi_gmem13:HBM[31]
sp=kernel_louvain_1.m_axi_gmem14:HBM[20]
sp=kernel_louvain_1.m_axi_gmem15:HBM[16:17]
nk=kernel_louvain:2:kernel_louvain_0.kernel_louvain_1
[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraNetDelay_low
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=NoTimingRelaxation
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup}
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
