parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "C:\Users\joaoc\Documents\GitHub\CoP-HW-SW_2024-2025\Lab0\Vitis\hls_component\axil_macc\hls\csim\code_analyzer\output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location C:\Users\joaoc\Documents\GitHub\CoP-HW-SW_2024-2025\Lab0\Vitis\hls_component
parallelismSelector::VERBO: FPGA clock frequency is set to 100 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location C:\Users\joaoc\Documents\GitHub\CoP-HW-SW_2024-2025\Lab0\Vitis\hls_component\axil_macc\hls\csim\code_analyzer\.internal\instrument\app_0\project.symbols.bc
parallelismSelector::VERBO: FPGA frequency: 100000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 100000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: C:\Xilinx\Vitis_HLS\2024.1\vcxx\data\platform\logic\zynq.logic
parallelismSelector::VERBO: Using Program Model file: C:\Users\joaoc\Documents\GitHub\CoP-HW-SW_2024-2025\Lab0\Vitis\hls_component\axil_macc\hls\csim\code_analyzer\output\reduced_programmodel.app
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 17600, FFs: 35200, DSPs: 80, BRAMs: 120, URAMs: 0)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 17600, FFs: 35200, DSPs: 80, BRAMs: 120, URAMs: 0)
parallelismSelector::VERBO: Code Analyzer Id: 0
parallelismSelector::VERBO: Dataflow Hardware Function: _Z9axil_maccPiS_S_S_
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "C:\Users\joaoc\Documents\GitHub\CoP-HW-SW_2024-2025\Lab0\Vitis\hls_component\axil_macc\hls\csim\code_analyzer\.internal\dataflow\0\recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              19 <- {19}
                              20 <- {20}
                              21 <- {21}
                              22 <- {22}
                              23 <- {19}
                              24 <- {20}
                              25 <- {26}
                              27 <- {26}
                              28 <- {22}
                              29 <- {21}
                            
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'regc' C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component\../../axilite_macc_files/HLS/axil_macc.cpp:9:0 VariableId 5
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 209
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'a' C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component\../../axilite_macc_files/HLS/axil_macc.cpp:1:0 VariableId 19
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 209
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'b' C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component\../../axilite_macc_files/HLS/axil_macc.cpp:1:0 VariableId 20
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 209
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'c' C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component\../../axilite_macc_files/HLS/axil_macc.cpp:1:0 VariableId 21
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 209
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'instr' C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component\../../axilite_macc_files/HLS/axil_macc.cpp:1:0 VariableId 22
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 209
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'mul' C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component\../../axilite_macc_files/HLS/axil_macc.cpp:10:0 VariableId 25
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 210
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'mul' C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component\../../axilite_macc_files/HLS/axil_macc.cpp:10:0 VariableId 26
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 209
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'c' C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component\../../axilite_macc_files/HLS/axil_macc.cpp:1:0 VariableId 29
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 212
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 25 is mapped to the object with value: 26
                            
parallelismSelector::VERBO: Creating MAs for _Z9axil_maccPiS_S_S_
parallelismSelector::VERBO: Creating MAs for Outline_T3_F209_R2_Atomic
parallelismSelector::VERBO: Creating MAs for Outline_T4_F209_R3_Switch
parallelismSelector::VERBO: Creating MAs for Outline_T5_F209_R8_Atomic
parallelismSelector::VERBO: Nesting structure:
                            (empty)
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            (empty)
parallelismSelector::VERBO: Function 'axil_macc' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F209_R2_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F209_R3_Switch' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T5_F209_R8_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            (empty)
parallelismSelector::VERBO: LCDs collected in function 'axil_macc':
parallelismSelector::VERBO: LCDs collected in function 'Outline_T3_F209_R2_Atomic':
parallelismSelector::VERBO: LCDs collected in function 'Outline_T4_F209_R3_Switch':
parallelismSelector::VERBO: LCDs collected in function 'Outline_T5_F209_R8_Atomic':
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            (empty)
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            (empty)
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            (empty)
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            (empty)
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: Maybe
                            (empty)
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 209
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=19
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=20
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=22
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=26
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=5
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=5
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=5
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=5
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=21
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=5
parallelismSelector::VERBO: DataflowConstrainer: No VarIds in Loop/Func to be constrained
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            (empty)
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            (empty)
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            (empty)
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            (empty)
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            (empty)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            (empty)
parallelismSelector::VERBO: Calculating latency for top level hw function: axil_macc
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=210) (25->26)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 25 is mapped to the object with value: 26
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F209_R2_Atomic" (FunctionId 210):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F209_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=211) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F209_R3_Switch" (FunctionId 211):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F209_R3_Switch
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, if.then, if.end, if.else
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=212) (29->21)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 29 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F209_R8_Atomic" (FunctionId 212):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F209_R8_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "axil_macc" (FunctionId 209):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z9axil_maccPiS_S_S_
parallelismSelector::VERBO:          - EndCycles: if.end_iso3 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6}
parallelismSelector::VERBO:        - Critical path: if.end_iso3, codeRepl, codeRepl2, entry, codeRepl1
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z9axil_maccPiS_S_S_ : 209
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=210) (25->26)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 25 is mapped to the object with value: 26
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F209_R2_Atomic : 210
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 21 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 21 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=211) 
parallelismSelector::VERBO:   New Equivalence table
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F209_R3_Switch : 211
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 44 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 44 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=212) (29->21)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 29 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F209_R8_Atomic : 212
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Id:  0 contains valid solution: maybe, min-max latency/interval: lat 6 intv 7, min-max area: LUTs: 65 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 65, FFs: 0, DSPs: 3, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 65, FFs: 0, DSPs: 3, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            (empty)
parallelismSelector::VERBO: Calculating latency for top level hw function: axil_macc
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=210) (25->26)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 25 is mapped to the object with value: 26
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F209_R2_Atomic" (FunctionId 210):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F209_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=211) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F209_R3_Switch" (FunctionId 211):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F209_R3_Switch
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, if.then, if.end, if.else
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=212) (29->21)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 29 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F209_R8_Atomic" (FunctionId 212):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F209_R8_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "axil_macc" (FunctionId 209):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z9axil_maccPiS_S_S_
parallelismSelector::VERBO:          - EndCycles: if.end_iso3 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6}
parallelismSelector::VERBO:        - Critical path: if.end_iso3, codeRepl, codeRepl2, entry, codeRepl1
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z9axil_maccPiS_S_S_ : 209
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=210) (25->26)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 25 is mapped to the object with value: 26
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F209_R2_Atomic : 210
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 21 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 21 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=211) 
parallelismSelector::VERBO:   New Equivalence table
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F209_R3_Switch : 211
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 44 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 44 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=212) (29->21)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 29 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F209_R8_Atomic : 212
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Function with Id 209:
parallelismSelector::VERBO:     Interval: 7 - 7
                                Latency: 6 - 6
parallelismSelector::VERBO: Function with Id 210:
parallelismSelector::VERBO:     Interval: 1 - 1
                                Latency: 0 - 0
parallelismSelector::VERBO: Function with Id 211:
parallelismSelector::VERBO:     Interval: 3 - 3
                                Latency: 2 - 2
parallelismSelector::VERBO: Function with Id 212:
parallelismSelector::VERBO:     Interval: 1 - 1
                                Latency: 0 - 0
