begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Opcode table for TI TMS320C80 (MVP).    Copyright 1996, 1997, 2000 Free Software Foundation, Inc.  This file is part of GDB, GAS, and the GNU binutils.  GDB, GAS, and the GNU binutils are free software; you can redistribute them and/or modify them under the terms of the GNU General Public License as published by the Free Software Foundation; either version 1, or (at your option) any later version.  GDB, GAS, and the GNU binutils are distributed in the hope that they will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this file; see the file COPYING.  If not, write to the Free Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"opcode/tic80.h"
end_include

begin_comment
comment|/* This file holds various tables for the TMS320C80 (MVP).     The opcode table is strictly constant data, so the compiler should    be able to put it in the .text section.     This file also holds the operand table.  All knowledge about    inserting operands into instructions and vice-versa is kept in this    file.     The predefined register table maps from register names to register    values.  */
end_comment

begin_escape
end_escape

begin_comment
comment|/* Table of predefined symbol names, such as general purpose registers,    floating point registers, condition codes, control registers, and bit    numbers.     The table is sorted case independently by name so that it is suitable for    searching via a binary search using a case independent comparison    function.     Note that the type of the symbol is stored in the upper bits of the value    field, which allows the value and type to be passed around as a unit in a    single int.  The types have to be masked off before using the numeric    value as a number. */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|predefined_symbol
name|tic80_predefined_symbols
index|[]
init|=
block|{
block|{
literal|"a0"
block|,
name|TIC80_OPERAND_FPA
operator||
literal|0
block|}
block|,
block|{
literal|"a1"
block|,
name|TIC80_OPERAND_FPA
operator||
literal|1
block|}
block|,
block|{
literal|"alw.b"
block|,
name|TIC80_OPERAND_CC
operator||
literal|7
block|}
block|,
block|{
literal|"alw.h"
block|,
name|TIC80_OPERAND_CC
operator||
literal|15
block|}
block|,
block|{
literal|"alw.w"
block|,
name|TIC80_OPERAND_CC
operator||
literal|23
block|}
block|,
block|{
literal|"ANASTAT"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x34
block|}
block|,
block|{
literal|"BRK1"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x39
block|}
block|,
block|{
literal|"BRK2"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x3A
block|}
block|,
block|{
literal|"CONFIG"
block|,
name|TIC80_OPERAND_CR
operator||
literal|2
block|}
block|,
block|{
literal|"DLRU"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x500
block|}
block|,
block|{
literal|"DTAG0"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x400
block|}
block|,
block|{
literal|"DTAG1"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x401
block|}
block|,
block|{
literal|"DTAG10"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x40A
block|}
block|,
block|{
literal|"DTAG11"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x40B
block|}
block|,
block|{
literal|"DTAG12"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x40C
block|}
block|,
block|{
literal|"DTAG13"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x40D
block|}
block|,
block|{
literal|"DTAG14"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x40E
block|}
block|,
block|{
literal|"DTAG15"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x40F
block|}
block|,
block|{
literal|"DTAG2"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x402
block|}
block|,
block|{
literal|"DTAG3"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x403
block|}
block|,
block|{
literal|"DTAG4"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x404
block|}
block|,
block|{
literal|"DTAG5"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x405
block|}
block|,
block|{
literal|"DTAG6"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x406
block|}
block|,
block|{
literal|"DTAG7"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x407
block|}
block|,
block|{
literal|"DTAG8"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x408
block|}
block|,
block|{
literal|"DTAG9"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x409
block|}
block|,
block|{
literal|"ECOMCNTL"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x33
block|}
block|,
block|{
literal|"EIP"
block|,
name|TIC80_OPERAND_CR
operator||
literal|1
block|}
block|,
block|{
literal|"EPC"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0
block|}
block|,
block|{
literal|"eq.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|0
block|}
block|,
block|{
literal|"eq.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|20
block|}
block|,
block|{
literal|"eq.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|10
block|}
block|,
block|{
literal|"eq.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|20
block|}
block|,
block|{
literal|"eq0.b"
block|,
name|TIC80_OPERAND_CC
operator||
literal|2
block|}
block|,
block|{
literal|"eq0.h"
block|,
name|TIC80_OPERAND_CC
operator||
literal|10
block|}
block|,
block|{
literal|"eq0.w"
block|,
name|TIC80_OPERAND_CC
operator||
literal|18
block|}
block|,
block|{
literal|"FLTADR"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x11
block|}
block|,
block|{
literal|"FLTDTH"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x14
block|}
block|,
block|{
literal|"FLTDTL"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x13
block|}
block|,
block|{
literal|"FLTOP"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x10
block|}
block|,
block|{
literal|"FLTTAG"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x12
block|}
block|,
block|{
literal|"FPST"
block|,
name|TIC80_OPERAND_CR
operator||
literal|8
block|}
block|,
block|{
literal|"ge.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|5
block|}
block|,
block|{
literal|"ge.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|25
block|}
block|,
block|{
literal|"ge.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|15
block|}
block|,
block|{
literal|"ge.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|25
block|}
block|,
block|{
literal|"ge0.b"
block|,
name|TIC80_OPERAND_CC
operator||
literal|3
block|}
block|,
block|{
literal|"ge0.h"
block|,
name|TIC80_OPERAND_CC
operator||
literal|11
block|}
block|,
block|{
literal|"ge0.w"
block|,
name|TIC80_OPERAND_CC
operator||
literal|19
block|}
block|,
block|{
literal|"gt.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|2
block|}
block|,
block|{
literal|"gt.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|22
block|}
block|,
block|{
literal|"gt.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|12
block|}
block|,
block|{
literal|"gt.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|22
block|}
block|,
block|{
literal|"gt0.b"
block|,
name|TIC80_OPERAND_CC
operator||
literal|1
block|}
block|,
block|{
literal|"gt0.h"
block|,
name|TIC80_OPERAND_CC
operator||
literal|9
block|}
block|,
block|{
literal|"gt0.w"
block|,
name|TIC80_OPERAND_CC
operator||
literal|17
block|}
block|,
block|{
literal|"hi.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|6
block|}
block|,
block|{
literal|"hi.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|16
block|}
block|,
block|{
literal|"hi.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|26
block|}
block|,
block|{
literal|"hs.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|9
block|}
block|,
block|{
literal|"hs.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|19
block|}
block|,
block|{
literal|"hs.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|29
block|}
block|,
block|{
literal|"ib.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|28
block|}
block|,
block|{
literal|"IE"
block|,
name|TIC80_OPERAND_CR
operator||
literal|6
block|}
block|,
block|{
literal|"ILRU"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x300
block|}
block|,
block|{
literal|"in.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|27
block|}
block|,
block|{
literal|"IN0P"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x4000
block|}
block|,
block|{
literal|"IN1P"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x4001
block|}
block|,
block|{
literal|"INTPEN"
block|,
name|TIC80_OPERAND_CR
operator||
literal|4
block|}
block|,
block|{
literal|"ITAG0"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x200
block|}
block|,
block|{
literal|"ITAG1"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x201
block|}
block|,
block|{
literal|"ITAG10"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x20A
block|}
block|,
block|{
literal|"ITAG11"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x20B
block|}
block|,
block|{
literal|"ITAG12"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x20C
block|}
block|,
block|{
literal|"ITAG13"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x20D
block|}
block|,
block|{
literal|"ITAG14"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x20E
block|}
block|,
block|{
literal|"ITAG15"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x20F
block|}
block|,
block|{
literal|"ITAG2"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x202
block|}
block|,
block|{
literal|"ITAG3"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x203
block|}
block|,
block|{
literal|"ITAG4"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x204
block|}
block|,
block|{
literal|"ITAG5"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x205
block|}
block|,
block|{
literal|"ITAG6"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x206
block|}
block|,
block|{
literal|"ITAG7"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x207
block|}
block|,
block|{
literal|"ITAG8"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x208
block|}
block|,
block|{
literal|"ITAG9"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x209
block|}
block|,
block|{
literal|"le.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|3
block|}
block|,
block|{
literal|"le.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|23
block|}
block|,
block|{
literal|"le.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|13
block|}
block|,
block|{
literal|"le.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|23
block|}
block|,
block|{
literal|"le0.b"
block|,
name|TIC80_OPERAND_CC
operator||
literal|6
block|}
block|,
block|{
literal|"le0.h"
block|,
name|TIC80_OPERAND_CC
operator||
literal|14
block|}
block|,
block|{
literal|"le0.w"
block|,
name|TIC80_OPERAND_CC
operator||
literal|22
block|}
block|,
block|{
literal|"lo.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|8
block|}
block|,
block|{
literal|"lo.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|18
block|}
block|,
block|{
literal|"lo.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|28
block|}
block|,
block|{
literal|"ls.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|7
block|}
block|,
block|{
literal|"ls.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|17
block|}
block|,
block|{
literal|"ls.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|27
block|}
block|,
block|{
literal|"lt.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|4
block|}
block|,
block|{
literal|"lt.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|24
block|}
block|,
block|{
literal|"lt.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|14
block|}
block|,
block|{
literal|"lt.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|24
block|}
block|,
block|{
literal|"lt0.b"
block|,
name|TIC80_OPERAND_CC
operator||
literal|4
block|}
block|,
block|{
literal|"lt0.h"
block|,
name|TIC80_OPERAND_CC
operator||
literal|12
block|}
block|,
block|{
literal|"lt0.w"
block|,
name|TIC80_OPERAND_CC
operator||
literal|20
block|}
block|,
block|{
literal|"MIP"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x31
block|}
block|,
block|{
literal|"MPC"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x30
block|}
block|,
block|{
literal|"ne.b"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|1
block|}
block|,
block|{
literal|"ne.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|21
block|}
block|,
block|{
literal|"ne.h"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|11
block|}
block|,
block|{
literal|"ne.w"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|21
block|}
block|,
block|{
literal|"ne0.b"
block|,
name|TIC80_OPERAND_CC
operator||
literal|5
block|}
block|,
block|{
literal|"ne0.h"
block|,
name|TIC80_OPERAND_CC
operator||
literal|13
block|}
block|,
block|{
literal|"ne0.w"
block|,
name|TIC80_OPERAND_CC
operator||
literal|21
block|}
block|,
block|{
literal|"nev.b"
block|,
name|TIC80_OPERAND_CC
operator||
literal|0
block|}
block|,
block|{
literal|"nev.h"
block|,
name|TIC80_OPERAND_CC
operator||
literal|8
block|}
block|,
block|{
literal|"nev.w"
block|,
name|TIC80_OPERAND_CC
operator||
literal|16
block|}
block|,
block|{
literal|"ob.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|29
block|}
block|,
block|{
literal|"or.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|31
block|}
block|,
block|{
literal|"ou.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|26
block|}
block|,
block|{
literal|"OUTP"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x4002
block|}
block|,
block|{
literal|"PKTREQ"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0xD
block|}
block|,
block|{
literal|"PPERROR"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0xA
block|}
block|,
block|{
literal|"r0"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|1
block|}
block|,
block|{
literal|"r10"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|10
block|}
block|,
block|{
literal|"r11"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|11
block|}
block|,
block|{
literal|"r12"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|12
block|}
block|,
block|{
literal|"r13"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|13
block|}
block|,
block|{
literal|"r14"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|14
block|}
block|,
block|{
literal|"r15"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|15
block|}
block|,
block|{
literal|"r16"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|16
block|}
block|,
block|{
literal|"r17"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|17
block|}
block|,
block|{
literal|"r18"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|18
block|}
block|,
block|{
literal|"r19"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|19
block|}
block|,
block|{
literal|"r2"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|2
block|}
block|,
block|{
literal|"r20"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|20
block|}
block|,
block|{
literal|"r21"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|21
block|}
block|,
block|{
literal|"r22"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|22
block|}
block|,
block|{
literal|"r23"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|23
block|}
block|,
block|{
literal|"r24"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|24
block|}
block|,
block|{
literal|"r25"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|25
block|}
block|,
block|{
literal|"r26"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|26
block|}
block|,
block|{
literal|"r27"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|27
block|}
block|,
block|{
literal|"r28"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|28
block|}
block|,
block|{
literal|"r29"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|29
block|}
block|,
block|{
literal|"r3"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|3
block|}
block|,
block|{
literal|"r30"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|30
block|}
block|,
block|{
literal|"r31"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|31
block|}
block|,
block|{
literal|"r4"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|4
block|}
block|,
block|{
literal|"r5"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|5
block|}
block|,
block|{
literal|"r6"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|6
block|}
block|,
block|{
literal|"r7"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|7
block|}
block|,
block|{
literal|"r8"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|8
block|}
block|,
block|{
literal|"r9"
block|,
name|TIC80_OPERAND_GPR
operator||
literal|9
block|}
block|,
block|{
literal|"SYSSTK"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x20
block|}
block|,
block|{
literal|"SYSTMP"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0x21
block|}
block|,
block|{
literal|"TCOUNT"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0xE
block|}
block|,
block|{
literal|"TSCALE"
block|,
name|TIC80_OPERAND_CR
operator||
literal|0xF
block|}
block|,
block|{
literal|"uo.f"
block|,
name|TIC80_OPERAND_BITNUM
operator||
literal|30
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|tic80_num_predefined_symbols
init|=
sizeof|sizeof
argument_list|(
name|tic80_predefined_symbols
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
expr|struct
name|predefined_symbol
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* This function takes a predefined symbol name in NAME, symbol class    in CLASS, and translates it to a numeric value, which it returns.     If CLASS is zero, any symbol that matches NAME is translated.  If    CLASS is non-zero, then only a symbol that has class CLASS is    matched.     If no translation is possible, it returns -1, a value not used by    any predefined symbol. Note that the predefined symbol array is    presorted case independently by name.     This function is implemented with the assumption that there are no    duplicate names in the predefined symbol array, which happens to be    true at the moment.   */
end_comment

begin_function
name|int
name|tic80_symbol_to_value
parameter_list|(
name|name
parameter_list|,
name|class
parameter_list|)
name|char
modifier|*
name|name
decl_stmt|;
name|int
name|class
decl_stmt|;
block|{
specifier|const
name|struct
name|predefined_symbol
modifier|*
name|pdsp
decl_stmt|;
name|int
name|low
init|=
literal|0
decl_stmt|;
name|int
name|middle
decl_stmt|;
name|int
name|high
init|=
name|tic80_num_predefined_symbols
operator|-
literal|1
decl_stmt|;
name|int
name|cmp
decl_stmt|;
name|int
name|rtnval
init|=
operator|-
literal|1
decl_stmt|;
while|while
condition|(
name|low
operator|<=
name|high
condition|)
block|{
name|middle
operator|=
operator|(
name|low
operator|+
name|high
operator|)
operator|/
literal|2
expr_stmt|;
name|cmp
operator|=
name|strcasecmp
argument_list|(
name|name
argument_list|,
name|tic80_predefined_symbols
index|[
name|middle
index|]
operator|.
name|name
argument_list|)
expr_stmt|;
if|if
condition|(
name|cmp
operator|<
literal|0
condition|)
block|{
name|high
operator|=
name|middle
operator|-
literal|1
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|cmp
operator|>
literal|0
condition|)
block|{
name|low
operator|=
name|middle
operator|+
literal|1
expr_stmt|;
block|}
else|else
block|{
name|pdsp
operator|=
operator|&
name|tic80_predefined_symbols
index|[
name|middle
index|]
expr_stmt|;
if|if
condition|(
operator|(
name|class
operator|==
literal|0
operator|)
operator|||
operator|(
name|class
operator|&
name|PDS_VALUE
argument_list|(
name|pdsp
argument_list|)
operator|)
condition|)
block|{
name|rtnval
operator|=
name|PDS_VALUE
argument_list|(
name|pdsp
argument_list|)
expr_stmt|;
block|}
comment|/* For now we assume that there are no duplicate names */
break|break;
block|}
block|}
return|return
operator|(
name|rtnval
operator|)
return|;
block|}
end_function

begin_comment
comment|/* This function takes a value VAL and finds a matching predefined    symbol that is in the operand class specified by CLASS.  If CLASS    is zero, the first matching symbol is returned. */
end_comment

begin_function
specifier|const
name|char
modifier|*
name|tic80_value_to_symbol
parameter_list|(
name|val
parameter_list|,
name|class
parameter_list|)
name|int
name|val
decl_stmt|;
name|int
name|class
decl_stmt|;
block|{
specifier|const
name|struct
name|predefined_symbol
modifier|*
name|pdsp
decl_stmt|;
name|int
name|ival
decl_stmt|;
name|char
modifier|*
name|name
decl_stmt|;
name|name
operator|=
name|NULL
expr_stmt|;
for|for
control|(
name|pdsp
operator|=
name|tic80_predefined_symbols
init|;
name|pdsp
operator|<
name|tic80_predefined_symbols
operator|+
name|tic80_num_predefined_symbols
condition|;
name|pdsp
operator|++
control|)
block|{
name|ival
operator|=
name|PDS_VALUE
argument_list|(
name|pdsp
argument_list|)
operator|&
operator|~
name|TIC80_OPERAND_MASK
expr_stmt|;
if|if
condition|(
name|ival
operator|==
name|val
condition|)
block|{
if|if
condition|(
operator|(
name|class
operator|==
literal|0
operator|)
operator|||
operator|(
name|class
operator|&
name|PDS_VALUE
argument_list|(
name|pdsp
argument_list|)
operator|)
condition|)
block|{
comment|/* Found the desired match */
name|name
operator|=
name|PDS_NAME
argument_list|(
name|pdsp
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
block|}
return|return
operator|(
name|name
operator|)
return|;
block|}
end_function

begin_comment
comment|/* This function returns a pointer to the next symbol in the predefined    symbol table after PDSP, or NULL if PDSP points to the last symbol.  If    PDSP is NULL, it returns the first symbol in the table.  Thus it can be    used to walk through the table by first calling it with NULL and then    calling it with each value it returned on the previous call, until it    returns NULL. */
end_comment

begin_function
specifier|const
name|struct
name|predefined_symbol
modifier|*
name|tic80_next_predefined_symbol
parameter_list|(
name|pdsp
parameter_list|)
specifier|const
name|struct
name|predefined_symbol
modifier|*
name|pdsp
decl_stmt|;
block|{
if|if
condition|(
name|pdsp
operator|==
name|NULL
condition|)
block|{
name|pdsp
operator|=
name|tic80_predefined_symbols
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|pdsp
operator|>=
name|tic80_predefined_symbols
operator|&&
name|pdsp
operator|<
name|tic80_predefined_symbols
operator|+
name|tic80_num_predefined_symbols
operator|-
literal|1
condition|)
block|{
name|pdsp
operator|++
expr_stmt|;
block|}
else|else
block|{
name|pdsp
operator|=
name|NULL
expr_stmt|;
block|}
return|return
operator|(
name|pdsp
operator|)
return|;
block|}
end_function

begin_escape
end_escape

begin_comment
comment|/* The operands table.  The fields are:  	bits, shift, insertion function, extraction function, flags  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|tic80_operand
name|tic80_operands
index|[]
init|=
block|{
comment|/* The zero index is used to indicate the end of the list of operands.  */
define|#
directive|define
name|UNUSED
value|(0)
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|/* Short signed immediate value in bits 14-0. */
define|#
directive|define
name|SSI
value|(UNUSED + 1)
block|{
literal|15
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_SIGNED
block|}
block|,
comment|/* Short unsigned immediate value in bits 14-0 */
define|#
directive|define
name|SUI
value|(SSI + 1)
block|{
literal|15
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* Short unsigned bitfield in bits 14-0.  We distinguish this      from a regular unsigned immediate value only for the convenience      of the disassembler and the user. */
define|#
directive|define
name|SUBF
value|(SUI + 1)
block|{
literal|15
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_BITFIELD
block|}
block|,
comment|/* Long signed immediate in following 32 bit word */
define|#
directive|define
name|LSI
value|(SUBF + 1)
block|{
literal|32
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_SIGNED
block|}
block|,
comment|/* Long unsigned immediate in following 32 bit word */
define|#
directive|define
name|LUI
value|(LSI + 1)
block|{
literal|32
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* Long unsigned bitfield in following 32 bit word.  We distinguish      this from a regular unsigned immediate value only for the      convenience of the disassembler and the user. */
define|#
directive|define
name|LUBF
value|(LUI + 1)
block|{
literal|32
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_BITFIELD
block|}
block|,
comment|/* Single precision floating point immediate in following 32 bit      word. */
define|#
directive|define
name|SPFI
value|(LUBF + 1)
block|{
literal|32
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_FLOAT
block|}
block|,
comment|/* Register in bits 4-0 */
define|#
directive|define
name|REG_0
value|(SPFI + 1)
block|{
literal|5
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
block|}
block|,
comment|/* Even register in bits 4-0 */
define|#
directive|define
name|REG_0_E
value|(REG_0 + 1)
block|{
literal|5
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
operator||
name|TIC80_OPERAND_EVEN
block|}
block|,
comment|/* Register in bits 26-22 */
define|#
directive|define
name|REG_22
value|(REG_0_E + 1)
block|{
literal|5
block|,
literal|22
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
block|}
block|,
comment|/* Even register in bits 26-22 */
define|#
directive|define
name|REG_22_E
value|(REG_22 + 1)
block|{
literal|5
block|,
literal|22
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
operator||
name|TIC80_OPERAND_EVEN
block|}
block|,
comment|/* Register in bits 31-27 */
define|#
directive|define
name|REG_DEST
value|(REG_22_E + 1)
block|{
literal|5
block|,
literal|27
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
block|}
block|,
comment|/* Even register in bits 31-27 */
define|#
directive|define
name|REG_DEST_E
value|(REG_DEST + 1)
block|{
literal|5
block|,
literal|27
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
operator||
name|TIC80_OPERAND_EVEN
block|}
block|,
comment|/* Floating point accumulator register (a0-a3) specified by bit 16 (MSB)      and bit 11 (LSB) */
comment|/* FIXME!  Needs to use functions to insert and extract the register      number in bits 16 and 11. */
define|#
directive|define
name|REG_FPA
value|(REG_DEST_E + 1)
block|{
literal|0
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_FPA
block|}
block|,
comment|/* Short signed PC word offset in bits 14-0 */
define|#
directive|define
name|OFF_SS_PC
value|(REG_FPA + 1)
block|{
literal|15
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_PCREL
operator||
name|TIC80_OPERAND_SIGNED
block|}
block|,
comment|/* Long signed PC word offset in following 32 bit word */
define|#
directive|define
name|OFF_SL_PC
value|(OFF_SS_PC + 1)
block|{
literal|32
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_PCREL
operator||
name|TIC80_OPERAND_SIGNED
block|}
block|,
comment|/* Short signed base relative byte offset in bits 14-0 */
define|#
directive|define
name|OFF_SS_BR
value|(OFF_SL_PC + 1)
block|{
literal|15
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_BASEREL
operator||
name|TIC80_OPERAND_SIGNED
block|}
block|,
comment|/* Long signed base relative byte offset in following 32 bit word */
define|#
directive|define
name|OFF_SL_BR
value|(OFF_SS_BR + 1)
block|{
literal|32
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_BASEREL
operator||
name|TIC80_OPERAND_SIGNED
block|}
block|,
comment|/* Long signed base relative byte offset in following 32 bit word      with optional ":s" modifier flag in bit 11 */
define|#
directive|define
name|OFF_SL_BR_SCALED
value|(OFF_SL_BR + 1)
block|{
literal|32
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_BASEREL
operator||
name|TIC80_OPERAND_SIGNED
operator||
name|TIC80_OPERAND_SCALED
block|}
block|,
comment|/* BITNUM in bits 31-27 */
define|#
directive|define
name|BITNUM
value|(OFF_SL_BR_SCALED + 1)
block|{
literal|5
block|,
literal|27
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_BITNUM
block|}
block|,
comment|/* Condition code in bits 31-27 */
define|#
directive|define
name|CC
value|(BITNUM + 1)
block|{
literal|5
block|,
literal|27
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_CC
block|}
block|,
comment|/* Control register number in bits 14-0 */
define|#
directive|define
name|CR_SI
value|(CC + 1)
block|{
literal|15
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_CR
block|}
block|,
comment|/* Control register number in next 32 bit word */
define|#
directive|define
name|CR_LI
value|(CR_SI + 1)
block|{
literal|32
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_CR
block|}
block|,
comment|/* A base register in bits 26-22, enclosed in parens */
define|#
directive|define
name|REG_BASE
value|(CR_LI + 1)
block|{
literal|5
block|,
literal|22
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
operator||
name|TIC80_OPERAND_PARENS
block|}
block|,
comment|/* A base register in bits 26-22, enclosed in parens, with optional ":m"      flag in bit 17 (short immediate instructions only) */
define|#
directive|define
name|REG_BASE_M_SI
value|(REG_BASE + 1)
block|{
literal|5
block|,
literal|22
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
operator||
name|TIC80_OPERAND_PARENS
operator||
name|TIC80_OPERAND_M_SI
block|}
block|,
comment|/* A base register in bits 26-22, enclosed in parens, with optional ":m"    flag in bit 15 (long immediate and register instructions only) */
define|#
directive|define
name|REG_BASE_M_LI
value|(REG_BASE_M_SI + 1)
block|{
literal|5
block|,
literal|22
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
operator||
name|TIC80_OPERAND_PARENS
operator||
name|TIC80_OPERAND_M_LI
block|}
block|,
comment|/* Scaled register in bits 4-0, with optional ":s" modifier flag in bit 11 */
define|#
directive|define
name|REG_SCALED
value|(REG_BASE_M_LI + 1)
block|{
literal|5
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_GPR
operator||
name|TIC80_OPERAND_SCALED
block|}
block|,
comment|/* Unsigned immediate in bits 4-0, used only for shift instructions */
define|#
directive|define
name|ROTATE
value|(REG_SCALED + 1)
block|{
literal|5
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* Unsigned immediate in bits 9-5, used only for shift instructions */
define|#
directive|define
name|ENDMASK
value|(ROTATE + 1)
block|{
literal|5
block|,
literal|5
block|,
name|NULL
block|,
name|NULL
block|,
name|TIC80_OPERAND_ENDMASK
block|}
block|,  }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|tic80_num_operands
init|=
sizeof|sizeof
argument_list|(
name|tic80_operands
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
operator|*
name|tic80_operands
argument_list|)
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Macros used to generate entries for the opcodes table. */
end_comment

begin_define
define|#
directive|define
name|FIXME
value|0
end_define

begin_comment
comment|/* Short-Immediate Format Instructions - basic opcode */
end_comment

begin_define
define|#
directive|define
name|OP_SI
parameter_list|(
name|x
parameter_list|)
value|(((x)& 0x7F)<< 15)
end_define

begin_define
define|#
directive|define
name|MASK_SI
value|OP_SI(0x7F)
end_define

begin_comment
comment|/* Long-Immediate Format Instructions - basic opcode */
end_comment

begin_define
define|#
directive|define
name|OP_LI
parameter_list|(
name|x
parameter_list|)
value|(((x)& 0x3FF)<< 12)
end_define

begin_define
define|#
directive|define
name|MASK_LI
value|OP_LI(0x3FF)
end_define

begin_comment
comment|/* Register Format Instructions - basic opcode */
end_comment

begin_define
define|#
directive|define
name|OP_REG
parameter_list|(
name|x
parameter_list|)
value|OP_LI(x)
end_define

begin_comment
comment|/* For readability */
end_comment

begin_define
define|#
directive|define
name|MASK_REG
value|MASK_LI
end_define

begin_comment
comment|/* For readability */
end_comment

begin_comment
comment|/* The 'n' bit at bit 10 */
end_comment

begin_define
define|#
directive|define
name|n
parameter_list|(
name|x
parameter_list|)
value|((x)<< 10)
end_define

begin_comment
comment|/* The 'i' bit at bit 11 */
end_comment

begin_define
define|#
directive|define
name|i
parameter_list|(
name|x
parameter_list|)
value|((x)<< 11)
end_define

begin_comment
comment|/* The 'F' bit at bit 27 */
end_comment

begin_define
define|#
directive|define
name|F
parameter_list|(
name|x
parameter_list|)
value|((x)<< 27)
end_define

begin_comment
comment|/* The 'E' bit at bit 27 */
end_comment

begin_define
define|#
directive|define
name|E
parameter_list|(
name|x
parameter_list|)
value|((x)<< 27)
end_define

begin_comment
comment|/* The 'M' bit at bit 15 in register and long immediate opcodes */
end_comment

begin_define
define|#
directive|define
name|M_REG
parameter_list|(
name|x
parameter_list|)
value|((x)<< 15)
end_define

begin_define
define|#
directive|define
name|M_LI
parameter_list|(
name|x
parameter_list|)
value|((x)<< 15)
end_define

begin_comment
comment|/* The 'M' bit at bit 17 in short immediate opcodes */
end_comment

begin_define
define|#
directive|define
name|M_SI
parameter_list|(
name|x
parameter_list|)
value|((x)<< 17)
end_define

begin_comment
comment|/* The 'SZ' field at bits 14-13 in register and long immediate opcodes */
end_comment

begin_define
define|#
directive|define
name|SZ_REG
parameter_list|(
name|x
parameter_list|)
value|((x)<< 13)
end_define

begin_define
define|#
directive|define
name|SZ_LI
parameter_list|(
name|x
parameter_list|)
value|((x)<< 13)
end_define

begin_comment
comment|/* The 'SZ' field at bits 16-15 in short immediate opcodes */
end_comment

begin_define
define|#
directive|define
name|SZ_SI
parameter_list|(
name|x
parameter_list|)
value|((x)<< 15)
end_define

begin_comment
comment|/* The 'D' (direct external memory access) bit at bit 10 in long immediate    and register opcodes. */
end_comment

begin_define
define|#
directive|define
name|D
parameter_list|(
name|x
parameter_list|)
value|((x)<< 10)
end_define

begin_comment
comment|/* The 'S' (scale offset by data size) bit at bit 11 in long immediate    and register opcodes. */
end_comment

begin_define
define|#
directive|define
name|S
parameter_list|(
name|x
parameter_list|)
value|((x)<< 11)
end_define

begin_comment
comment|/* The 'PD' field at bits 10-9 in floating point instructions */
end_comment

begin_define
define|#
directive|define
name|PD
parameter_list|(
name|x
parameter_list|)
value|((x)<< 9)
end_define

begin_comment
comment|/* The 'P2' field at bits 8-7 in floating point instructions */
end_comment

begin_define
define|#
directive|define
name|P2
parameter_list|(
name|x
parameter_list|)
value|((x)<< 7)
end_define

begin_comment
comment|/* The 'P1' field at bits 6-5 in floating point instructions */
end_comment

begin_define
define|#
directive|define
name|P1
parameter_list|(
name|x
parameter_list|)
value|((x)<< 5)
end_define

begin_comment
comment|/* The 'a' field at bit 16 in vector instructions */
end_comment

begin_define
define|#
directive|define
name|V_a1
parameter_list|(
name|x
parameter_list|)
value|((x)<< 16)
end_define

begin_comment
comment|/* The 'a' field at bit 11 in vector instructions */
end_comment

begin_define
define|#
directive|define
name|V_a0
parameter_list|(
name|x
parameter_list|)
value|((x)<< 11)
end_define

begin_comment
comment|/* The 'm' field at bit 10 in vector instructions */
end_comment

begin_define
define|#
directive|define
name|V_m
parameter_list|(
name|x
parameter_list|)
value|((x)<< 10)
end_define

begin_comment
comment|/* The 'S' field at bit 9 in vector instructions */
end_comment

begin_define
define|#
directive|define
name|V_S
parameter_list|(
name|x
parameter_list|)
value|((x)<< 9)
end_define

begin_comment
comment|/* The 'Z' field at bit 8 in vector instructions */
end_comment

begin_define
define|#
directive|define
name|V_Z
parameter_list|(
name|x
parameter_list|)
value|((x)<< 8)
end_define

begin_comment
comment|/* The 'p' field at bit 6 in vector instructions */
end_comment

begin_define
define|#
directive|define
name|V_p
parameter_list|(
name|x
parameter_list|)
value|((x)<< 6)
end_define

begin_comment
comment|/* The opcode field at bits 21-17 for vector instructions */
end_comment

begin_define
define|#
directive|define
name|OP_V
parameter_list|(
name|x
parameter_list|)
value|((x)<< 17)
end_define

begin_define
define|#
directive|define
name|MASK_V
value|OP_V(0x1F)
end_define

begin_escape
end_escape

begin_comment
comment|/* The opcode table.  Formatted for better readability on a wide screen.  Also, all  entries with the same mnemonic are sorted so that they are adjacent in the table,  allowing the use of a hash table to locate the first of a sequence of opcodes that have  a particular name.  The short immediate forms also come before the long immediate forms  so that the assembler will pick the "best fit" for the size of the operand, except for  the case of the PC relative forms, where the long forms come first and are the default  forms. */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|tic80_opcode
name|tic80_opcodes
index|[]
init|=
block|{
comment|/* The "nop" instruction is really "rdcr 0,r0".  We put it first so that this      specific bit pattern will get disassembled as a nop rather than an rdcr. The      mask of all ones ensures that this will happen. */
block|{
literal|"nop"
block|,
name|OP_SI
argument_list|(
literal|0x4
argument_list|)
block|,
operator|~
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
comment|/* The "br" instruction is really "bbz target,r0,31".  We put it first so that      this specific bit pattern will get disassembled as a br rather than bbz. */
block|{
literal|"br"
block|,
name|OP_SI
argument_list|(
literal|0x48
argument_list|)
block|,
literal|0xFFFF8000
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|}
block|}
block|,
block|{
literal|"br"
block|,
name|OP_LI
argument_list|(
literal|0x391
argument_list|)
block|,
literal|0xFFFFF000
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|}
block|}
block|,
block|{
literal|"br"
block|,
name|OP_REG
argument_list|(
literal|0x390
argument_list|)
block|,
literal|0xFFFFF000
block|,
literal|0
block|,
block|{
name|REG_0
block|}
block|}
block|,
block|{
literal|"br.a"
block|,
name|OP_SI
argument_list|(
literal|0x49
argument_list|)
block|,
literal|0xFFFF8000
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|}
block|}
block|,
block|{
literal|"br.a"
block|,
name|OP_LI
argument_list|(
literal|0x393
argument_list|)
block|,
literal|0xFFFFF000
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|}
block|}
block|,
block|{
literal|"br.a"
block|,
name|OP_REG
argument_list|(
literal|0x392
argument_list|)
block|,
literal|0xFFFFF000
block|,
literal|0
block|,
block|{
name|REG_0
block|}
block|}
block|,
comment|/* Signed integer ADD */
block|{
literal|"add"
block|,
name|OP_SI
argument_list|(
literal|0x58
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"add"
block|,
name|OP_LI
argument_list|(
literal|0x3B1
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"add"
block|,
name|OP_REG
argument_list|(
literal|0x3B0
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Unsigned integer ADD */
block|{
literal|"addu"
block|,
name|OP_SI
argument_list|(
literal|0x59
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"addu"
block|,
name|OP_LI
argument_list|(
literal|0x3B3
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"addu"
block|,
name|OP_REG
argument_list|(
literal|0x3B2
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Bitwise AND */
block|{
literal|"and"
block|,
name|OP_SI
argument_list|(
literal|0x11
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and"
block|,
name|OP_LI
argument_list|(
literal|0x323
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and"
block|,
name|OP_REG
argument_list|(
literal|0x322
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.tt"
block|,
name|OP_SI
argument_list|(
literal|0x11
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.tt"
block|,
name|OP_LI
argument_list|(
literal|0x323
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.tt"
block|,
name|OP_REG
argument_list|(
literal|0x322
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Bitwise AND with ones complement of both sources */
block|{
literal|"and.ff"
block|,
name|OP_SI
argument_list|(
literal|0x18
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.ff"
block|,
name|OP_LI
argument_list|(
literal|0x331
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.ff"
block|,
name|OP_REG
argument_list|(
literal|0x330
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Bitwise AND with ones complement of source 1 */
block|{
literal|"and.ft"
block|,
name|OP_SI
argument_list|(
literal|0x14
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.ft"
block|,
name|OP_LI
argument_list|(
literal|0x329
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.ft"
block|,
name|OP_REG
argument_list|(
literal|0x328
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Bitwise AND with ones complement of source 2 */
block|{
literal|"and.tf"
block|,
name|OP_SI
argument_list|(
literal|0x12
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.tf"
block|,
name|OP_LI
argument_list|(
literal|0x325
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"and.tf"
block|,
name|OP_REG
argument_list|(
literal|0x324
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Branch Bit One - nonannulled */
block|{
literal|"bbo"
block|,
name|OP_SI
argument_list|(
literal|0x4A
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
block|{
literal|"bbo"
block|,
name|OP_LI
argument_list|(
literal|0x395
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
block|{
literal|"bbo"
block|,
name|OP_REG
argument_list|(
literal|0x394
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
comment|/* Branch Bit One - annulled */
block|{
literal|"bbo.a"
block|,
name|OP_SI
argument_list|(
literal|0x4B
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
block|{
literal|"bbo.a"
block|,
name|OP_LI
argument_list|(
literal|0x397
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
block|{
literal|"bbo.a"
block|,
name|OP_REG
argument_list|(
literal|0x396
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
comment|/* Branch Bit Zero - nonannulled */
block|{
literal|"bbz"
block|,
name|OP_SI
argument_list|(
literal|0x48
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
block|{
literal|"bbz"
block|,
name|OP_LI
argument_list|(
literal|0x391
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
block|{
literal|"bbz"
block|,
name|OP_REG
argument_list|(
literal|0x390
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
comment|/* Branch Bit Zero - annulled */
block|{
literal|"bbz.a"
block|,
name|OP_SI
argument_list|(
literal|0x49
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
block|{
literal|"bbz.a"
block|,
name|OP_LI
argument_list|(
literal|0x393
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
block|{
literal|"bbz.a"
block|,
name|OP_REG
argument_list|(
literal|0x392
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|BITNUM
block|}
block|}
block|,
comment|/* Branch Conditional - nonannulled */
block|{
literal|"bcnd"
block|,
name|OP_SI
argument_list|(
literal|0x4C
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|,
name|REG_22
block|,
name|CC
block|}
block|}
block|,
block|{
literal|"bcnd"
block|,
name|OP_LI
argument_list|(
literal|0x399
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|,
name|REG_22
block|,
name|CC
block|}
block|}
block|,
block|{
literal|"bcnd"
block|,
name|OP_REG
argument_list|(
literal|0x398
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|CC
block|}
block|}
block|,
comment|/* Branch Conditional - annulled */
block|{
literal|"bcnd.a"
block|,
name|OP_SI
argument_list|(
literal|0x4D
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|,
name|REG_22
block|,
name|CC
block|}
block|}
block|,
block|{
literal|"bcnd.a"
block|,
name|OP_LI
argument_list|(
literal|0x39B
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|,
name|REG_22
block|,
name|CC
block|}
block|}
block|,
block|{
literal|"bcnd.a"
block|,
name|OP_REG
argument_list|(
literal|0x39A
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|CC
block|}
block|}
block|,
comment|/* Branch Control Register */
block|{
literal|"brcr"
block|,
name|OP_SI
argument_list|(
literal|0x6
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|CR_SI
block|}
block|}
block|,
block|{
literal|"brcr"
block|,
name|OP_LI
argument_list|(
literal|0x30D
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|CR_LI
block|}
block|}
block|,
block|{
literal|"brcr"
block|,
name|OP_REG
argument_list|(
literal|0x30C
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|}
block|}
block|,
comment|/* Branch and save return - nonannulled */
block|{
literal|"bsr"
block|,
name|OP_SI
argument_list|(
literal|0x40
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"bsr"
block|,
name|OP_LI
argument_list|(
literal|0x381
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"bsr"
block|,
name|OP_REG
argument_list|(
literal|0x380
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Branch and save return - annulled */
block|{
literal|"bsr.a"
block|,
name|OP_SI
argument_list|(
literal|0x41
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_PC
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"bsr.a"
block|,
name|OP_LI
argument_list|(
literal|0x383
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_PC
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"bsr.a"
block|,
name|OP_REG
argument_list|(
literal|0x382
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Send command */
block|{
literal|"cmnd"
block|,
name|OP_SI
argument_list|(
literal|0x2
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUI
block|}
block|}
block|,
block|{
literal|"cmnd"
block|,
name|OP_LI
argument_list|(
literal|0x305
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUI
block|}
block|}
block|,
block|{
literal|"cmnd"
block|,
name|OP_REG
argument_list|(
literal|0x304
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|}
block|}
block|,
comment|/* Integer compare */
block|{
literal|"cmp"
block|,
name|OP_SI
argument_list|(
literal|0x50
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
name|OP_LI
argument_list|(
literal|0x3A1
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
name|OP_REG
argument_list|(
literal|0x3A0
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Flush data cache subblock - don't clear subblock preset flag */
block|{
literal|"dcachec"
block|,
name|OP_SI
argument_list|(
literal|0x38
argument_list|)
block|,
name|F
argument_list|(
literal|1
argument_list|)
operator||
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|SSI
block|,
name|REG_BASE_M_SI
block|}
block|}
block|,
block|{
literal|"dcachec"
block|,
name|OP_LI
argument_list|(
literal|0x371
argument_list|)
block|,
name|F
argument_list|(
literal|1
argument_list|)
operator||
operator|(
name|MASK_LI
operator|&
operator|~
name|M_LI
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|S
argument_list|(
literal|1
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_BASE_M_LI
block|}
block|}
block|,
block|{
literal|"dcachec"
block|,
name|OP_REG
argument_list|(
literal|0x370
argument_list|)
block|,
name|F
argument_list|(
literal|1
argument_list|)
operator||
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|S
argument_list|(
literal|1
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_BASE_M_LI
block|}
block|}
block|,
comment|/* Flush data cache subblock - clear subblock preset flag */
block|{
literal|"dcachef"
block|,
name|OP_SI
argument_list|(
literal|0x38
argument_list|)
operator||
name|F
argument_list|(
literal|1
argument_list|)
block|,
name|F
argument_list|(
literal|1
argument_list|)
operator||
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|SSI
block|,
name|REG_BASE_M_SI
block|}
block|}
block|,
block|{
literal|"dcachef"
block|,
name|OP_LI
argument_list|(
literal|0x371
argument_list|)
operator||
name|F
argument_list|(
literal|1
argument_list|)
block|,
name|F
argument_list|(
literal|1
argument_list|)
operator||
operator|(
name|MASK_LI
operator|&
operator|~
name|M_LI
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|S
argument_list|(
literal|1
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_BASE_M_LI
block|}
block|}
block|,
block|{
literal|"dcachef"
block|,
name|OP_REG
argument_list|(
literal|0x370
argument_list|)
operator||
name|F
argument_list|(
literal|1
argument_list|)
block|,
name|F
argument_list|(
literal|1
argument_list|)
operator||
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|S
argument_list|(
literal|1
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_BASE_M_LI
block|}
block|}
block|,
comment|/* Direct load signed data into register */
block|{
literal|"dld"
block|,
name|OP_LI
argument_list|(
literal|0x345
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dld"
block|,
name|OP_REG
argument_list|(
literal|0x344
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dld.b"
block|,
name|OP_LI
argument_list|(
literal|0x341
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dld.b"
block|,
name|OP_REG
argument_list|(
literal|0x340
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dld.d"
block|,
name|OP_LI
argument_list|(
literal|0x347
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"dld.d"
block|,
name|OP_REG
argument_list|(
literal|0x346
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"dld.h"
block|,
name|OP_LI
argument_list|(
literal|0x343
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dld.h"
block|,
name|OP_REG
argument_list|(
literal|0x342
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Direct load unsigned data into register */
block|{
literal|"dld.ub"
block|,
name|OP_LI
argument_list|(
literal|0x351
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dld.ub"
block|,
name|OP_REG
argument_list|(
literal|0x350
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dld.uh"
block|,
name|OP_LI
argument_list|(
literal|0x353
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dld.uh"
block|,
name|OP_REG
argument_list|(
literal|0x352
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Direct store data into memory */
block|{
literal|"dst"
block|,
name|OP_LI
argument_list|(
literal|0x365
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dst"
block|,
name|OP_REG
argument_list|(
literal|0x364
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dst.b"
block|,
name|OP_LI
argument_list|(
literal|0x361
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dst.b"
block|,
name|OP_REG
argument_list|(
literal|0x360
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dst.d"
block|,
name|OP_LI
argument_list|(
literal|0x367
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"dst.d"
block|,
name|OP_REG
argument_list|(
literal|0x366
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"dst.h"
block|,
name|OP_LI
argument_list|(
literal|0x363
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"dst.h"
block|,
name|OP_REG
argument_list|(
literal|0x362
argument_list|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Emulation stop */
block|{
literal|"estop"
block|,
name|OP_LI
argument_list|(
literal|0x3FC
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
comment|/* Emulation trap */
block|{
literal|"etrap"
block|,
name|OP_SI
argument_list|(
literal|0x1
argument_list|)
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|SUI
block|}
block|}
block|,
block|{
literal|"etrap"
block|,
name|OP_LI
argument_list|(
literal|0x303
argument_list|)
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_LI
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|LUI
block|}
block|}
block|,
block|{
literal|"etrap"
block|,
name|OP_REG
argument_list|(
literal|0x302
argument_list|)
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|}
block|}
block|,
comment|/* Floating-point addition */
block|{
literal|"fadd.ddd"
block|,
name|OP_REG
argument_list|(
literal|0x3E0
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fadd.dsd"
block|,
name|OP_REG
argument_list|(
literal|0x3E0
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fadd.sdd"
block|,
name|OP_LI
argument_list|(
literal|0x3E1
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fadd.sdd"
block|,
name|OP_REG
argument_list|(
literal|0x3E0
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fadd.ssd"
block|,
name|OP_LI
argument_list|(
literal|0x3E1
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fadd.ssd"
block|,
name|OP_REG
argument_list|(
literal|0x3E0
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fadd.sss"
block|,
name|OP_LI
argument_list|(
literal|0x3E1
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fadd.sss"
block|,
name|OP_REG
argument_list|(
literal|0x3E0
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Floating point compare */
block|{
literal|"fcmp.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3EA
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fcmp.ds"
block|,
name|OP_REG
argument_list|(
literal|0x3EA
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fcmp.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3EB
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fcmp.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3EA
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fcmp.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3EB
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fcmp.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3EA
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Floating point divide */
block|{
literal|"fdiv.ddd"
block|,
name|OP_REG
argument_list|(
literal|0x3E6
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fdiv.dsd"
block|,
name|OP_REG
argument_list|(
literal|0x3E6
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fdiv.sdd"
block|,
name|OP_LI
argument_list|(
literal|0x3E7
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fdiv.sdd"
block|,
name|OP_REG
argument_list|(
literal|0x3E6
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fdiv.ssd"
block|,
name|OP_LI
argument_list|(
literal|0x3E7
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fdiv.ssd"
block|,
name|OP_REG
argument_list|(
literal|0x3E6
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fdiv.sss"
block|,
name|OP_LI
argument_list|(
literal|0x3E7
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fdiv.sss"
block|,
name|OP_REG
argument_list|(
literal|0x3E6
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Floating point multiply */
block|{
literal|"fmpy.ddd"
block|,
name|OP_REG
argument_list|(
literal|0x3E4
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fmpy.dsd"
block|,
name|OP_REG
argument_list|(
literal|0x3E4
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fmpy.iii"
block|,
name|OP_LI
argument_list|(
literal|0x3E5
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fmpy.iii"
block|,
name|OP_REG
argument_list|(
literal|0x3E4
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fmpy.sdd"
block|,
name|OP_LI
argument_list|(
literal|0x3E5
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fmpy.sdd"
block|,
name|OP_REG
argument_list|(
literal|0x3E4
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fmpy.ssd"
block|,
name|OP_LI
argument_list|(
literal|0x3E5
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fmpy.ssd"
block|,
name|OP_REG
argument_list|(
literal|0x3E4
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fmpy.sss"
block|,
name|OP_LI
argument_list|(
literal|0x3E5
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fmpy.sss"
block|,
name|OP_REG
argument_list|(
literal|0x3E4
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fmpy.uuu"
block|,
name|OP_LI
argument_list|(
literal|0x3E5
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fmpy.uuu"
block|,
name|OP_REG
argument_list|(
literal|0x3E4
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Convert/Round to Minus Infinity */
block|{
literal|"frndm.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndm.di"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.ds"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.du"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.id"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndm.id"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndm.is"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.is"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndm.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndm.si"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.si"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.su"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.su"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.ud"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndm.ud"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndm.us"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndm.us"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Convert/Round to Nearest */
block|{
literal|"frndn.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndn.di"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.ds"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.du"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.id"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndn.id"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndn.is"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.is"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndn.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndn.si"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.si"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.su"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.su"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.ud"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndn.ud"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndn.us"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndn.us"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Convert/Round to Positive Infinity */
block|{
literal|"frndp.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndp.di"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.ds"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.du"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.id"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndp.id"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndp.is"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.is"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndp.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndp.si"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.si"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.su"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.su"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.ud"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndp.ud"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndp.us"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndp.us"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|2
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Convert/Round to Zero */
block|{
literal|"frndz.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndz.di"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.ds"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.du"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.id"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndz.id"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndz.is"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.is"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|2
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndz.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndz.si"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.si"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|2
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.su"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.su"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.ud"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndz.ud"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"frndz.us"
block|,
name|OP_LI
argument_list|(
literal|0x3E9
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"frndz.us"
block|,
name|OP_REG
argument_list|(
literal|0x3E8
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Floating point square root */
block|{
literal|"fsqrt.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3EE
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsqrt.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3EF
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsqrt.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3EE
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsqrt.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3EF
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fsqrt.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3EE
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Floating point subtraction */
block|{
literal|"fsub.ddd"
block|,
name|OP_REG
argument_list|(
literal|0x3E2
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsub.dsd"
block|,
name|OP_REG
argument_list|(
literal|0x3E2
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0_E
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsub.sdd"
block|,
name|OP_LI
argument_list|(
literal|0x3E3
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsub.sdd"
block|,
name|OP_REG
argument_list|(
literal|0x3E2
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsub.ssd"
block|,
name|OP_LI
argument_list|(
literal|0x3E3
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsub.ssd"
block|,
name|OP_REG
argument_list|(
literal|0x3E2
argument_list|)
operator||
name|PD
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"fsub.sss"
block|,
name|OP_LI
argument_list|(
literal|0x3E3
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"fsub.sss"
block|,
name|OP_REG
argument_list|(
literal|0x3E2
argument_list|)
operator||
name|PD
argument_list|(
literal|0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|PD
argument_list|(
literal|3
argument_list|)
operator||
name|P2
argument_list|(
literal|3
argument_list|)
operator||
name|P1
argument_list|(
literal|3
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Illegal instructions */
block|{
literal|"illop0"
block|,
name|OP_SI
argument_list|(
literal|0x0
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"illopF"
block|,
literal|0x1FF
operator|<<
literal|13
block|,
literal|0x1FF
operator|<<
literal|13
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
comment|/* Jump and save return */
block|{
literal|"jsr"
block|,
name|OP_SI
argument_list|(
literal|0x44
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"jsr"
block|,
name|OP_LI
argument_list|(
literal|0x389
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_BR
block|,
name|REG_BASE
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"jsr"
block|,
name|OP_REG
argument_list|(
literal|0x388
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_BASE
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"jsr.a"
block|,
name|OP_SI
argument_list|(
literal|0x45
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"jsr.a"
block|,
name|OP_LI
argument_list|(
literal|0x38B
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|OFF_SL_BR
block|,
name|REG_BASE
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"jsr.a"
block|,
name|OP_REG
argument_list|(
literal|0x38A
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_BASE
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Load Signed Data Into Register */
block|{
literal|"ld"
block|,
name|OP_SI
argument_list|(
literal|0x22
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld"
block|,
name|OP_LI
argument_list|(
literal|0x345
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld"
block|,
name|OP_REG
argument_list|(
literal|0x344
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.b"
block|,
name|OP_SI
argument_list|(
literal|0x20
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.b"
block|,
name|OP_LI
argument_list|(
literal|0x341
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.b"
block|,
name|OP_REG
argument_list|(
literal|0x340
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.d"
block|,
name|OP_SI
argument_list|(
literal|0x23
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"ld.d"
block|,
name|OP_LI
argument_list|(
literal|0x347
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"ld.d"
block|,
name|OP_REG
argument_list|(
literal|0x346
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"ld.h"
block|,
name|OP_SI
argument_list|(
literal|0x21
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.h"
block|,
name|OP_LI
argument_list|(
literal|0x343
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.h"
block|,
name|OP_REG
argument_list|(
literal|0x342
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Load Unsigned Data Into Register */
block|{
literal|"ld.ub"
block|,
name|OP_SI
argument_list|(
literal|0x28
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.ub"
block|,
name|OP_LI
argument_list|(
literal|0x351
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.ub"
block|,
name|OP_REG
argument_list|(
literal|0x350
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.uh"
block|,
name|OP_SI
argument_list|(
literal|0x29
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.uh"
block|,
name|OP_LI
argument_list|(
literal|0x353
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ld.uh"
block|,
name|OP_REG
argument_list|(
literal|0x352
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Leftmost one */
block|{
literal|"lmo"
block|,
name|OP_LI
argument_list|(
literal|0x3F0
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Bitwise logical OR.  Note that "or.tt" and "or" are the same instructions. */
block|{
literal|"or.ff"
block|,
name|OP_SI
argument_list|(
literal|0x1E
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.ff"
block|,
name|OP_LI
argument_list|(
literal|0x33D
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.ff"
block|,
name|OP_REG
argument_list|(
literal|0x33C
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.ft"
block|,
name|OP_SI
argument_list|(
literal|0x1D
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.ft"
block|,
name|OP_LI
argument_list|(
literal|0x33B
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.ft"
block|,
name|OP_REG
argument_list|(
literal|0x33A
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.tf"
block|,
name|OP_SI
argument_list|(
literal|0x1B
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.tf"
block|,
name|OP_LI
argument_list|(
literal|0x337
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.tf"
block|,
name|OP_REG
argument_list|(
literal|0x336
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.tt"
block|,
name|OP_SI
argument_list|(
literal|0x17
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.tt"
block|,
name|OP_LI
argument_list|(
literal|0x32F
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or.tt"
block|,
name|OP_REG
argument_list|(
literal|0x32E
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or"
block|,
name|OP_SI
argument_list|(
literal|0x17
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or"
block|,
name|OP_LI
argument_list|(
literal|0x32F
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"or"
block|,
name|OP_REG
argument_list|(
literal|0x32E
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Read Control Register */
block|{
literal|"rdcr"
block|,
name|OP_SI
argument_list|(
literal|0x4
argument_list|)
block|,
name|MASK_SI
operator||
operator|(
literal|0x1F
operator|<<
literal|22
operator|)
block|,
literal|0
block|,
block|{
name|CR_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"rdcr"
block|,
name|OP_LI
argument_list|(
literal|0x309
argument_list|)
block|,
name|MASK_LI
operator||
operator|(
literal|0x1F
operator|<<
literal|22
operator|)
block|,
literal|0
block|,
block|{
name|CR_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"rdcr"
block|,
name|OP_REG
argument_list|(
literal|0x308
argument_list|)
block|,
name|MASK_REG
operator||
operator|(
literal|0x1F
operator|<<
literal|22
operator|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Rightmost one */
block|{
literal|"rmo"
block|,
name|OP_LI
argument_list|(
literal|0x3F2
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Shift Register Left - note that rotl, shl, and ins are all alternate names for one of the shift instructions.      They appear prior to their sl equivalent so that they will be diassembled as the alternate name. */
block|{
literal|"ins"
block|,
name|OP_REG
argument_list|(
literal|0x31E
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"ins"
block|,
name|OP_SI
argument_list|(
literal|0xF
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"rotl"
block|,
name|OP_REG
argument_list|(
literal|0x310
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"rotl"
block|,
name|OP_SI
argument_list|(
literal|0x8
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"shl"
block|,
name|OP_REG
argument_list|(
literal|0x31C
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"shl"
block|,
name|OP_SI
argument_list|(
literal|0xE
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.dm"
block|,
name|OP_REG
argument_list|(
literal|0x312
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.dm"
block|,
name|OP_SI
argument_list|(
literal|0x9
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.ds"
block|,
name|OP_REG
argument_list|(
literal|0x314
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.ds"
block|,
name|OP_SI
argument_list|(
literal|0xA
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.dz"
block|,
name|OP_REG
argument_list|(
literal|0x310
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.dz"
block|,
name|OP_SI
argument_list|(
literal|0x8
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.em"
block|,
name|OP_REG
argument_list|(
literal|0x318
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.em"
block|,
name|OP_SI
argument_list|(
literal|0xC
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.es"
block|,
name|OP_REG
argument_list|(
literal|0x31A
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.es"
block|,
name|OP_SI
argument_list|(
literal|0xD
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.ez"
block|,
name|OP_REG
argument_list|(
literal|0x316
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.ez"
block|,
name|OP_SI
argument_list|(
literal|0xB
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.im"
block|,
name|OP_REG
argument_list|(
literal|0x31E
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.im"
block|,
name|OP_SI
argument_list|(
literal|0xF
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.iz"
block|,
name|OP_REG
argument_list|(
literal|0x31C
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sl.iz"
block|,
name|OP_SI
argument_list|(
literal|0xE
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Shift Register Left With Inverted Endmask */
block|{
literal|"sli.dm"
block|,
name|OP_REG
argument_list|(
literal|0x312
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.dm"
block|,
name|OP_SI
argument_list|(
literal|0x9
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.ds"
block|,
name|OP_REG
argument_list|(
literal|0x314
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.ds"
block|,
name|OP_SI
argument_list|(
literal|0xA
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.dz"
block|,
name|OP_REG
argument_list|(
literal|0x310
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.dz"
block|,
name|OP_SI
argument_list|(
literal|0x8
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.em"
block|,
name|OP_REG
argument_list|(
literal|0x318
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.em"
block|,
name|OP_SI
argument_list|(
literal|0xC
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.es"
block|,
name|OP_REG
argument_list|(
literal|0x31A
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.es"
block|,
name|OP_SI
argument_list|(
literal|0xD
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.ez"
block|,
name|OP_REG
argument_list|(
literal|0x316
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.ez"
block|,
name|OP_SI
argument_list|(
literal|0xB
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.im"
block|,
name|OP_REG
argument_list|(
literal|0x31E
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.im"
block|,
name|OP_SI
argument_list|(
literal|0xF
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.iz"
block|,
name|OP_REG
argument_list|(
literal|0x31C
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sli.iz"
block|,
name|OP_SI
argument_list|(
literal|0xE
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Shift Register Right - note that exts, extu, rotr, sra, and srl are all alternate names for one of the shift instructions.      They appear prior to their sr equivalent so that they will be diassembled as the alternate name. */
block|{
literal|"exts"
block|,
name|OP_REG
argument_list|(
literal|0x314
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"exts"
block|,
name|OP_SI
argument_list|(
literal|0xA
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"extu"
block|,
name|OP_REG
argument_list|(
literal|0x310
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"extu"
block|,
name|OP_SI
argument_list|(
literal|0x8
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"rotr"
block|,
name|OP_REG
argument_list|(
literal|0x310
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"rotr"
block|,
name|OP_SI
argument_list|(
literal|0x8
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sra"
block|,
name|OP_REG
argument_list|(
literal|0x31A
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sra"
block|,
name|OP_SI
argument_list|(
literal|0xD
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"srl"
block|,
name|OP_REG
argument_list|(
literal|0x316
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"srl"
block|,
name|OP_SI
argument_list|(
literal|0xB
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.dm"
block|,
name|OP_REG
argument_list|(
literal|0x312
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.dm"
block|,
name|OP_SI
argument_list|(
literal|0x9
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.ds"
block|,
name|OP_REG
argument_list|(
literal|0x314
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.ds"
block|,
name|OP_SI
argument_list|(
literal|0xA
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.dz"
block|,
name|OP_REG
argument_list|(
literal|0x310
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.dz"
block|,
name|OP_SI
argument_list|(
literal|0x8
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.em"
block|,
name|OP_REG
argument_list|(
literal|0x318
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.em"
block|,
name|OP_SI
argument_list|(
literal|0xC
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.es"
block|,
name|OP_REG
argument_list|(
literal|0x31A
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.es"
block|,
name|OP_SI
argument_list|(
literal|0xD
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.ez"
block|,
name|OP_REG
argument_list|(
literal|0x316
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.ez"
block|,
name|OP_SI
argument_list|(
literal|0xB
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.im"
block|,
name|OP_REG
argument_list|(
literal|0x31E
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.im"
block|,
name|OP_SI
argument_list|(
literal|0xF
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.iz"
block|,
name|OP_REG
argument_list|(
literal|0x31C
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sr.iz"
block|,
name|OP_SI
argument_list|(
literal|0xE
argument_list|)
operator||
name|i
argument_list|(
literal|0
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Shift Register Right With Inverted Endmask */
block|{
literal|"sri.dm"
block|,
name|OP_REG
argument_list|(
literal|0x312
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.dm"
block|,
name|OP_SI
argument_list|(
literal|0x9
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.ds"
block|,
name|OP_REG
argument_list|(
literal|0x314
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.ds"
block|,
name|OP_SI
argument_list|(
literal|0xA
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.dz"
block|,
name|OP_REG
argument_list|(
literal|0x310
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.dz"
block|,
name|OP_SI
argument_list|(
literal|0x8
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.em"
block|,
name|OP_REG
argument_list|(
literal|0x318
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.em"
block|,
name|OP_SI
argument_list|(
literal|0xC
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.es"
block|,
name|OP_REG
argument_list|(
literal|0x31A
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.es"
block|,
name|OP_SI
argument_list|(
literal|0xD
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.ez"
block|,
name|OP_REG
argument_list|(
literal|0x316
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.ez"
block|,
name|OP_SI
argument_list|(
literal|0xB
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.im"
block|,
name|OP_REG
argument_list|(
literal|0x31E
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.im"
block|,
name|OP_SI
argument_list|(
literal|0xF
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.iz"
block|,
name|OP_REG
argument_list|(
literal|0x31C
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sri.iz"
block|,
name|OP_SI
argument_list|(
literal|0xE
argument_list|)
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_SI
operator||
name|i
argument_list|(
literal|1
argument_list|)
operator||
name|n
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|ROTATE
block|,
name|ENDMASK
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Store Data into Memory */
block|{
literal|"st"
block|,
name|OP_SI
argument_list|(
literal|0x32
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|OP_LI
argument_list|(
literal|0x365
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|OP_REG
argument_list|(
literal|0x364
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"st.b"
block|,
name|OP_SI
argument_list|(
literal|0x30
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"st.b"
block|,
name|OP_LI
argument_list|(
literal|0x361
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"st.b"
block|,
name|OP_REG
argument_list|(
literal|0x360
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"st.d"
block|,
name|OP_SI
argument_list|(
literal|0x33
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"st.d"
block|,
name|OP_LI
argument_list|(
literal|0x367
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"st.d"
block|,
name|OP_REG
argument_list|(
literal|0x366
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"st.h"
block|,
name|OP_SI
argument_list|(
literal|0x31
argument_list|)
block|,
operator|(
name|MASK_SI
operator|&
operator|~
name|M_SI
argument_list|(
literal|1
argument_list|)
operator|)
block|,
literal|0
block|,
block|{
name|OFF_SS_BR
block|,
name|REG_BASE_M_SI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"st.h"
block|,
name|OP_LI
argument_list|(
literal|0x363
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_LI
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|OFF_SL_BR_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"st.h"
block|,
name|OP_REG
argument_list|(
literal|0x362
argument_list|)
operator||
name|D
argument_list|(
literal|0
argument_list|)
block|,
operator|(
name|MASK_REG
operator|&
operator|~
name|M_REG
argument_list|(
literal|1
argument_list|)
operator|)
operator||
name|D
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_SCALED
block|,
name|REG_BASE_M_LI
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Signed Integer Subtract */
block|{
literal|"sub"
block|,
name|OP_SI
argument_list|(
literal|0x5A
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sub"
block|,
name|OP_LI
argument_list|(
literal|0x3B5
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"sub"
block|,
name|OP_REG
argument_list|(
literal|0x3B4
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Unsigned Integer Subtract */
block|{
literal|"subu"
block|,
name|OP_SI
argument_list|(
literal|0x5B
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"subu"
block|,
name|OP_LI
argument_list|(
literal|0x3B7
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LSI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"subu"
block|,
name|OP_REG
argument_list|(
literal|0x3B6
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Write Control Register      Is a special form of the "swcr" instruction so comes before it in the table. */
block|{
literal|"wrcr"
block|,
name|OP_SI
argument_list|(
literal|0x5
argument_list|)
block|,
name|MASK_SI
operator||
operator|(
literal|0x1F
operator|<<
literal|27
operator|)
block|,
literal|0
block|,
block|{
name|CR_SI
block|,
name|REG_22
block|}
block|}
block|,
block|{
literal|"wrcr"
block|,
name|OP_LI
argument_list|(
literal|0x30B
argument_list|)
block|,
name|MASK_LI
operator||
operator|(
literal|0x1F
operator|<<
literal|27
operator|)
block|,
literal|0
block|,
block|{
name|CR_LI
block|,
name|REG_22
block|}
block|}
block|,
block|{
literal|"wrcr"
block|,
name|OP_REG
argument_list|(
literal|0x30A
argument_list|)
block|,
name|MASK_REG
operator||
operator|(
literal|0x1F
operator|<<
literal|27
operator|)
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|}
block|}
block|,
comment|/* Swap Control Register */
block|{
literal|"swcr"
block|,
name|OP_SI
argument_list|(
literal|0x5
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|CR_SI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"swcr"
block|,
name|OP_LI
argument_list|(
literal|0x30B
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|CR_LI
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"swcr"
block|,
name|OP_REG
argument_list|(
literal|0x30A
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
comment|/* Trap */
block|{
literal|"trap"
block|,
name|OP_SI
argument_list|(
literal|0x1
argument_list|)
operator||
name|E
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_SI
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|SUI
block|}
block|}
block|,
block|{
literal|"trap"
block|,
name|OP_LI
argument_list|(
literal|0x303
argument_list|)
operator||
name|E
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|LUI
block|}
block|}
block|,
block|{
literal|"trap"
block|,
name|OP_REG
argument_list|(
literal|0x302
argument_list|)
operator||
name|E
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|E
argument_list|(
literal|1
argument_list|)
block|,
literal|0
block|,
block|{
name|REG_0
block|}
block|}
block|,
comment|/* Vector Floating-Point Add */
block|{
literal|"vadd.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3C0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0_E
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vadd.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3C1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|SPFI
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vadd.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3C0
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vadd.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3C1
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_22
block|}
block|}
block|,
block|{
literal|"vadd.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3C0
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_22
block|}
block|}
block|,
comment|/* Vector Floating-Point Multiply and Add to Accumulator FIXME! This is not yet fully implemented.    From the documentation there appears to be no way to tell the difference between the opcodes for    instructions that have register destinations and instructions that have accumulator destinations.    Further investigation is necessary.  Since this isn't critical to getting a TIC80 toolchain up    and running, it is defered until later. */
comment|/* Vector Floating-Point Multiply    Note: If r0 is in the destination reg, then this is a "vector nop" instruction. */
block|{
literal|"vmpy.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3C4
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
operator||
name|TIC80_NO_R0_DEST
block|,
block|{
name|REG_0_E
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vmpy.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3C5
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
operator||
name|TIC80_NO_R0_DEST
block|,
block|{
name|SPFI
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vmpy.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3C4
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
operator||
name|TIC80_NO_R0_DEST
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vmpy.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3C5
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
operator||
name|TIC80_NO_R0_DEST
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_22
block|}
block|}
block|,
block|{
literal|"vmpy.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3C4
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
operator||
name|TIC80_NO_R0_DEST
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_22
block|}
block|}
block|,
comment|/* Vector Floating-Point Multiply and Subtract from Accumulator      FIXME: See note above for vmac instruction */
comment|/* Vector Floating-Point Subtract Accumulator From Source      FIXME: See note above for vmac instruction */
comment|/* Vector Round With Floating-Point Input      FIXME: See note above for vmac instruction */
comment|/* Vector Round with Integer Input */
block|{
literal|"vrnd.id"
block|,
name|OP_LI
argument_list|(
literal|0x3CB
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a0
argument_list|(
literal|1
argument_list|)
operator||
name|V_Z
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|LSI
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vrnd.id"
block|,
name|OP_REG
argument_list|(
literal|0x3CA
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a0
argument_list|(
literal|1
argument_list|)
operator||
name|V_Z
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vrnd.is"
block|,
name|OP_LI
argument_list|(
literal|0x3CB
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a0
argument_list|(
literal|1
argument_list|)
operator||
name|V_Z
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|LSI
block|,
name|REG_22
block|}
block|}
block|,
block|{
literal|"vrnd.is"
block|,
name|OP_REG
argument_list|(
literal|0x3CA
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a0
argument_list|(
literal|1
argument_list|)
operator||
name|V_Z
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0
block|,
name|REG_22
block|}
block|}
block|,
block|{
literal|"vrnd.ud"
block|,
name|OP_LI
argument_list|(
literal|0x3CB
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a0
argument_list|(
literal|1
argument_list|)
operator||
name|V_Z
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|LUI
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vrnd.ud"
block|,
name|OP_REG
argument_list|(
literal|0x3CA
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a0
argument_list|(
literal|1
argument_list|)
operator||
name|V_Z
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vrnd.us"
block|,
name|OP_LI
argument_list|(
literal|0x3CB
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a0
argument_list|(
literal|1
argument_list|)
operator||
name|V_Z
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|LUI
block|,
name|REG_22
block|}
block|}
block|,
block|{
literal|"vrnd.us"
block|,
name|OP_REG
argument_list|(
literal|0x3CA
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a0
argument_list|(
literal|1
argument_list|)
operator||
name|V_Z
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0
block|,
name|REG_22
block|}
block|}
block|,
comment|/* Vector Floating-Point Subtract */
block|{
literal|"vsub.dd"
block|,
name|OP_REG
argument_list|(
literal|0x3C2
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0_E
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vsub.sd"
block|,
name|OP_LI
argument_list|(
literal|0x3C3
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|SPFI
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vsub.sd"
block|,
name|OP_REG
argument_list|(
literal|0x3C2
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0
block|,
name|REG_22_E
block|,
name|REG_22_E
block|}
block|}
block|,
block|{
literal|"vsub.ss"
block|,
name|OP_LI
argument_list|(
literal|0x3C3
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_LI
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|SPFI
block|,
name|REG_22
block|,
name|REG_22
block|}
block|}
block|,
block|{
literal|"vsub.ss"
block|,
name|OP_REG
argument_list|(
literal|0x3C2
argument_list|)
operator||
name|P2
argument_list|(
literal|0
argument_list|)
operator||
name|P1
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_REG
operator||
name|V_a1
argument_list|(
literal|1
argument_list|)
operator||
name|P2
argument_list|(
literal|1
argument_list|)
operator||
name|P1
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_22
block|}
block|}
block|,
comment|/* Vector Load Data Into Register - Note that the vector load/store instructions come after the other    vector instructions so that the disassembler will always print the load/store instruction second for    vector instructions that have two instructions in the same opcode. */
block|{
literal|"vld0.d"
block|,
name|OP_V
argument_list|(
literal|0x1E
argument_list|)
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_V
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"vld0.s"
block|,
name|OP_V
argument_list|(
literal|0x1E
argument_list|)
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|0
argument_list|)
operator||
name|V_p
argument_list|(
literal|0
argument_list|)
block|,
name|MASK_V
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"vld1.d"
block|,
name|OP_V
argument_list|(
literal|0x1E
argument_list|)
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_V
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"vld1.s"
block|,
name|OP_V
argument_list|(
literal|0x1E
argument_list|)
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|0
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_V
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_DEST
block|}
block|}
block|,
comment|/* Vector Store Data Into Memory - Note that the vector load/store instructions come after the other    vector instructions so that the disassembler will always print the load/store instruction second for    vector instructions that have two instructions in the same opcode. */
block|{
literal|"vst.d"
block|,
name|OP_V
argument_list|(
literal|0x1E
argument_list|)
operator||
name|V_m
argument_list|(
literal|0
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_V
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_DEST_E
block|}
block|}
block|,
block|{
literal|"vst.s"
block|,
name|OP_V
argument_list|(
literal|0x1E
argument_list|)
operator||
name|V_m
argument_list|(
literal|0
argument_list|)
operator||
name|V_S
argument_list|(
literal|0
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|MASK_V
operator||
name|V_m
argument_list|(
literal|1
argument_list|)
operator||
name|V_S
argument_list|(
literal|1
argument_list|)
operator||
name|V_p
argument_list|(
literal|1
argument_list|)
block|,
name|TIC80_VECTOR
block|,
block|{
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"xnor"
block|,
name|OP_SI
argument_list|(
literal|0x19
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"xnor"
block|,
name|OP_LI
argument_list|(
literal|0x333
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"xnor"
block|,
name|OP_REG
argument_list|(
literal|0x332
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"xor"
block|,
name|OP_SI
argument_list|(
literal|0x16
argument_list|)
block|,
name|MASK_SI
block|,
literal|0
block|,
block|{
name|SUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"xor"
block|,
name|OP_LI
argument_list|(
literal|0x32D
argument_list|)
block|,
name|MASK_LI
block|,
literal|0
block|,
block|{
name|LUBF
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,
block|{
literal|"xor"
block|,
name|OP_REG
argument_list|(
literal|0x32C
argument_list|)
block|,
name|MASK_REG
block|,
literal|0
block|,
block|{
name|REG_0
block|,
name|REG_22
block|,
name|REG_DEST
block|}
block|}
block|,  }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|tic80_num_opcodes
init|=
sizeof|sizeof
argument_list|(
name|tic80_opcodes
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|tic80_opcodes
index|[
literal|0
index|]
argument_list|)
decl_stmt|;
end_decl_stmt

end_unit

