var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[20.8195, 10.5688, 10.8368, 14.1172, 3.22793], "total":[80120, 185180, 383, 49, 509], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[65540, 131080, 176, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1001, 6854, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 10 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 10 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"conv2d1x1", "compute_units":1, "type":"function", "total_percent":[5.37846, 2.78078, 2.76094, 6.89274, 3.22793], "total_kernel_resources":[13579, 47179, 187, 48.5, 509], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'f_i\' (float8_SR.cl:16)", "type":"resource", "data":[31, 138, 0, 0, 0], "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":16}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (float8_SR.cl:29)", "type":"resource", "data":[14, 46, 0, 0, 0], "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":29}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'ij\' (float8_SR.cl:24)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":24}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'k\' (float8_SR.cl:34)", "type":"resource", "data":[22, 142, 0, 0, 0], "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":34}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 2", "details":[{"type":"text", "text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2."}]}, {"type":"text", "text":"1 register of width 33 bits and depth 2", "details":[{"type":"text", "text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 2 depth,\\n1 reg, 33 width by 2 depth"}]}, {"name":"Private Variable: \\n - \'shift_reg\' (float8_SR.cl:28)", "type":"resource", "data":[75, 399, 0, 0, 0], "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":28}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"3 registers of width 32 bits and depth 2", "details":[{"type":"text", "text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2."}]}, {"type":"brief", "text":"Register,\\n3 regs, 32 width by 2 depth"}]}, {"name":"float8_SR.cl:28 (shift_reg)", "type":"resource", "data":[1025, 8192, 0, 0, 64], "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":28}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"128 bytes", "Implemented size":"512 bytes", "Memory Usage":"64 MLABs", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"4", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 512 bytes, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"24"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n128B requested,\\n512B implemented."}]}, {"name":"conv2d1x1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 100, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 32, 0, 0, 0]}, {"name":"float8_SR.cl:16", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]]}, {"name":"float8_SR.cl:34", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"float8_SR.cl:16", "type":"resource", "data":[137, 3, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:34", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"float8_SR.cl:76", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":76}]]}]}]}, {"name":"conv2d1x1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[240, 608, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[240, 608, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"float8_SR.cl:16", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"float8_SR.cl:16", "type":"resource", "data":[90, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:20", "type":"resource", "data":[362, 440, 13, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":20}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[362, 440, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:24", "type":"resource", "data":[44, 0, 0, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":24}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:34", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:38", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":38}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:69", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":69}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[165, 498, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[165, 498, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[85, 182, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[20, 16, 0, 0, 0]}, {"name":"float8_SR.cl:16", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]]}, {"name":"float8_SR.cl:20", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":20}]]}, {"name":"float8_SR.cl:24", "type":"resource", "data":[25, 48, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":24}]]}, {"name":"float8_SR.cl:34", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]]}, {"name":"float8_SR.cl:38", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":38}]]}, {"name":"float8_SR.cl:69", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"float8_SR.cl:24", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":24}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 119, 0, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 119, 0, 0, 20]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 39], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"float8_SR.cl:66", "type":"resource", "data":[547, 1033, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":66}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[547, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 738, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 738, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[140, 315, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 19, 0, 0, 0]}, {"name":"float8_SR.cl:16", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]]}, {"name":"float8_SR.cl:20", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":20}]]}, {"name":"float8_SR.cl:24", "type":"resource", "data":[33, 85, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":24}]]}, {"name":"float8_SR.cl:29", "type":"resource", "data":[34, 28, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":29}]]}, {"name":"float8_SR.cl:34", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]]}, {"name":"float8_SR.cl:38", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":38}]]}, {"name":"float8_SR.cl:69", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 20], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"float8_SR.cl:24", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":24}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:29", "type":"resource", "data":[7.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":29}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:31", "type":"resource", "data":[59, 24, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":31}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[59, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[401, 1579, 13, 0, 26], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[401, 1579, 13, 0, 26]}]}, {"name":"Feedback", "type":"resource", "data":[15, 26, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[15, 26, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 16, 1, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[14.75, 6, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":0}]], "children":[{"name":"Store", "type":"resource", "count":2, "data":[14.75, 6, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"name":"float8_SR.cl:41", "type":"resource", "data":[7.375, 3, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":41}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[7.375, 3, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"float8_SR.cl:42", "type":"resource", "data":[7.375, 3, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":42}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[7.375, 3, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"float8_SR.cl:43", "type":"resource", "data":[7.375, 3, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":43}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[7.375, 3, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"float8_SR.cl:44", "type":"resource", "data":[7.375, 3, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":44}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[7.375, 3, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"float8_SR.cl:45", "type":"resource", "data":[7.375, 3, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":45}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[7.375, 3, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"float8_SR.cl:50", "type":"resource", "data":[7.375, 3, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":50}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[7.375, 3, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"float8_SR.cl:66", "type":"resource", "data":[0, 0, 0, 24, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":66}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":24, "data":[0, 0, 0, 24, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:69", "type":"resource", "data":[556, 2132, 0, 0, 31], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":69}]], "children":[{"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 4, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1289, 4604, 25, 0, 110], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1289, 4604, 25, 0, 110]}]}, {"name":"Feedback", "type":"resource", "data":[973, 4845, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[24, 142, 0, 0, 0]}, {"name":"float8_SR.cl:16", "type":"resource", "data":[12, 8, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]]}, {"name":"float8_SR.cl:20", "type":"resource", "data":[26, 133, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":20}]]}, {"name":"float8_SR.cl:24", "type":"resource", "data":[48, 156, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":24}]]}, {"name":"float8_SR.cl:28", "type":"resource", "data":[339, 1729, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":28}]]}, {"name":"float8_SR.cl:34", "type":"resource", "data":[57, 45, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]]}, {"name":"float8_SR.cl:38", "type":"resource", "data":[24, 140, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":38}]]}, {"name":"float8_SR.cl:39", "type":"resource", "data":[12, 70, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":39}]]}, {"name":"float8_SR.cl:40", "type":"resource", "data":[12, 70, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":40}]]}, {"name":"float8_SR.cl:41", "type":"resource", "data":[12, 70, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":41}]]}, {"name":"float8_SR.cl:42", "type":"resource", "data":[12, 70, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":42}]]}, {"name":"float8_SR.cl:43", "type":"resource", "data":[12, 70, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":43}]]}, {"name":"float8_SR.cl:44", "type":"resource", "data":[12, 70, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":44}]]}, {"name":"float8_SR.cl:45", "type":"resource", "data":[12, 70, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":45}]]}, {"name":"float8_SR.cl:50", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":50}]]}, {"name":"float8_SR.cl:66", "type":"resource", "data":[344, 1932, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":66}]]}, {"name":"float8_SR.cl:69", "type":"resource", "data":[12, 70, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 14, 0, 0, 161], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}]}, {"name":"float8_SR.cl:28", "type":"resource", "data":[365, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":28}]], "children":[{"name":"32-bit Select", "type":"resource", "count":13, "data":[338, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:34", "type":"resource", "data":[17, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"float8_SR.cl:38", "type":"resource", "data":[1186, 4268, 30, 2.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":38}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1064, 4268, 30, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:39", "type":"resource", "data":[594, 2050, 15, 2.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":39}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:40", "type":"resource", "data":[594, 2050, 15, 2.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":40}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:41", "type":"resource", "data":[594, 2050, 15, 2.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":41}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:42", "type":"resource", "data":[594, 2050, 15, 2.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":42}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:43", "type":"resource", "data":[594, 2050, 15, 2.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":43}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:44", "type":"resource", "data":[594, 2050, 15, 2.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":44}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:45", "type":"resource", "data":[594, 2050, 15, 2.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":45}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"float8_SR.cl:50", "type":"resource", "data":[78, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":50}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[78, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[65540,131080,176,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1001,6854,18,0,0],"details":[{"text":"Global interconnect for 10 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 10 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[1307,5439,1,0,248],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[31,138,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'f_i\' (float8_SR.cl:16)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (float8_SR.cl:29)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'ij\' (float8_SR.cl:24)","type":"resource"},{"data":[22,142,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2.","type":"text"}],"text":"1 register of width 32 bits and depth 2","type":"text"},{"details":[{"text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2.","type":"text"}],"text":"1 register of width 33 bits and depth 2","type":"text"},{"text":"Register,\\n1 reg, 32 width by 2 depth,\\n1 reg, 33 width by 2 depth","type":"brief"}],"name":"Private Variable: \\n - \'k\' (float8_SR.cl:34)","type":"resource"},{"data":[75,399,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2.","type":"text"}],"text":"3 registers of width 32 bits and depth 2","type":"text"},{"text":"Register,\\n3 regs, 32 width by 2 depth","type":"brief"}],"name":"Private Variable: \\n - \'shift_reg\' (float8_SR.cl:28)","type":"resource"},{"data":[1025,8192,0,0,64],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 512 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"links":[{"filename":"device/v1.3/float8_SR.cl","line":"24"}],"text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"1024 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"512 bytes","Memory Usage":"64 MLABs","Number of banks":"1","Number of private copies":"4","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","type":"table"},{"text":"Stall-free,\\n128B requested,\\n512B implemented.","type":"brief"}],"name":"float8_SR.cl:28 (shift_reg)","type":"resource"},{"children":[{"count":7,"data":[2236,8178,38,0,156],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[14.75,6,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[2251.75,8185,38,0,156],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[2,67,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"16"}]],"name":"State","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"16"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[48,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"16"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"16"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"16"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"16"}]],"name":"33-bit Select","type":"resource"}],"data":[229,71,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":16}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:16","type":"resource"},{"children":[{"count":"1","data":[2,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"34"}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"34"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"34"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"34"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"34"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"34"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[55,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":34}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:34","type":"resource"},{"children":[{"count":1,"data":[362,440,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"20"}]],"name":"Load","type":"resource"}],"data":[362,440,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":20}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"24"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"24"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"24"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"24"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"24"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[56.5,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":24}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:24","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,3,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"38"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"38"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"38"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"38"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[1064,4268,30,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"38"}]],"name":"Load","type":"resource"}],"data":[1218,4268,30,4,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":38}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"69"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[108,4,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"69"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"69"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"69"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"69"}]],"name":"Store","type":"resource"}],"data":[588,2132,0,1.5,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":69}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:69","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[547,1033,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"66"}]],"name":"Load","type":"resource"},{"count":24,"data":[0,0,0,24,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"66"}]],"name":"32-bit Floating-point Add","type":"resource"}],"data":[547,1033,0,24,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":66}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:66","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"29"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"29"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"29"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"29"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[7.5,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":29}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:29","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[59,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"31"}]],"name":"Store","type":"resource"}],"data":[59,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":31}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.375,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"41"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"41"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"41"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"41"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"41"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"41"}]],"name":"Load","type":"resource"}],"data":[601.375,2053,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":41}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:41","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.375,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"42"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"42"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"42"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"42"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"42"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"42"}]],"name":"Load","type":"resource"}],"data":[601.375,2053,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":42}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:42","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.375,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"43"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"43"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"43"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"43"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"43"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"43"}]],"name":"Load","type":"resource"}],"data":[601.375,2053,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":43}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.375,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"44"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"44"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"44"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"44"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"44"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"44"}]],"name":"Load","type":"resource"}],"data":[601.375,2053,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":44}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:44","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.375,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"45"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"45"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"45"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"45"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"45"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"45"}]],"name":"Load","type":"resource"}],"data":[601.375,2053,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":45}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:45","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.375,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"50"}]],"name":"Store","type":"resource"},{"count":3,"data":[78,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"50"}]],"name":"32-bit Select","type":"resource"}],"data":[85.375,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":50}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:50","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[338,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"28"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"28"}]],"name":"33-bit Select","type":"resource"}],"data":[365,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":28}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:28","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"39"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"39"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"39"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"39"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"39"}]],"name":"Load","type":"resource"}],"data":[594,2050,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":39}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:39","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"40"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"40"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"40"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"40"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":"40"}]],"name":"Load","type":"resource"}],"data":[594,2050,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl","line":40}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl:40","replace_name":"true","type":"resource"}],"compute_units":1,"data":[13579,47179,187,48.5,509],"debug":[[{"filename":"device/v1.3/float8_SR.cl","line":16}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"conv2d1x1","total_kernel_resources":[13579,47179,187,48.5,509],"total_percent":[5.37846,2.78078,2.76094,6.89274,3.22793],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[14580,54100,207,48.5,509],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[80120,185180,383,49,509],"total_percent":[20.8195,10.5688,10.8368,14.1172,3.22793],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"conv2d1x1", "children":[{"type":"bb", "id":3, "name":"conv2d1x1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"conv2d1x1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"conv2d1x1.B2", "children":[{"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":20}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"6"}]}, {"type":"inst", "id":27, "name":"End", "details":[{"type":"table", "Start Cycle":"14", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"14", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":6, "name":"conv2d1x1.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"conv2d1x1.B4", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"33"}]}, {"type":"bb", "id":8, "name":"conv2d1x1.B5", "children":[{"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":66}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"shift_reg", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":29, "name":"End", "details":[{"type":"table", "Start Cycle":"9", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":9, "name":"conv2d1x1.B6", "children":[{"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":31}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"shift_reg", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":29}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":10, "name":"conv2d1x1.B7", "children":[{"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":0}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"shift_reg", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"76", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":33, "name":"End", "details":[{"type":"table", "Start Cycle":"78", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"78", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":11, "name":"conv2d1x1.B8", "children":[{"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":38}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"137", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":39}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":40}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":41}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":42}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":44}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":45}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":34, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"35"}]}, {"type":"inst", "id":35, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"156", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"156", "II":"2", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 2. See Loops Analysis for more information."}]}, {"type":"memtype", "id":36, "name":"Local Memory", "children":[{"type":"memsys", "id":37, "name":"shift_reg", "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":28}]], "details":[{"type":"table", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"4", "Additional Information":[{"type":"text", "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"device/v1.3/float8_SR.cl", "line":"24"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":42, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":37, "to":13}, {"from":14, "to":37}, {"from":15, "to":37}, {"from":6, "to":4}, {"from":6, "to":26}, {"from":3, "to":26}, {"from":12, "to":27}, {"from":33, "to":6}, {"from":33, "to":7}, {"from":27, "to":7}, {"from":31, "to":28}, {"from":13, "to":29}, {"from":31, "to":30}, {"from":7, "to":30}, {"from":14, "to":31}, {"from":35, "to":32}, {"from":15, "to":33}, {"from":16, "to":33}, {"from":35, "to":34}, {"from":29, "to":34}, {"from":17, "to":35}, {"from":18, "to":35}, {"from":19, "to":35}, {"from":20, "to":35}, {"from":21, "to":35}, {"from":22, "to":35}, {"from":23, "to":35}, {"from":24, "to":35}, {"from":25, "to":35}, {"from":26, "to":12}, {"from":28, "to":13}, {"from":30, "to":14}, {"from":32, "to":15}, {"from":32, "to":16}, {"from":34, "to":17}, {"from":34, "to":18}, {"from":34, "to":19}, {"from":34, "to":20}, {"from":34, "to":21}, {"from":34, "to":22}, {"from":34, "to":23}, {"from":34, "to":24}, {"from":34, "to":25}, {"from":42, "to":18}, {"from":42, "to":23}, {"from":42, "to":20}, {"from":42, "to":17}, {"from":42, "to":25}, {"from":42, "to":22}, {"from":42, "to":12}, {"from":42, "to":19}, {"from":16, "to":42}, {"from":42, "to":24}, {"from":42, "to":21}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: conv2d1x1", "data":["", "", ""], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":5}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"conv2d1x1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"conv2d1x1.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":24}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"conv2d1x1.B6", "data":["Yes", "1", "1"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":29}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"conv2d1x1.B8", "data":["Yes", "~2", "1"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"shift_reg (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"28"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 8 failing nodes are listed.", "details":[{"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"39"}]}, {"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"44"}]}, {"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"45"}]}, {"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"38"}]}, {"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"40"}]}, {"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"43"}]}, {"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"41"}]}, {"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"42"}]}]}]}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"38"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"38"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"39"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"40"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"41"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"42"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"43"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"44"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":"45"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":48}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"device/v1.3/float8_SR.cl", "line":64}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"conv2d1x1", "id":1702028864, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":13}]], "type":"kernel", "children":[{"name":"conv2d1x1.B0", "id":1701269072, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"conv2d1x1.B2", "id":1701230304, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"14.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":16}]], "type":"loop", "children":[{"name":"conv2d1x1.B4", "id":1701230464, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"6.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":24}]], "type":"loop", "children":[{"name":"conv2d1x1.B6", "id":1701230624, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"6.000000", "mi":"1", "pl":"Yes", "tc":"32", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":29}]], "type":"loop"}, {"name":"conv2d1x1.B5", "id":1701230544, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"9.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"conv2d1x1.B8", "id":1701230992, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"2", "ll":"3", "lt":"156.000000", "mi":"2", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":34}]], "type":"loop"}]}, {"name":"conv2d1x1.B7", "id":1701230912, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"78.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"conv2d1x1.B3", "id":1701230384, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"conv2d1x1.B1", "id":1701269152, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"conv2d1x1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":5}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"conv2d1x1", "data":[13579, 47179, 187, 48.5, 509], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "line":5}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1001, 6854, 18, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[65540, 131080, 176, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[80120, 185180, 383, 48, 509], "data_percent":[9.37734, 10.8368, 14.1172, 3.22793]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "name":"float8_SR.cl", "has_active_debug_locs":false, "absName":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl", "content":"//1x1 convolution layer as a single kernel\012//output one feature map per kernel\012#define II_CYCLES 32\012\012__kernel void conv2d1x1(\012	const int input_channels, \012    const int input_size,\012    const int filter_size,\012	__global float * restrict input_im,\012	__global const float8* restrict filter_weight,\012	__global const float* restrict filter_bias,\012	__global float *restrict output_im)\012{\012	// Adding restrict keyword	\012    //loop over filters\012	for(int f_i = 0; f_i < filter_size; f_i++)\012	{\012        //filter_weight += f_i * input_channels;\012\012        float bias = filter_bias[f_i];\012	\012        // output_im += input_size * input_size;//start_channel is for 1x1 feature map in fire layer\012	\012		for(int ij = 0; ij < (input_size * input_size); ij++)\012		{\012			// int loc = i * input_size + j; // this is equal to ij\012            \012            float shift_reg[II_CYCLES];\012            for(int i = 0; i < II_CYCLES; i++)\012            {\012                shift_reg[i] = 0;\012            }\012\012			for(int k = 0; k < input_channels; k++)\012			{\012				//float8 weight = filter_weight[k];\012				//float8 feature;\012				shift_reg[II_CYCLES - 1] = shift_reg[0] + input_im[((k << 3) + 0) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s0;\012				shift_reg[II_CYCLES - 2] = shift_reg[1] + input_im[((k << 3) + 1) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s1;\012				shift_reg[II_CYCLES - 3] = shift_reg[2] + input_im[((k << 3) + 2) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s2;\012				shift_reg[II_CYCLES - 4] = shift_reg[3] + input_im[((k << 3) + 3) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s3;\012                shift_reg[II_CYCLES - 5] = shift_reg[4] + input_im[((k << 3) + 4) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s4;\012				shift_reg[II_CYCLES - 6] = shift_reg[5] + input_im[((k << 3) + 5) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s5;\012				shift_reg[II_CYCLES - 7] = shift_reg[6] + input_im[((k << 3) + 6) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s6;\012				shift_reg[II_CYCLES - 8] = shift_reg[7] + input_im[((k << 3) + 7) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s7;\012				\012				#pragma unroll\012				for(int j = 0; j < (II_CYCLES - 8); j++)\012				{\012					shift_reg [j] = shift_reg[j + (1 << 3)];\012				}\012				     /*+ input_im[((k << 2) + 1) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s1\012					 + input_im[((k << 2) + 2) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s2\012					 + input_im[((k << 2) + 3) * input_size * input_size + ij] * filter_weight[k + f_i * input_channels].s3;*/\012                /*tmp += input_im[((k << 2) + 0) * input_size * input_size + ij] * filter_weight[k].s0\012				     + input_im[((k << 2) + 1) * input_size * input_size + ij] * filter_weight[k].s1\012					 + input_im[((k << 2) + 2) * input_size * input_size + ij] * filter_weight[k].s2\012					 + input_im[((k << 2) + 3) * input_size * input_size + ij] * filter_weight[k].s3;*/\012			}\012			//add relu after conv\012			float tmp = bias;\012			\012			#pragma unroll\012			for(int i = 0; i < (II_CYCLES - 8); i++)\012			{\012				tmp += shift_reg[i];\012			}\012			\012			output_im[ij + (input_size * input_size * f_i)] = (tmp > 0.0) ? tmp : 0.0;\012            //output_im[ij] = (tmp > 0.0) ? tmp : 0.0;\012		}\012        //filter_weight += input_channels;	\012        //output_im += input_size * input_size;//start_channel is for 1x1 feature map in fire layer\012	\012	}\012}\012"}];
var alpha_viewer=false;