vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ipshared/4e0e/src/AXI_Stream_FIFO.vhd" \
"../../../bd/design_1/ipshared/4e0e/src/BRAM_image.vhd" \
"../../../bd/design_1/ipshared/4e0e/src/display_image.vhd" \
"../../../bd/design_1/ipshared/4e0e/src/vga_core.vhd" \
"../../../bd/design_1/ipshared/4e0e/hdl/vga_v1_0.vhd" \
"../../../bd/design_1/ipshared/4e0e/src/image.vhd" \
"../../../bd/design_1/ip/design_1_vga_0_4/sim/design_1_vga_0_4.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
