Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 12 02:40:39 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     112         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (236)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (178)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (236)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (178)
--------------------------------------------------
 There are 178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.406        0.000                      0                  172        0.169        0.000                      0                  172        9.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.406        0.000                      0                  172        0.169        0.000                      0                  172        9.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.406ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.590ns (34.847%)  route 2.973ns (65.153%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 24.520 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.464 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.846     8.309    U4/total_money3[6]
    SLICE_X22Y43         LUT6 (Prop_lut6_I3_O)        0.253     8.562 r  U4/total_money[14]_i_3/O
                         net (fo=3, routed)           0.692     9.255    U4/total_money[14]_i_3_n_0
    SLICE_X24Y43         LUT5 (Prop_lut5_I0_O)        0.105     9.360 r  U4/total_money[8]_i_1/O
                         net (fo=1, routed)           0.000     9.360    U6/total_money_reg[14]_0[7]
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413    24.520    U6/sys_clk_IBUF_BUFG
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[8]/C
                         clock pessimism              0.249    24.769    
                         clock uncertainty           -0.035    24.733    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)        0.032    24.765    U6/total_money_reg[8]
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                 15.406    

Slack (MET) :             15.422ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.972ns (43.513%)  route 2.560ns (56.487%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     7.513 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          0.764     8.277    U4/total_money3[7]
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.257     8.534 r  U4/total_money[14]_i_6/O
                         net (fo=1, routed)           0.000     8.534    U4/total_money[14]_i_6_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     8.716 r  U4/total_money_reg[14]_i_2/O
                         net (fo=2, routed)           0.361     9.077    U4/total_money_reg[14]_i_2_n_0
    SLICE_X23Y43         LUT5 (Prop_lut5_I0_O)        0.252     9.329 r  U4/total_money[14]_i_1/O
                         net (fo=1, routed)           0.000     9.329    U6/total_money_reg[14]_0[12]
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.414    24.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[14]/C
                         clock pessimism              0.232    24.753    
                         clock uncertainty           -0.035    24.717    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.033    24.750    U6/total_money_reg[14]
  -------------------------------------------------------------------
                         required time                         24.750    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                 15.422    

Slack (MET) :             15.425ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.972ns (43.552%)  route 2.556ns (56.448%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     7.513 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          0.764     8.277    U4/total_money3[7]
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.257     8.534 r  U4/total_money[14]_i_6/O
                         net (fo=1, routed)           0.000     8.534    U4/total_money[14]_i_6_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     8.716 r  U4/total_money_reg[14]_i_2/O
                         net (fo=2, routed)           0.357     9.073    U4/total_money_reg[14]_i_2_n_0
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.252     9.325 r  U4/total_money[11]_i_1/O
                         net (fo=1, routed)           0.000     9.325    U6/total_money_reg[14]_0[10]
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.414    24.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[11]/C
                         clock pessimism              0.232    24.753    
                         clock uncertainty           -0.035    24.717    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.032    24.749    U6/total_money_reg[11]
  -------------------------------------------------------------------
                         required time                         24.749    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 15.425    

Slack (MET) :             15.528ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.590ns (35.819%)  route 2.849ns (64.181%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 24.520 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.464 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.755     8.218    U4/total_money3[6]
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.471 r  U4/total_money[13]_i_2/O
                         net (fo=2, routed)           0.659     9.131    U4/total_money[13]_i_2_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.236 r  U4/total_money[13]_i_1/O
                         net (fo=1, routed)           0.000     9.236    U6/total_money_reg[14]_0[11]
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413    24.520    U6/sys_clk_IBUF_BUFG
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[13]/C
                         clock pessimism              0.249    24.769    
                         clock uncertainty           -0.035    24.733    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)        0.030    24.763    U6/total_money_reg[13]
  -------------------------------------------------------------------
                         required time                         24.763    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 15.528    

Slack (MET) :             15.599ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.590ns (36.389%)  route 2.779ns (63.611%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 24.520 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.464 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.845     8.308    U4/total_money3[6]
    SLICE_X22Y43         LUT6 (Prop_lut6_I4_O)        0.253     8.561 r  U4/total_money[14]_i_4/O
                         net (fo=5, routed)           0.500     9.061    U4/total_money[14]_i_4_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.166 r  U4/total_money[9]_i_1/O
                         net (fo=1, routed)           0.000     9.166    U6/total_money_reg[14]_0[8]
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413    24.520    U6/sys_clk_IBUF_BUFG
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[9]/C
                         clock pessimism              0.249    24.769    
                         clock uncertainty           -0.035    24.733    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)        0.032    24.765    U6/total_money_reg[9]
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                 15.599    

Slack (MET) :             15.621ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.648ns (37.727%)  route 2.720ns (62.273%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     7.513 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          0.961     8.474    U4/total_money3[7]
    SLICE_X22Y43         LUT6 (Prop_lut6_I3_O)        0.257     8.731 r  U4/total_money[11]_i_2/O
                         net (fo=4, routed)           0.324     9.055    U4/total_money[11]_i_2_n_0
    SLICE_X23Y43         LUT4 (Prop_lut4_I2_O)        0.110     9.165 r  U4/total_money[12]_i_1/O
                         net (fo=1, routed)           0.000     9.165    U6/total_money_reg[12]_0
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.414    24.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[12]/C
                         clock pessimism              0.232    24.753    
                         clock uncertainty           -0.035    24.717    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.069    24.786    U6/total_money_reg[12]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                 15.621    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.691ns (39.267%)  route 2.615ns (60.733%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 24.520 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.464 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          1.181     8.644    U4/total_money3[6]
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.253     8.897 r  U4/total_money[3]_i_3/O
                         net (fo=1, routed)           0.000     8.897    U4/total_money[3]_i_3_n_0
    SLICE_X26Y42         MUXF7 (Prop_muxf7_I1_O)      0.206     9.103 r  U4/total_money_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.103    U6/total_money_reg[14]_0[3]
    SLICE_X26Y42         FDRE                                         r  U6/total_money_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413    24.520    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  U6/total_money_reg[3]/C
                         clock pessimism              0.249    24.769    
                         clock uncertainty           -0.035    24.733    
    SLICE_X26Y42         FDRE (Setup_fdre_C_D)        0.060    24.793    U6/total_money_reg[3]
  -------------------------------------------------------------------
                         required time                         24.793    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.704ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.744ns (40.632%)  route 2.548ns (59.368%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 24.520 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     7.513 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          1.113     8.626    U4/total_money3[7]
    SLICE_X25Y42         LUT6 (Prop_lut6_I3_O)        0.257     8.883 r  U4/total_money[6]_i_3/O
                         net (fo=1, routed)           0.000     8.883    U4/total_money[6]_i_3_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I1_O)      0.206     9.089 r  U4/total_money_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.089    U6/total_money_reg[14]_0[6]
    SLICE_X25Y42         FDRE                                         r  U6/total_money_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413    24.520    U6/sys_clk_IBUF_BUFG
    SLICE_X25Y42         FDRE                                         r  U6/total_money_reg[6]/C
                         clock pessimism              0.249    24.769    
                         clock uncertainty           -0.035    24.733    
    SLICE_X25Y42         FDRE (Setup_fdre_C_D)        0.060    24.793    U6/total_money_reg[6]
  -------------------------------------------------------------------
                         required time                         24.793    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                 15.704    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.465ns (34.657%)  route 2.762ns (65.343%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 24.520 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.342 r  U6/total_money3__0_carry__0/O[1]
                         net (fo=23, routed)          0.841     8.182    U4/total_money3[5]
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.250     8.432 r  U4/total_money[13]_i_3/O
                         net (fo=3, routed)           0.487     8.919    U4/total_money[13]_i_3_n_0
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.105     9.024 r  U4/total_money[10]_i_1/O
                         net (fo=1, routed)           0.000     9.024    U6/total_money_reg[14]_0[9]
    SLICE_X25Y43         FDRE                                         r  U6/total_money_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413    24.520    U6/sys_clk_IBUF_BUFG
    SLICE_X25Y43         FDRE                                         r  U6/total_money_reg[10]/C
                         clock pessimism              0.249    24.769    
                         clock uncertainty           -0.035    24.733    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)        0.032    24.765    U6/total_money_reg[10]
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.780ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.667ns (39.538%)  route 2.549ns (60.462%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 24.520 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.698     5.873    U7/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I3_O)        0.119     5.992 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     6.227    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     6.502 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     7.005    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.464 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          1.114     8.578    U4/total_money3[6]
    SLICE_X26Y43         LUT5 (Prop_lut5_I4_O)        0.253     8.831 r  U4/total_money[0]_i_3/O
                         net (fo=1, routed)           0.000     8.831    U4/total_money[0]_i_3_n_0
    SLICE_X26Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     9.013 r  U4/total_money_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.013    U6/total_money_reg[14]_0[0]
    SLICE_X26Y43         FDRE                                         r  U6/total_money_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413    24.520    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y43         FDRE                                         r  U6/total_money_reg[0]/C
                         clock pessimism              0.249    24.769    
                         clock uncertainty           -0.035    24.733    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.060    24.793    U6/total_money_reg[0]
  -------------------------------------------------------------------
                         required time                         24.793    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 15.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U7/counter_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.099%)  route 0.118ns (24.901%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.636     1.614    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  U7/counter_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U7/counter_reg[1][11]/Q
                         net (fo=2, routed)           0.117     1.872    U7/counter_reg[1]_0[11]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.032 r  U7/counter_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.033    U7/counter_reg[1][8]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.087 r  U7/counter_reg[1][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.087    U7/counter_reg[1][12]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.840     2.064    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][12]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.918    U7/counter_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.099%)  route 0.118ns (24.901%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.637     1.615    U7/sys_clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  U7/counter_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U7/counter_reg[2][11]/Q
                         net (fo=2, routed)           0.117     1.873    U7/counter_reg[2]_1[11]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.033 r  U7/counter_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    U7/counter_reg[2][8]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.088 r  U7/counter_reg[2][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    U7/counter_reg[2][12]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  U7/counter_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.841     2.065    U7/sys_clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  U7/counter_reg[2][12]/C
                         clock pessimism             -0.251     1.814    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.919    U7/counter_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U7/counter_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.548%)  route 0.368ns (61.452%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.569     1.547    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  U7/counter_reg[1][15]/Q
                         net (fo=2, routed)           0.226     1.913    U7/counter_reg[1]_0[15]
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  U7/flag[1]_i_2/O
                         net (fo=1, routed)           0.143     2.101    U7/flag[1]_i_2_n_0
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.045     2.146 r  U7/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     2.146    U7/flag[1]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  U7/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.911     2.135    U7/sys_clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  U7/flag_reg[1]/C
                         clock pessimism             -0.251     1.884    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.975    U7/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.909%)  route 0.092ns (33.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  U1/count_reg[2]/Q
                         net (fo=6, routed)           0.092     1.779    U1/count_reg[2]
    SLICE_X37Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  U1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    U1/count[5]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.839     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.504     1.559    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.092     1.651    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U7/counter_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.666%)  route 0.118ns (24.334%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.636     1.614    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  U7/counter_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U7/counter_reg[1][11]/Q
                         net (fo=2, routed)           0.117     1.872    U7/counter_reg[1]_0[11]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.032 r  U7/counter_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.033    U7/counter_reg[1][8]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.098 r  U7/counter_reg[1][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.098    U7/counter_reg[1][12]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.840     2.064    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][14]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.918    U7/counter_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.666%)  route 0.118ns (24.334%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.637     1.615    U7/sys_clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  U7/counter_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U7/counter_reg[2][11]/Q
                         net (fo=2, routed)           0.117     1.873    U7/counter_reg[2]_1[11]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.033 r  U7/counter_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    U7/counter_reg[2][8]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.099 r  U7/counter_reg[2][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.099    U7/counter_reg[2][12]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  U7/counter_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.841     2.065    U7/sys_clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  U7/counter_reg[2][14]/C
                         clock pessimism             -0.251     1.814    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.919    U7/counter_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U7/key_in_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.024%)  route 0.165ns (46.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.637     1.615    U7/sys_clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  U7/key_in_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U7/key_in_d2_reg[2]/Q
                         net (fo=3, routed)           0.165     1.921    U7/p_1_in
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.966 r  U7/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     1.966    U7/flag[2]_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  U7/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.911     2.135    U7/sys_clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  U7/flag_reg[2]/C
                         clock pessimism             -0.484     1.651    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     1.771    U7/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U7/counter_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.861%)  route 0.118ns (23.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.636     1.614    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  U7/counter_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U7/counter_reg[1][11]/Q
                         net (fo=2, routed)           0.117     1.872    U7/counter_reg[1]_0[11]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.032 r  U7/counter_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.033    U7/counter_reg[1][8]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.123 r  U7/counter_reg[1][12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.123    U7/counter_reg[1][12]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.840     2.064    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][13]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.918    U7/counter_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U7/counter_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.861%)  route 0.118ns (23.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.636     1.614    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  U7/counter_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U7/counter_reg[1][11]/Q
                         net (fo=2, routed)           0.117     1.872    U7/counter_reg[1]_0[11]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.032 r  U7/counter_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.033    U7/counter_reg[1][8]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.123 r  U7/counter_reg[1][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.123    U7/counter_reg[1][12]_i_1_n_4
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.840     2.064    U7/sys_clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  U7/counter_reg[1][15]/C
                         clock pessimism             -0.251     1.813    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.918    U7/counter_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.862%)  route 0.118ns (23.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.637     1.615    U7/sys_clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  U7/counter_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U7/counter_reg[2][11]/Q
                         net (fo=2, routed)           0.117     1.873    U7/counter_reg[2]_1[11]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.033 r  U7/counter_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    U7/counter_reg[2][8]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.124 r  U7/counter_reg[2][12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.124    U7/counter_reg[2][12]_i_1_n_6
    SLICE_X29Y50         FDRE                                         r  U7/counter_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.841     2.065    U7/sys_clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  U7/counter_reg[2][13]/C
                         clock pessimism             -0.251     1.814    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.919    U7/counter_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y53   U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y53   U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y53   U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y53   U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y53   U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y53   U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y53   U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y46   U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y48   U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y53   U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y53   U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y53   U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y53   U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y53   U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           182 Endpoints
Min Delay           182 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.967ns  (logic 1.291ns (8.085%)  route 14.676ns (91.915%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.621     5.005    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.115     5.120 r  U2/price_reg[2]_i_75/O
                         net (fo=100, routed)         5.148    10.269    U2/U4/p_0_in93_in
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.267    10.536 r  U2/price_reg[3]_i_185/O
                         net (fo=3, routed)           0.817    11.353    U2/price_reg[3]_i_185_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I0_O)        0.105    11.458 f  U2/price_reg[3]_i_39/O
                         net (fo=6, routed)           1.010    12.467    U2/price_reg[3]_i_39_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.105    12.572 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.044    13.617    U2/price_reg[3]_i_32_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.105    13.722 r  U2/price_reg[2]_i_39/O
                         net (fo=1, routed)           0.909    14.630    U2/price_reg[2]_i_39_n_0
    SLICE_X25Y31         LUT6 (Prop_lut6_I5_O)        0.105    14.735 f  U2/price_reg[2]_i_8/O
                         net (fo=1, routed)           0.836    15.571    U2/price_reg[2]_i_8_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I4_O)        0.105    15.676 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.291    15.967    U4/refer_money_reg[11][2]
    SLICE_X26Y18         LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.945ns  (logic 1.291ns (8.096%)  route 14.654ns (91.904%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.621     5.005    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.115     5.120 r  U2/price_reg[2]_i_75/O
                         net (fo=100, routed)         5.148    10.269    U2/U4/p_0_in93_in
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.267    10.536 r  U2/price_reg[3]_i_185/O
                         net (fo=3, routed)           0.817    11.353    U2/price_reg[3]_i_185_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I0_O)        0.105    11.458 f  U2/price_reg[3]_i_39/O
                         net (fo=6, routed)           1.010    12.467    U2/price_reg[3]_i_39_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.105    12.572 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.595    14.167    U2/price_reg[3]_i_32_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I5_O)        0.105    14.272 r  U2/price_reg[1]_i_16/O
                         net (fo=1, routed)           0.205    14.477    U2/price_reg[1]_i_16_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I2_O)        0.105    14.582 f  U2/price_reg[1]_i_5/O
                         net (fo=1, routed)           0.405    14.988    U2/price_reg[1]_i_5_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.105    15.093 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           0.853    15.945    U4/refer_money_reg[11][1]
    SLICE_X29Y20         LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.633ns  (logic 1.397ns (8.936%)  route 14.236ns (91.064%))
  Logic Levels:           9  (FDRE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         3.124     3.508    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.108     3.616 f  U2/price_reg[2]_i_78/O
                         net (fo=119, routed)         4.693     8.309    U2/U4/p_0_in71_in
    SLICE_X49Y11         LUT4 (Prop_lut4_I2_O)        0.275     8.584 f  U2/price_reg[2]_i_450/O
                         net (fo=1, routed)           0.931     9.515    U2/price_reg[2]_i_450_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I3_O)        0.105     9.620 f  U2/price_reg[2]_i_274/O
                         net (fo=4, routed)           0.587    10.207    U2/price_reg[2]_i_274_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.105    10.312 r  U2/price_reg[2]_i_121/O
                         net (fo=3, routed)           1.094    11.407    U2/price_reg[2]_i_121_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.512 f  U2/price_reg[2]_i_41/O
                         net (fo=5, routed)           0.473    11.985    U2/price_reg[2]_i_41_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.105    12.090 f  U2/price_reg[2]_i_9/O
                         net (fo=4, routed)           1.535    13.625    U2/price_reg[2]_i_9_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.105    13.730 f  U2/price_reg[3]_i_6/O
                         net (fo=1, routed)           1.243    14.973    U2/price_reg[3]_i_6_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.105    15.078 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.555    15.633    U4/refer_money_reg[11][3]
    SLICE_X35Y15         LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.307ns  (logic 1.396ns (9.120%)  route 13.911ns (90.880%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.018     4.402    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X47Y23         LUT4 (Prop_lut4_I3_O)        0.115     4.517 f  U2/price_reg[3]_i_1117/O
                         net (fo=90, routed)          5.549    10.066    U2/U4/p_0_in21_in
    SLICE_X36Y12         LUT5 (Prop_lut5_I4_O)        0.267    10.333 f  U2/price_reg[0]_i_600/O
                         net (fo=1, routed)           0.546    10.879    U2/price_reg[0]_i_600_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I2_O)        0.105    10.984 r  U2/price_reg[0]_i_386/O
                         net (fo=1, routed)           0.773    11.757    U2/price_reg[0]_i_386_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.105    11.862 r  U2/price_reg[0]_i_151/O
                         net (fo=1, routed)           0.666    12.528    U2/price_reg[0]_i_151_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I5_O)        0.105    12.633 r  U2/price_reg[0]_i_50/O
                         net (fo=1, routed)           0.340    12.974    U2/price_reg[0]_i_50_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.105    13.079 f  U2/price_reg[0]_i_17/O
                         net (fo=1, routed)           0.773    13.852    U2/price_reg[0]_i_17_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I5_O)        0.105    13.957 r  U2/price_reg[0]_i_4/O
                         net (fo=1, routed)           0.959    14.916    U2/price_reg[0]_i_4_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.105    15.021 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.286    15.307    U4/refer_money_reg[11][0]
    SLICE_X31Y21         LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.108ns  (logic 1.414ns (10.023%)  route 12.694ns (89.977%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         3.317     3.701    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X44Y15         LUT4 (Prop_lut4_I3_O)        0.125     3.826 f  U2/price_reg[3]_i_1151/O
                         net (fo=84, routed)          5.841     9.667    U2/U4/p_0_in25_in
    SLICE_X41Y6          LUT2 (Prop_lut2_I1_O)        0.275     9.942 f  U2/price_reg[3]_i_2575/O
                         net (fo=1, routed)           0.205    10.147    U2/U4/price13146_out
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.105    10.252 f  U2/price_reg[3]_i_2188/O
                         net (fo=1, routed)           0.540    10.792    U2/price_reg[3]_i_2188_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.105    10.897 f  U2/price_reg[3]_i_1250/O
                         net (fo=1, routed)           0.551    11.448    U2/price_reg[3]_i_1250_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.105    11.553 f  U2/price_reg[3]_i_356/O
                         net (fo=1, routed)           0.325    11.878    U2/price_reg[3]_i_356_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.105    11.983 f  U2/price_reg[3]_i_75/O
                         net (fo=1, routed)           0.540    12.523    U2/price_reg[3]_i_75_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.105    12.628 f  U2/price_reg[3]_i_14/O
                         net (fo=1, routed)           0.800    13.428    U2/price_reg[3]_i_14_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.105    13.533 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.575    14.108    U4/AR[3]
    SLICE_X35Y15         LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 0.879ns (10.157%)  route 7.775ns (89.843%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  U2/start_station_value_reg[3]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/start_station_value_reg[3]/Q
                         net (fo=14, routed)          1.116     1.500    U2/start_station_value[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I3_O)        0.105     1.605 r  U2/price_reg[2]_i_45/O
                         net (fo=30, routed)          2.544     4.149    U2/price_reg[2]_i_45_n_0
    SLICE_X36Y17         LUT4 (Prop_lut4_I0_O)        0.115     4.264 f  U2/price_reg[2]_i_12/O
                         net (fo=93, routed)          3.681     7.946    U2/price_reg[2]_i_12_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.275     8.221 f  U2/price_reg[0]_i_3/O
                         net (fo=1, routed)           0.434     8.654    U4/AR[0]
    SLICE_X31Y21         LDCE                                         f  U4/price_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.553ns  (logic 0.879ns (10.277%)  route 7.674ns (89.723%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  U2/start_station_value_reg[3]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/start_station_value_reg[3]/Q
                         net (fo=14, routed)          1.116     1.500    U2/start_station_value[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I3_O)        0.105     1.605 r  U2/price_reg[2]_i_45/O
                         net (fo=30, routed)          2.544     4.149    U2/price_reg[2]_i_45_n_0
    SLICE_X36Y17         LUT4 (Prop_lut4_I0_O)        0.115     4.264 f  U2/price_reg[2]_i_12/O
                         net (fo=93, routed)          3.723     7.987    U2/price_reg[2]_i_12_n_0
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.275     8.262 f  U2/price_reg[1]_i_3/O
                         net (fo=1, routed)           0.291     8.553    U4/AR[1]
    SLICE_X29Y20         LDCE                                         f  U4/price_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 0.879ns (11.026%)  route 7.093ns (88.974%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  U2/start_station_value_reg[3]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/start_station_value_reg[3]/Q
                         net (fo=14, routed)          1.116     1.500    U2/start_station_value[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I3_O)        0.105     1.605 r  U2/price_reg[2]_i_45/O
                         net (fo=30, routed)          2.544     4.149    U2/price_reg[2]_i_45_n_0
    SLICE_X36Y17         LUT4 (Prop_lut4_I0_O)        0.115     4.264 f  U2/price_reg[2]_i_12/O
                         net (fo=93, routed)          2.918     7.183    U2/price_reg[2]_i_12_n_0
    SLICE_X23Y17         LUT4 (Prop_lut4_I3_O)        0.275     7.458 f  U2/price_reg[2]_i_3/O
                         net (fo=2, routed)           0.514     7.972    U4/AR[2]
    SLICE_X26Y18         LDCE                                         f  U4/price_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 3.826ns (50.897%)  route 3.691ns (49.103%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.691     4.039    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.478     7.518 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.518    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 3.708ns (49.809%)  route 3.736ns (50.191%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.736     4.115    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     7.444 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.444    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.108     0.249    U1/col_reg[3]_0[0]
    SLICE_X37Y51         FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.825%)  route 0.171ns (57.175%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.171     0.299    U1/col_reg[3]_0[3]
    SLICE_X37Y51         FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_ten_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_station_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.232ns (73.247%)  route 0.085ns (26.753%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  U2/start_ten_unit_reg[3]/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  U2/start_ten_unit_reg[3]/Q
                         net (fo=3, routed)           0.085     0.218    U1/Q[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.099     0.317 r  U1/start_station_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.317    U2/start_station_value_reg[7]_0[5]
    SLICE_X32Y39         FDRE                                         r  U2/start_station_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_ten_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_station_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.232ns (73.204%)  route 0.085ns (26.796%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  U2/start_ten_unit_reg[3]/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  U2/start_ten_unit_reg[3]/Q
                         net (fo=3, routed)           0.085     0.218    U1/Q[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.099     0.317 r  U1/start_station_value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.317    U2/start_station_value_reg[7]_0[6]
    SLICE_X32Y39         FDRE                                         r  U2/start_station_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.091%)  route 0.179ns (55.909%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.179     0.320    U1/col_reg[3]_0[1]
    SLICE_X37Y51         FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.091%)  route 0.179ns (55.909%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.179     0.320    U1/col_reg[3]_0[2]
    SLICE_X37Y51         FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_one_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_one_unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.131%)  route 0.155ns (44.869%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE                         0.000     0.000 r  U2/end_one_unit_reg[3]/C
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_one_unit_reg[3]/Q
                         net (fo=1, routed)           0.155     0.301    U2/end_one_unit_reg_n_0_[3]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  U2/end_one_unit[3]_i_1/O
                         net (fo=6, routed)           0.000     0.346    U2/end_one_unit[3]_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  U2/end_one_unit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.263%)  route 0.138ns (39.737%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.138     0.302    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X36Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.347 r  U1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  U1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_ten_unit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_ten_unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.188ns (53.123%)  route 0.166ns (46.877%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  U2/start_ten_unit_reg[2]/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_ten_unit_reg[2]/Q
                         net (fo=3, routed)           0.166     0.312    U1/Q[2]
    SLICE_X31Y40         LUT5 (Prop_lut5_I3_O)        0.042     0.354 r  U1/start_ten_unit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U2/start_ten_unit_reg[2]_0[2]
    SLICE_X31Y40         FDRE                                         r  U2/start_ten_unit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.822%)  route 0.180ns (49.178%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/key_flag_reg/Q
                         net (fo=3, routed)           0.180     0.321    U1/key_valid
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.045     0.366 r  U1/key_flag_i_1/O
                         net (fo=1, routed)           0.000     0.366    U1/key_flag_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  U1/key_flag_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 3.709ns (52.304%)  route 3.382ns (47.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.382     8.559    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.888 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.888    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 3.681ns (51.921%)  route 3.409ns (48.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.409     8.585    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.302    11.887 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.887    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.941ns  (logic 3.683ns (53.065%)  route 3.258ns (46.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.258     8.435    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    11.739 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.739    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.694ns (56.065%)  route 2.895ns (43.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.532     4.798    U5/sys_clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.379     5.177 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.895     8.071    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    11.386 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.386    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.823ns (58.373%)  route 2.726ns (41.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.348     5.145 r  U3/seg_sel_reg[6]/Q
                         net (fo=1, routed)           2.726     7.871    seg_sel_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         3.475    11.346 r  seg_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.346    seg_sel[6]
    V18                                                               r  seg_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 3.833ns (59.717%)  route 2.585ns (40.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.348     5.145 r  U3/seg_sel_reg[7]/Q
                         net (fo=1, routed)           2.585     7.730    seg_sel_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         3.485    11.215 r  seg_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.215    seg_sel[7]
    Y19                                                               r  seg_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.410ns  (logic 3.821ns (59.614%)  route 2.589ns (40.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.348     5.145 r  U3/seg_sel_reg[1]/Q
                         net (fo=1, routed)           2.589     7.733    seg_sel_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         3.473    11.206 r  seg_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.206    seg_sel[1]
    W17                                                               r  seg_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.311ns  (logic 3.731ns (59.110%)  route 2.581ns (40.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U3/seg_sel_reg[4]/Q
                         net (fo=1, routed)           2.581     7.756    seg_sel_OBUF[4]
    AA19                 OBUF (Prop_obuf_I_O)         3.352    11.108 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.108    seg_sel[4]
    AA19                                                              r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.302ns  (logic 3.725ns (59.114%)  route 2.576ns (40.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U3/seg_sel_reg[0]/Q
                         net (fo=1, routed)           2.576     7.752    seg_sel_OBUF[0]
    AA18                 OBUF (Prop_obuf_I_O)         3.346    11.098 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.098    seg_sel[0]
    AA18                                                              r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 3.818ns (60.905%)  route 2.451ns (39.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.531     4.797    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.348     5.145 r  U3/seg_sel_reg[5]/Q
                         net (fo=1, routed)           2.451     7.595    seg_sel_OBUF[5]
    V19                  OBUF (Prop_obuf_I_O)         3.470    11.065 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.065    seg_sel[5]
    V19                                                               r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.381ns (63.108%)  route 0.807ns (36.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.637     1.615    U3/sys_clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           0.807     2.564    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         1.240     3.804 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.804    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.385ns (61.383%)  route 0.871ns (38.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.637     1.615    U3/sys_clk_IBUF_BUFG
    SLICE_X27Y44         FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           0.871     2.628    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.872 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.872    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.390ns (61.470%)  route 0.871ns (38.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.637     1.615    U3/sys_clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  U3/seg_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U3/seg_value_reg[3]/Q
                         net (fo=1, routed)           0.871     2.628    seg_value_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         1.249     3.877 r  seg_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.877    seg_value[3]
    P14                                                               r  seg_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.382ns (60.664%)  route 0.896ns (39.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.636     1.614    U3/sys_clk_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  U3/seg_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U3/seg_value_reg[6]/Q
                         net (fo=1, routed)           0.896     2.651    seg_value_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         1.241     3.892 r  seg_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.892    seg_value[6]
    T18                                                               r  seg_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.420ns (60.939%)  route 0.910ns (39.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.636     1.614    U3/sys_clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           0.910     2.665    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.279     3.944 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.944    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.441ns (61.674%)  route 0.895ns (38.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.637     1.615    U3/sys_clk_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           0.895     2.652    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         1.300     3.952 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.952    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.469ns (61.853%)  route 0.906ns (38.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.638     1.616    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.744 r  U3/seg_sel_reg[5]/Q
                         net (fo=1, routed)           0.906     2.650    seg_sel_OBUF[5]
    V19                  OBUF (Prop_obuf_I_O)         1.341     3.991 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.991    seg_sel[5]
    V19                                                               r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.445ns (60.781%)  route 0.932ns (39.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.638     1.616    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           0.932     2.690    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.304     3.994 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.994    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.430ns (59.934%)  route 0.956ns (40.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.638     1.616    U3/sys_clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  U3/seg_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  U3/seg_sel_reg[2]/Q
                         net (fo=1, routed)           0.956     2.714    seg_sel_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.289     4.003 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.003    seg_sel[2]
    V17                                                               r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.425ns (59.433%)  route 0.973ns (40.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.636     1.614    U3/sys_clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           0.973     2.728    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.284     4.013 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.013    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.821ns  (logic 1.844ns (31.681%)  route 3.977ns (68.319%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     3.925 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.846     4.770    U4/total_money3[6]
    SLICE_X22Y43         LUT6 (Prop_lut6_I3_O)        0.253     5.023 r  U4/total_money[14]_i_3/O
                         net (fo=3, routed)           0.692     5.716    U4/total_money[14]_i_3_n_0
    SLICE_X24Y43         LUT5 (Prop_lut5_I0_O)        0.105     5.821 r  U4/total_money[8]_i_1/O
                         net (fo=1, routed)           0.000     5.821    U6/total_money_reg[14]_0[7]
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413     4.520    U6/sys_clk_IBUF_BUFG
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[8]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 2.226ns (38.447%)  route 3.564ns (61.553%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     3.974 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          0.764     4.738    U4/total_money3[7]
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.257     4.995 r  U4/total_money[14]_i_6/O
                         net (fo=1, routed)           0.000     4.995    U4/total_money[14]_i_6_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     5.177 r  U4/total_money_reg[14]_i_2/O
                         net (fo=2, routed)           0.361     5.538    U4/total_money_reg[14]_i_2_n_0
    SLICE_X23Y43         LUT5 (Prop_lut5_I0_O)        0.252     5.790 r  U4/total_money[14]_i_1/O
                         net (fo=1, routed)           0.000     5.790    U6/total_money_reg[14]_0[12]
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.414     4.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[14]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.786ns  (logic 2.226ns (38.474%)  route 3.560ns (61.526%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     3.974 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          0.764     4.738    U4/total_money3[7]
    SLICE_X23Y43         LUT6 (Prop_lut6_I3_O)        0.257     4.995 r  U4/total_money[14]_i_6/O
                         net (fo=1, routed)           0.000     4.995    U4/total_money[14]_i_6_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     5.177 r  U4/total_money_reg[14]_i_2/O
                         net (fo=2, routed)           0.357     5.534    U4/total_money_reg[14]_i_2_n_0
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.252     5.786 r  U4/total_money[11]_i_1/O
                         net (fo=1, routed)           0.000     5.786    U6/total_money_reg[14]_0[10]
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.414     4.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[11]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.697ns  (logic 1.844ns (32.369%)  route 3.853ns (67.631%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     3.925 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.755     4.680    U4/total_money3[6]
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.253     4.933 r  U4/total_money[13]_i_2/O
                         net (fo=2, routed)           0.659     5.592    U4/total_money[13]_i_2_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.105     5.697 r  U4/total_money[13]_i_1/O
                         net (fo=1, routed)           0.000     5.697    U6/total_money_reg[14]_0[11]
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413     4.520    U6/sys_clk_IBUF_BUFG
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[13]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 1.844ns (32.769%)  route 3.783ns (67.231%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     3.925 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.845     4.769    U4/total_money3[6]
    SLICE_X22Y43         LUT6 (Prop_lut6_I4_O)        0.253     5.022 r  U4/total_money[14]_i_4/O
                         net (fo=5, routed)           0.500     5.522    U4/total_money[14]_i_4_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.105     5.627 r  U4/total_money[9]_i_1/O
                         net (fo=1, routed)           0.000     5.627    U6/total_money_reg[14]_0[8]
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413     4.520    U6/sys_clk_IBUF_BUFG
    SLICE_X24Y43         FDRE                                         r  U6/total_money_reg[9]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.902ns (33.807%)  route 3.724ns (66.193%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     3.974 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          0.961     4.935    U4/total_money3[7]
    SLICE_X22Y43         LUT6 (Prop_lut6_I3_O)        0.257     5.192 r  U4/total_money[11]_i_2/O
                         net (fo=4, routed)           0.324     5.516    U4/total_money[11]_i_2_n_0
    SLICE_X23Y43         LUT4 (Prop_lut4_I2_O)        0.110     5.626 r  U4/total_money[12]_i_1/O
                         net (fo=1, routed)           0.000     5.626    U6/total_money_reg[12]_0
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.414     4.521    U6/sys_clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  U6/total_money_reg[12]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.564ns  (logic 1.945ns (34.955%)  route 3.619ns (65.045%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     3.925 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          1.181     5.105    U4/total_money3[6]
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.253     5.358 r  U4/total_money[3]_i_3/O
                         net (fo=1, routed)           0.000     5.358    U4/total_money[3]_i_3_n_0
    SLICE_X26Y42         MUXF7 (Prop_muxf7_I1_O)      0.206     5.564 r  U4/total_money_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.564    U6/total_money_reg[14]_0[3]
    SLICE_X26Y42         FDRE                                         r  U6/total_money_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413     4.520    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  U6/total_money_reg[3]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.550ns  (logic 1.998ns (36.000%)  route 3.552ns (64.000%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     3.974 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          1.113     5.087    U4/total_money3[7]
    SLICE_X25Y42         LUT6 (Prop_lut6_I3_O)        0.257     5.344 r  U4/total_money[6]_i_3/O
                         net (fo=1, routed)           0.000     5.344    U4/total_money[6]_i_3_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I1_O)      0.206     5.550 r  U4/total_money_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.550    U6/total_money_reg[14]_0[6]
    SLICE_X25Y42         FDRE                                         r  U6/total_money_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413     4.520    U6/sys_clk_IBUF_BUFG
    SLICE_X25Y42         FDRE                                         r  U6/total_money_reg[6]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.719ns (31.340%)  route 3.766ns (68.660%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     3.803 r  U6/total_money3__0_carry__0/O[1]
                         net (fo=23, routed)          0.841     4.643    U4/total_money3[5]
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.250     4.893 r  U4/total_money[13]_i_3/O
                         net (fo=3, routed)           0.487     5.380    U4/total_money[13]_i_3_n_0
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.105     5.485 r  U4/total_money[10]_i_1/O
                         net (fo=1, routed)           0.000     5.485    U6/total_money_reg[14]_0[9]
    SLICE_X25Y43         FDRE                                         r  U6/total_money_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413     4.520    U6/sys_clk_IBUF_BUFG
    SLICE_X25Y43         FDRE                                         r  U6/total_money_reg[10]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/total_money_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.921ns (35.093%)  route 3.553ns (64.907%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          1.701     2.327    U7/total_money3__0_carry__0[1]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.126     2.453 r  U7/total_money3__0_carry__0_i_11/O
                         net (fo=2, routed)           0.235     2.688    U7/total_money3__0_carry__0_i_11_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.275     2.963 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.503     3.466    U6/total_money[1]_i_3[0]
    SLICE_X25Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     3.925 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          1.114     5.039    U4/total_money3[6]
    SLICE_X26Y43         LUT5 (Prop_lut5_I4_O)        0.253     5.292 r  U4/total_money[0]_i_3/O
                         net (fo=1, routed)           0.000     5.292    U4/total_money[0]_i_3_n_0
    SLICE_X26Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     5.474 r  U4/total_money_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.474    U6/total_money_reg[14]_0[0]
    SLICE_X26Y43         FDRE                                         r  U6/total_money_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.413     4.520    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y43         FDRE                                         r  U6/total_money_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.080%)  route 0.140ns (42.920%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[2]/C
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[2]/Q
                         net (fo=6, routed)           0.140     0.281    U7/pos_ticket_num_reg[2]
    SLICE_X26Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.326 r  U7/ticket_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    U7/ticket_num0[3]
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.913     2.137    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[3]/C

Slack:                    inf
  Source:                 U2/start_station_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.406%)  route 0.142ns (42.594%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE                         0.000     0.000 r  U2/start_station_reg[1]/C
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[1]/Q
                         net (fo=1, routed)           0.142     0.288    U3/seg_value_reg[1]_0[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  U3/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U3/seg_value[1]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.911     2.135    U3/sys_clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.698%)  route 0.167ns (47.302%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[0]/C
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.167     0.308    U7/pos_ticket_num_reg[0]
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.353 r  U7/ticket_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U7/ticket_num0[0]
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.913     2.137    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[0]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.211%)  route 0.138ns (37.789%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[1]/C
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U7/neg_ticket_num_reg[1]/Q
                         net (fo=7, routed)           0.138     0.266    U7/neg_ticket_num_reg[1]
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.099     0.365 r  U7/ticket_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    U7/ticket_num0[2]
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.913     2.137    U7/sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  U7/ticket_num_reg[2]/C

Slack:                    inf
  Source:                 U2/end_station_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.274ns (58.317%)  route 0.196ns (41.683%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE                         0.000     0.000 r  U2/end_station_reg[10]/C
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/end_station_reg[10]/Q
                         net (fo=1, routed)           0.196     0.363    U2/data3[2]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.408 r  U2/seg_value[2]_i_2/O
                         net (fo=1, routed)           0.000     0.408    U3/seg_value_reg[2]_0
    SLICE_X29Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.470 r  U3/seg_value_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.470    U3/seg_value_reg[2]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.911     2.135    U3/sys_clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.468%)  route 0.405ns (68.532%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[0]/C
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.252     0.393    U7/pos_ticket_num_reg[0]
    SLICE_X26Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.438 r  U7/ticket_num[1]_i_1/O
                         net (fo=1, routed)           0.153     0.591    U7/ticket_num0[1]
    SLICE_X25Y45         FDRE                                         r  U7/ticket_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.913     2.137    U7/sys_clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  U7/ticket_num_reg[1]/C

Slack:                    inf
  Source:                 U2/start_station_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.276ns (42.565%)  route 0.372ns (57.435%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE                         0.000     0.000 r  U2/start_station_reg[6]/C
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  U2/start_station_reg[6]/Q
                         net (fo=1, routed)           0.083     0.216    U2/start_station_reg_n_0_[6]
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.098     0.314 r  U2/seg_value[6]_i_4/O
                         net (fo=1, routed)           0.289     0.603    U6/seg_value_reg[6]
    SLICE_X28Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.648 r  U6/seg_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.648    U3/D[3]
    SLICE_X28Y44         FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.911     2.135    U3/sys_clk_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U2/start_station_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.236ns (33.483%)  route 0.469ns (66.517%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE                         0.000     0.000 r  U2/start_station_reg[4]/C
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[4]/Q
                         net (fo=1, routed)           0.121     0.267    U2/start_station_reg_n_0_[4]
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  U2/seg_value[4]_i_3/O
                         net (fo=1, routed)           0.347     0.660    U6/seg_value_reg[4]_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.705 r  U6/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.705    U3/D[1]
    SLICE_X27Y44         FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.913     2.137    U3/sys_clk_IBUF_BUFG
    SLICE_X27Y44         FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U2/end_station_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.257ns (36.420%)  route 0.449ns (63.580%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE                         0.000     0.000 r  U2/end_station_reg[13]/C
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/end_station_reg[13]/Q
                         net (fo=1, routed)           0.111     0.278    U2/data3[5]
    SLICE_X30Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  U2/seg_value[5]_i_3/O
                         net (fo=1, routed)           0.338     0.661    U6/seg_value_reg[5]
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.706 r  U6/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.706    U3/D[2]
    SLICE_X27Y45         FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.913     2.137    U3/sys_clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  U3/seg_value_reg[5]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.265ns (31.879%)  route 0.566ns (68.121%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X29Y20         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  U4/price_reg[1]/Q
                         net (fo=22, routed)          0.566     0.786    U4/Q[1]
    SLICE_X26Y44         LUT3 (Prop_lut3_I0_O)        0.045     0.831 r  U4/refer_money[5]_i_1/O
                         net (fo=1, routed)           0.000     0.831    U6/refer_money_reg[14]_0[0]
    SLICE_X26Y44         FDRE                                         r  U6/refer_money_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.913     2.137    U6/sys_clk_IBUF_BUFG
    SLICE_X26Y44         FDRE                                         r  U6/refer_money_reg[5]/C





