$comment
	File created using the following command:
		vcd file A.msim.vcd -direction
$end
$date
	Mon Dec 18 10:26:55 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module A4_vlg_vec_tst $end
$var reg 1 ! ADD_ALUBUS $end
$var reg 1 " ADD_CLKA $end
$var reg 1 # ADD_CLKB $end
$var reg 1 $ ADD_CLR $end
$var reg 1 % ADD_CN $end
$var reg 1 & ADD_M $end
$var reg 1 ' ADD_S0 $end
$var reg 1 ( ADD_S1 $end
$var reg 1 ) ADD_S2 $end
$var reg 1 * ADD_S3 $end
$var reg 16 + treg_io [15:0] $end
$var reg 2 , latch_clk [1:0] $end
$var reg 2 - latch_OEN [1:0] $end
$var reg 8 . RAM_addr [7:0] $end
$var reg 1 / RAM_CLK $end
$var reg 1 0 RAM_GN $end
$var reg 1 1 RAM_inclock $end
$var reg 1 2 RAM_outclock $end
$var reg 1 3 RAM_wren $end
$var reg 1 4 shift_CLK $end
$var reg 1 5 shift_GN $end
$var reg 1 6 shift_LR $end
$var reg 2 7 shift_S [1:0] $end
$var wire 1 8 ADD_CN4 $end
$var wire 1 9 io [15] $end
$var wire 1 : io [14] $end
$var wire 1 ; io [13] $end
$var wire 1 < io [12] $end
$var wire 1 = io [11] $end
$var wire 1 > io [10] $end
$var wire 1 ? io [9] $end
$var wire 1 @ io [8] $end
$var wire 1 A io [7] $end
$var wire 1 B io [6] $end
$var wire 1 C io [5] $end
$var wire 1 D io [4] $end
$var wire 1 E io [3] $end
$var wire 1 F io [2] $end
$var wire 1 G io [1] $end
$var wire 1 H io [0] $end
$var wire 1 I sampler $end
$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var tri1 1 M devclrn $end
$var tri1 1 N devpor $end
$var tri1 1 O devoe $end
$var wire 1 P inst13|inst3|inst5|31~0_combout $end
$var wire 1 Q inst13|inst3|inst5|31~1_combout $end
$var wire 1 R inst13|inst3|inst12|79~combout $end
$var wire 1 S inst13|inst3|inst11|52~0_combout $end
$var wire 1 T inst13|inst3|inst11|74~0_combout $end
$var wire 1 U inst13|inst3|inst5|29~2_combout $end
$var wire 1 V inst13|inst3|inst10|51~0_combout $end
$var wire 1 W inst13|inst3|inst10|75~0_combout $end
$var wire 1 X inst13|inst3|inst10|75~1_combout $end
$var wire 1 Y inst13|inst3|inst10|66~0_combout $end
$var wire 1 Z inst13|inst3|inst9|44~0_combout $end
$var wire 1 [ inst13|inst3|inst9|74~0_combout $end
$var wire 1 \ inst13|inst3|inst9|74~1_combout $end
$var wire 1 ] inst|inst1|19~combout $end
$var wire 1 ^ inst|inst1|17~combout $end
$var wire 1 _ inst|inst1|15~combout $end
$var wire 1 ` inst10|inst|19~combout $end
$var wire 1 a inst|inst|17~combout $end
$var wire 1 b inst|inst|15~combout $end
$var wire 1 c inst|inst|14~combout $end
$var wire 1 d inst10|inst|13~combout $end
$var wire 1 e ADD_CLKA~input_o $end
$var wire 1 f ADD_CLKB~input_o $end
$var wire 1 g RAM_wren~input_o $end
$var wire 1 h shift_CLK~input_o $end
$var wire 1 i RAM_CLK~input_o $end
$var wire 1 j ADD_CLKB~inputclkctrl_outclk $end
$var wire 1 k shift_CLK~inputclkctrl_outclk $end
$var wire 1 l ADD_CLKA~inputclkctrl_outclk $end
$var wire 1 m RAM_CLK~inputclkctrl_outclk $end
$var wire 1 n io[15]~output_o $end
$var wire 1 o io[14]~output_o $end
$var wire 1 p io[13]~output_o $end
$var wire 1 q io[12]~output_o $end
$var wire 1 r io[11]~output_o $end
$var wire 1 s io[10]~output_o $end
$var wire 1 t io[9]~output_o $end
$var wire 1 u io[8]~output_o $end
$var wire 1 v io[7]~output_o $end
$var wire 1 w io[6]~output_o $end
$var wire 1 x io[5]~output_o $end
$var wire 1 y io[4]~output_o $end
$var wire 1 z io[3]~output_o $end
$var wire 1 { io[2]~output_o $end
$var wire 1 | io[1]~output_o $end
$var wire 1 } io[0]~output_o $end
$var wire 1 ~ ADD_CN4~output_o $end
$var wire 1 !! io[15]~input_o $end
$var wire 1 "! latch_clk[1]~input_o $end
$var wire 1 #! latch_clk[1]~inputclkctrl_outclk $end
$var wire 1 $! inst10|inst1|19~combout $end
$var wire 1 %! shift_GN~input_o $end
$var wire 1 &! shift_S[1]~input_o $end
$var wire 1 '! io[8]~input_o $end
$var wire 1 (! shift_S[0]~input_o $end
$var wire 1 )! inst2|inst|inst2|121~0_combout $end
$var wire 1 *! inst2|inst|inst2|121~1_combout $end
$var wire 1 +! inst2|inst|inst2|113~q $end
$var wire 1 ,! inst2|inst|inst2|122~0_combout $end
$var wire 1 -! inst2|inst|inst2|122~1_combout $end
$var wire 1 .! inst2|inst|inst2|114~q $end
$var wire 1 /! inst2|inst|inst2|123~0_combout $end
$var wire 1 0! inst2|inst|inst2|123~1_combout $end
$var wire 1 1! inst2|inst|inst2|115~q $end
$var wire 1 2! inst2|inst|inst2|124~0_combout $end
$var wire 1 3! inst2|inst|inst2|124~1_combout $end
$var wire 1 4! inst2|inst|inst2|116~q $end
$var wire 1 5! inst2|inst|inst2|125~0_combout $end
$var wire 1 6! inst2|inst|inst2|125~1_combout $end
$var wire 1 7! inst2|inst|inst2|117~q $end
$var wire 1 8! inst2|inst|inst2|126~0_combout $end
$var wire 1 9! inst2|inst|inst2|126~1_combout $end
$var wire 1 :! inst2|inst|inst2|118~q $end
$var wire 1 ;! inst2|inst|inst2|127~0_combout $end
$var wire 1 <! inst2|inst|inst2|127~1_combout $end
$var wire 1 =! inst2|inst|inst2|119~q $end
$var wire 1 >! inst2|inst|inst2|128~0_combout $end
$var wire 1 ?! inst2|inst|inst2|128~1_combout $end
$var wire 1 @! inst2|inst|inst2|120~q $end
$var wire 1 A! inst2|inst1|inst1|26~2_combout $end
$var wire 1 B! ADD_CLR~input_o $end
$var wire 1 C! ADD_CLR~inputclkctrl_outclk $end
$var wire 1 D! inst13|inst2|inst2|12~q $end
$var wire 1 E! ADD_S0~input_o $end
$var wire 1 F! ADD_S1~input_o $end
$var wire 1 G! inst13|inst3|inst12|51~0_combout $end
$var wire 1 H! ADD_S3~input_o $end
$var wire 1 I! io[14]~input_o $end
$var wire 1 J! inst13|inst2|inst2|13~q $end
$var wire 1 K! inst13|inst|inst2|13~q $end
$var wire 1 L! inst13|inst3|inst12|48~0_combout $end
$var wire 1 M! ADD_M~input_o $end
$var wire 1 N! inst13|inst3|inst12|45~0_combout $end
$var wire 1 O! inst13|inst|inst2|12~feeder_combout $end
$var wire 1 P! inst13|inst|inst2|12~q $end
$var wire 1 Q! inst13|inst3|inst12|52~0_combout $end
$var wire 1 R! inst13|inst3|inst5|31~2_combout $end
$var wire 1 S! io[13]~input_o $end
$var wire 1 T! inst13|inst|inst2|14~q $end
$var wire 1 U! ADD_S2~input_o $end
$var wire 1 V! inst13|inst2|inst2|14~q $end
$var wire 1 W! inst13|inst3|inst12|47~0_combout $end
$var wire 1 X! io[12]~input_o $end
$var wire 1 Y! inst13|inst|inst2|15~q $end
$var wire 1 Z! inst13|inst3|inst12|43~0_combout $end
$var wire 1 [! inst13|inst3|inst12|44~0_combout $end
$var wire 1 \! inst13|inst3|inst12|74~0_combout $end
$var wire 1 ]! inst13|inst3|inst12|74~1_combout $end
$var wire 1 ^! inst13|inst3|inst12|74~2_combout $end
$var wire 1 _! inst13|inst6|inst1|26~0_combout $end
$var wire 1 `! latch_OEN[0]~input_o $end
$var wire 1 a! RAM_inclock~input_o $end
$var wire 1 b! RAM_inclock~inputclkctrl_outclk $end
$var wire 1 c! RAM_outclock~input_o $end
$var wire 1 d! RAM_outclock~inputclkctrl_outclk $end
$var wire 1 e! io[0]~input_o $end
$var wire 1 f! inst1|inst|inst1|19~q $end
$var wire 1 g! RAM_addr[0]~input_o $end
$var wire 1 h! inst1|inst4|inst|19~feeder_combout $end
$var wire 1 i! inst1|inst4|inst|19~q $end
$var wire 1 j! RAM_addr[1]~input_o $end
$var wire 1 k! inst1|inst4|inst|18~feeder_combout $end
$var wire 1 l! inst1|inst4|inst|18~q $end
$var wire 1 m! RAM_addr[2]~input_o $end
$var wire 1 n! inst1|inst4|inst|17~feeder_combout $end
$var wire 1 o! inst1|inst4|inst|17~q $end
$var wire 1 p! RAM_addr[3]~input_o $end
$var wire 1 q! inst1|inst4|inst|16~feeder_combout $end
$var wire 1 r! inst1|inst4|inst|16~q $end
$var wire 1 s! RAM_addr[4]~input_o $end
$var wire 1 t! inst1|inst4|inst|15~q $end
$var wire 1 u! RAM_addr[5]~input_o $end
$var wire 1 v! inst1|inst4|inst|14~feeder_combout $end
$var wire 1 w! inst1|inst4|inst|14~q $end
$var wire 1 x! RAM_addr[6]~input_o $end
$var wire 1 y! inst1|inst4|inst|13~feeder_combout $end
$var wire 1 z! inst1|inst4|inst|13~q $end
$var wire 1 {! RAM_addr[7]~input_o $end
$var wire 1 |! inst1|inst4|inst|12~feeder_combout $end
$var wire 1 }! inst1|inst4|inst|12~q $end
$var wire 1 ~! io[1]~input_o $end
$var wire 1 !" inst1|inst|inst1|18~q $end
$var wire 1 "" io[2]~input_o $end
$var wire 1 #" inst1|inst|inst1|17~q $end
$var wire 1 $" io[3]~input_o $end
$var wire 1 %" inst1|inst|inst1|16~feeder_combout $end
$var wire 1 &" inst1|inst|inst1|16~q $end
$var wire 1 '" io[4]~input_o $end
$var wire 1 (" inst1|inst|inst1|15~q $end
$var wire 1 )" io[5]~input_o $end
$var wire 1 *" inst1|inst|inst1|14~q $end
$var wire 1 +" io[6]~input_o $end
$var wire 1 ," inst1|inst|inst1|13~q $end
$var wire 1 -" io[7]~input_o $end
$var wire 1 ." inst1|inst|inst1|12~q $end
$var wire 1 /" inst1|inst|inst2|19~feeder_combout $end
$var wire 1 0" inst1|inst|inst2|19~q $end
$var wire 1 1" io[9]~input_o $end
$var wire 1 2" inst1|inst|inst2|18~q $end
$var wire 1 3" io[10]~input_o $end
$var wire 1 4" inst1|inst|inst2|17~feeder_combout $end
$var wire 1 5" inst1|inst|inst2|17~q $end
$var wire 1 6" io[11]~input_o $end
$var wire 1 7" inst1|inst|inst2|16~q $end
$var wire 1 8" inst1|inst|inst2|15~feeder_combout $end
$var wire 1 9" inst1|inst|inst2|15~q $end
$var wire 1 :" inst1|inst|inst2|14~q $end
$var wire 1 ;" inst1|inst|inst2|13~feeder_combout $end
$var wire 1 <" inst1|inst|inst2|13~q $end
$var wire 1 =" inst1|inst|inst2|12~feeder_combout $end
$var wire 1 >" inst1|inst|inst2|12~q $end
$var wire 1 ?" RAM_GN~input_o $end
$var wire 1 @" inst2|inst1|inst1|26~1_combout $end
$var wire 1 A" inst2|inst1|inst1|26~3_combout $end
$var wire 1 B" ADD_ALUBUS~input_o $end
$var wire 1 C" latch_OEN[1]~input_o $end
$var wire 1 D" inst2|inst1|inst1|26~4_combout $end
$var wire 1 E" inst2|inst1|inst1|26~5_combout $end
$var wire 1 F" inst13|inst3|inst12|82~combout $end
$var wire 1 G" latch_clk[0]~input_o $end
$var wire 1 H" latch_clk[0]~inputclkctrl_outclk $end
$var wire 1 I" inst|inst1|18~combout $end
$var wire 1 J" inst2|inst1|inst1|27~1_combout $end
$var wire 1 K" inst10|inst1|18~combout $end
$var wire 1 L" inst2|inst1|inst1|27~2_combout $end
$var wire 1 M" inst2|inst1|inst1|27~3_combout $end
$var wire 1 N" inst10|inst1|17~combout $end
$var wire 1 O" inst2|inst1|inst1|31~2_combout $end
$var wire 1 P" inst13|inst6|inst1|31~0_combout $end
$var wire 1 Q" inst2|inst1|inst1|31~1_combout $end
$var wire 1 R" inst2|inst1|inst1|31~3_combout $end
$var wire 1 S" inst10|inst1|16~combout $end
$var wire 1 T" inst2|inst1|inst1|36~2_combout $end
$var wire 1 U" inst|inst1|16~combout $end
$var wire 1 V" inst2|inst1|inst1|36~1_combout $end
$var wire 1 W" inst13|inst2|inst2|15~q $end
$var wire 1 X" inst13|inst3|inst12|46~0_combout $end
$var wire 1 Y" inst2|inst1|inst1|36~3_combout $end
$var wire 1 Z" inst2|inst1|inst1|36~4_combout $end
$var wire 1 [" inst2|inst1|inst1|11~1_combout $end
$var wire 1 \" inst13|inst|inst2|17~q $end
$var wire 1 ]" inst13|inst2|inst2|17~q $end
$var wire 1 ^" inst13|inst3|inst11|45~0_combout $end
$var wire 1 _" inst13|inst3|inst11|48~0_combout $end
$var wire 1 `" inst13|inst3|inst11|74~1_combout $end
$var wire 1 a" inst13|inst|inst2|16~q $end
$var wire 1 b" inst13|inst2|inst2|16~q $end
$var wire 1 c" inst13|inst3|inst11|51~0_combout $end
$var wire 1 d" inst13|inst6|inst1|11~0_combout $end
$var wire 1 e" inst10|inst1|15~combout $end
$var wire 1 f" inst2|inst1|inst1|11~2_combout $end
$var wire 1 g" inst2|inst1|inst1|11~3_combout $end
$var wire 1 h" inst|inst1|14~combout $end
$var wire 1 i" inst2|inst1|inst1|10~1_combout $end
$var wire 1 j" inst2|inst1|inst1|10~3_combout $end
$var wire 1 k" inst10|inst1|14~combout $end
$var wire 1 l" inst2|inst1|inst1|10~2_combout $end
$var wire 1 m" inst2|inst1|inst1|10~4_combout $end
$var wire 1 n" inst10|inst1|13~combout $end
$var wire 1 o" inst2|inst1|inst1|6~2_combout $end
$var wire 1 p" inst|inst1|13~combout $end
$var wire 1 q" inst2|inst1|inst1|6~1_combout $end
$var wire 1 r" inst13|inst|inst2|18~q $end
$var wire 1 s" inst13|inst2|inst2|18~q $end
$var wire 1 t" inst13|inst3|inst11|47~0_combout $end
$var wire 1 u" inst13|inst3|inst11|44~0_combout $end
$var wire 1 v" inst13|inst3|inst11|63~0_combout $end
$var wire 1 w" inst13|inst|inst2|19~q $end
$var wire 1 x" inst13|inst3|inst11|43~0_combout $end
$var wire 1 y" inst13|inst3|inst5|29~0_combout $end
$var wire 1 z" inst13|inst3|inst5|29~1_combout $end
$var wire 1 {" inst13|inst2|inst2|19~q $end
$var wire 1 |" inst13|inst3|inst11|46~0_combout $end
$var wire 1 }" inst13|inst3|inst11|66~0_combout $end
$var wire 1 ~" inst13|inst3|inst11|79~combout $end
$var wire 1 !# inst13|inst6|inst1|6~0_combout $end
$var wire 1 "# inst2|inst1|inst1|6~3_combout $end
$var wire 1 ## inst13|inst3|inst11|80~combout $end
$var wire 1 $# inst|inst1|12~combout $end
$var wire 1 %# inst2|inst1|inst1|1~1_combout $end
$var wire 1 &# inst10|inst1|12~combout $end
$var wire 1 '# inst2|inst1|inst1|1~2_combout $end
$var wire 1 (# inst2|inst1|inst1|1~3_combout $end
$var wire 1 )# inst|inst|19~combout $end
$var wire 1 *# inst2|inst1|inst|26~1_combout $end
$var wire 1 +# shift_LR~input_o $end
$var wire 1 ,# inst2|inst|inst|121~0_combout $end
$var wire 1 -# inst2|inst|inst|121~1_combout $end
$var wire 1 .# inst2|inst|inst|113~q $end
$var wire 1 /# inst2|inst|inst|122~0_combout $end
$var wire 1 0# inst2|inst|inst|122~1_combout $end
$var wire 1 1# inst2|inst|inst|114~q $end
$var wire 1 2# inst2|inst|inst|123~0_combout $end
$var wire 1 3# inst2|inst|inst|123~1_combout $end
$var wire 1 4# inst2|inst|inst|115~q $end
$var wire 1 5# inst2|inst|inst|124~0_combout $end
$var wire 1 6# inst2|inst|inst|124~1_combout $end
$var wire 1 7# inst2|inst|inst|116~q $end
$var wire 1 8# inst2|inst|inst|125~0_combout $end
$var wire 1 9# inst2|inst|inst|125~1_combout $end
$var wire 1 :# inst2|inst|inst|117~q $end
$var wire 1 ;# inst2|inst|inst|126~0_combout $end
$var wire 1 <# inst2|inst|inst|126~1_combout $end
$var wire 1 =# inst2|inst|inst|118~q $end
$var wire 1 ># inst2|inst|inst|127~0_combout $end
$var wire 1 ?# inst2|inst|inst|127~1_combout $end
$var wire 1 @# inst2|inst|inst|119~q $end
$var wire 1 A# inst2|inst|inst|128~0_combout $end
$var wire 1 B# inst2|inst|inst|128~1_combout $end
$var wire 1 C# inst2|inst|inst|120~q $end
$var wire 1 D# inst2|inst1|inst|26~2_combout $end
$var wire 1 E# inst13|inst|inst1|12~q $end
$var wire 1 F# inst13|inst2|inst1|12~q $end
$var wire 1 G# inst13|inst3|inst10|52~0_combout $end
$var wire 1 H# inst13|inst|inst1|13~q $end
$var wire 1 I# inst13|inst3|inst10|45~0_combout $end
$var wire 1 J# inst13|inst2|inst1|13~q $end
$var wire 1 K# inst13|inst3|inst10|48~0_combout $end
$var wire 1 L# inst13|inst3|inst10|74~0_combout $end
$var wire 1 M# inst2|inst1|inst|26~3_combout $end
$var wire 1 N# inst2|inst1|inst|26~4_combout $end
$var wire 1 O# inst10|inst|18~combout $end
$var wire 1 P# inst2|inst1|inst|27~2_combout $end
$var wire 1 Q# inst13|inst6|inst|27~0_combout $end
$var wire 1 R# inst|inst|18~combout $end
$var wire 1 S# inst2|inst1|inst|27~1_combout $end
$var wire 1 T# inst2|inst1|inst|27~3_combout $end
$var wire 1 U# inst2|inst1|inst|31~1_combout $end
$var wire 1 V# inst10|inst|17~combout $end
$var wire 1 W# inst2|inst1|inst|31~2_combout $end
$var wire 1 X# inst13|inst|inst1|14~q $end
$var wire 1 Y# inst13|inst3|inst10|44~0_combout $end
$var wire 1 Z# inst13|inst|inst1|15~q $end
$var wire 1 [# inst13|inst3|inst10|43~0_combout $end
$var wire 1 \# inst13|inst3|inst5|27~2_combout $end
$var wire 1 ]# inst13|inst3|inst5|27~1_combout $end
$var wire 1 ^# inst13|inst2|inst1|14~q $end
$var wire 1 _# inst13|inst3|inst10|47~0_combout $end
$var wire 1 `# inst13|inst3|inst5|27~0_combout $end
$var wire 1 a# inst13|inst3|inst5|27~3_combout $end
$var wire 1 b# inst13|inst3|inst5|27~4_combout $end
$var wire 1 c# inst13|inst3|inst10|79~combout $end
$var wire 1 d# inst13|inst6|inst|31~0_combout $end
$var wire 1 e# inst2|inst1|inst|31~3_combout $end
$var wire 1 f# inst10|inst|16~combout $end
$var wire 1 g# inst2|inst1|inst|36~2_combout $end
$var wire 1 h# inst13|inst2|inst1|15~q $end
$var wire 1 i# inst13|inst3|inst10|46~0_combout $end
$var wire 1 j# inst13|inst6|inst|36~0_combout $end
$var wire 1 k# inst|inst|16~combout $end
$var wire 1 l# inst2|inst1|inst|36~1_combout $end
$var wire 1 m# inst2|inst1|inst|36~3_combout $end
$var wire 1 n# inst10|inst|15~combout $end
$var wire 1 o# inst2|inst1|inst|11~2_combout $end
$var wire 1 p# inst2|inst1|inst|11~1_combout $end
$var wire 1 q# inst13|inst|inst1|16~q $end
$var wire 1 r# inst13|inst2|inst1|16~q $end
$var wire 1 s# inst13|inst3|inst9|51~0_combout $end
$var wire 1 t# inst13|inst3|inst9|52~0_combout $end
$var wire 1 u# inst13|inst6|inst|11~0_combout $end
$var wire 1 v# inst2|inst1|inst|11~3_combout $end
$var wire 1 w# inst13|inst|inst1|17~q $end
$var wire 1 x# inst13|inst3|inst9|48~0_combout $end
$var wire 1 y# inst13|inst2|inst1|17~q $end
$var wire 1 z# inst13|inst3|inst9|45~0_combout $end
$var wire 1 {# inst13|inst3|inst9|82~combout $end
$var wire 1 |# inst2|inst1|inst|10~1_combout $end
$var wire 1 }# inst10|inst|14~combout $end
$var wire 1 ~# inst2|inst1|inst|10~2_combout $end
$var wire 1 !$ inst2|inst1|inst|10~3_combout $end
$var wire 1 "$ inst|inst|13~combout $end
$var wire 1 #$ inst2|inst1|inst|6~1_combout $end
$var wire 1 $$ inst13|inst2|inst1|18~q $end
$var wire 1 %$ inst13|inst|inst1|18~q $end
$var wire 1 &$ inst13|inst3|inst9|47~0_combout $end
$var wire 1 '$ inst13|inst|inst1|19~q $end
$var wire 1 ($ inst13|inst3|inst9|46~0_combout $end
$var wire 1 )$ inst13|inst2|inst1|19~q $end
$var wire 1 *$ inst13|inst3|inst9|43~0_combout $end
$var wire 1 +$ inst13|inst3|inst9|79~0_combout $end
$var wire 1 ,$ inst13|inst3|inst9|81~combout $end
$var wire 1 -$ inst2|inst1|inst|6~2_combout $end
$var wire 1 .$ inst2|inst1|inst|6~3_combout $end
$var wire 1 /$ inst10|inst|12~combout $end
$var wire 1 0$ inst2|inst1|inst|1~2_combout $end
$var wire 1 1$ inst|inst|12~combout $end
$var wire 1 2$ inst2|inst1|inst|1~1_combout $end
$var wire 1 3$ ADD_CN~input_o $end
$var wire 1 4$ inst13|inst3|inst9|80~0_combout $end
$var wire 1 5$ inst2|inst1|inst|1~3_combout $end
$var wire 1 6$ inst1|inst5|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 7$ inst1|inst5|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 8$ inst1|inst5|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 9$ inst1|inst5|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 :$ inst1|inst5|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 ;$ inst1|inst5|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 <$ inst1|inst5|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 =$ inst1|inst5|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 >$ inst1|inst5|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 ?$ inst1|inst5|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 @$ inst1|inst5|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 A$ inst1|inst5|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 B$ inst1|inst5|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 C$ inst1|inst5|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 D$ inst1|inst5|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 E$ inst1|inst5|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 F$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 G$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 H$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 I$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 J$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 K$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 L$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 M$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 N$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 O$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 P$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 Q$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 R$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 S$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 T$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 U$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 V$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 W$ inst1|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
0%
0&
1'
0(
0)
1*
b11001100110011 +
b0 ,
b11 -
b0 .
0/
10
01
02
03
04
15
06
b0 7
08
1H
1G
0F
0E
1D
1C
0B
0A
1@
1?
0>
0=
1<
1;
0:
09
xI
0J
1K
xL
1M
1N
1O
0P
0Q
1R
0S
1T
0U
0V
1W
1X
1Y
0Z
1[
1\
x]
x^
x_
x`
xa
xb
xc
xd
0e
0f
0g
0h
0i
0j
0k
0l
0m
zn
zo
zp
zq
zr
zs
zt
zu
zv
zw
zx
zy
zz
z{
z|
z}
0~
0!!
0"!
0#!
x$!
1%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
1B!
1C!
0D!
1E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
1\!
1]!
1^!
1_!
1`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
1)"
0*"
0+"
0,"
0-"
0."
1/"
00"
11"
02"
03"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
0="
0>"
1?"
1@"
1A"
1B"
1C"
0D"
0E"
1F"
0G"
0H"
xI"
1J"
xK"
1L"
1M"
xN"
1O"
1P"
1Q"
1R"
xS"
1T"
xU"
1V"
0W"
0X"
0Y"
1Z"
1["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
1d"
xe"
1f"
1g"
xh"
1i"
1j"
xk"
1l"
1m"
xn"
1o"
xp"
1q"
0r"
0s"
0t"
0u"
1v"
0w"
0x"
0y"
0z"
0{"
0|"
1}"
1~"
1!#
1"#
0##
x$#
1%#
x&#
1'#
1(#
x)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
1D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
1L#
1M#
1N#
xO#
1P#
1Q#
xR#
1S#
1T#
1U#
xV#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1c#
1d#
1e#
xf#
1g#
0h#
0i#
1j#
xk#
1l#
1m#
xn#
1o#
1p#
0q#
0r#
0s#
0t#
1u#
1v#
0w#
0x#
0y#
0z#
1{#
1|#
x}#
1~#
1!$
x"$
1#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
1+$
1,$
1-$
1.$
x/$
10$
x1$
12$
03$
04$
15$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
$end
#10000
b10 ,
1"!
1#!
0I
1/$
0}#
0n#
1f#
1V#
0O#
1&#
1n"
0k"
0e"
1S"
1N"
0K"
0$!
1d
0`
#20000
b1011001100110011 +
b1001001100110011 +
b1000001100110011 +
b1000000100110011 +
b1000000000110011 +
b1000000000010011 +
b1000000000000011 +
b1000000000000001 +
13
b0 ,
0G
0D
0C
0@
0?
0<
0;
19
1g
0"!
0~!
0'"
0)"
0'!
01"
0X!
0S!
1!!
0#!
1I
0/"
08"
1="
1O!
#25000
1/
1i
1m
0I
1>"
1f!
#30000
b1 ,
11
1G"
1a!
1H"
1b!
1I
11$
0"$
0k#
0R#
0)#
0$#
0p"
0h"
0U"
0I"
0c
0b
0a
0_
0^
1]
#40000
b1z00000000000001 +
b1z00z00000000001 +
b1z00zz0000000001 +
b1z00zz00z0000001 +
b1z00zz00zz000001 +
b1z00zz00zz00z001 +
b1z00zz00zz00zz01 +
b1z00zz00zz00zz0z +
b1 -
bz00zz00zz00zz0z +
bz0zz00zz00zz0z +
bz00zz00zz0z +
bz0zz00zz0z +
bz00zz0z +
bz0zz0z +
bz0z +
bz +
03
0/
b0 ,
01
zH
zG
zF
zE
zD
zC
zB
zA
z@
z?
z>
z=
z<
z;
z:
z9
0g
0i
0G"
0C"
ze!
z~!
z""
z$"
z'"
z)"
z+"
z-"
z'!
z1"
z3"
z6"
zX!
zS!
zI!
z!!
0a!
0m
0H"
0b!
0I
0~#
0o#
0P#
0D#
0l"
0f"
0L"
1D"
0A!
x%"
x/"
x4"
x8"
x;"
x="
xO!
0!$
0v#
0T#
0N#
0m"
0g"
0M"
1E"
0A"
0{
0z
0w
0v
0s
0r
0o
1}
1|
1y
1x
1u
1t
1q
1p
0n
0F
0E
0B
0A
0>
0=
0:
1H
1G
1D
1C
1@
1?
1<
1;
09
0""
0$"
0+"
0-"
03"
06"
0I!
1e!
1~!
1'"
1)"
1'!
11"
1X!
1S!
0!!
0%"
04"
0;"
1/"
18"
0="
0O!
#50000
1#
1f
1j
1I
1)$
1$$
1h#
1^#
1{"
1s"
1W"
1V!
1*$
1Z
1[#
1Y#
1x"
1u"
1Z!
1[!
14$
0+$
0,$
1##
1Y"
0\!
1P
1,$
0[
1Q
0{#
#60000
b0 -
b10 -
0#
0`!
1C"
0f
0j
0I
0#$
0|#
0p#
0l#
0U#
0S#
0*#
0%#
0q"
0i"
0["
0V"
0Q"
0J"
1~#
1o#
1P#
1D#
1l"
1f"
1L"
0D"
1A!
0.$
0m#
0e#
0(#
0"#
0Z"
0R"
1A"
0|
0y
0x
0u
0t
0q
0p
1n
0G
0D
0C
0@
0?
0<
0;
19
0~!
0'"
0)"
0'!
01"
0X!
0S!
1!!
0/"
08"
1="
1O!
#70000
1"
1e
1l
1I
1'$
1P!
1($
1G!
04$
#80000
0!
b11 -
0"
0B"
1`!
0e
0l
0I
0u#
0Q#
0d"
1D"
1#$
1|#
1p#
1l#
1U#
1S#
1*#
1%#
1q"
1i"
1["
1V"
1Q"
1J"
0E"
z}
z|
z{
zz
zy
zx
zw
zv
zu
zt
zs
zr
zq
zp
zo
zn
zH
zG
zF
zE
zD
zC
zB
zA
z@
z?
z>
z=
z<
z;
z:
z9
1E"
1!$
1m#
1e#
1(#
1"#
1Z"
1R"
ze!
z~!
z""
z$"
z'"
z)"
z+"
z-"
z'!
z1"
z3"
z6"
zX!
zS!
zI!
z!!
1}
0|
1{
0z
1y
1x
0w
0v
1u
1t
0s
0r
1q
1p
0o
1n
1H
0G
1F
0E
1D
1C
0B
0A
1@
1?
0>
0=
1<
1;
0:
19
x%"
x/"
x4"
x8"
x;"
x="
xO!
1e!
0~!
1""
0$"
1'"
1)"
0+"
0-"
1'!
11"
03"
06"
1X!
1S!
0I!
1!!
0%"
1/"
04"
18"
0;"
1="
1O!
#90000
b10 ,
1"!
1#!
1I
1}#
1$!
0d
#100000
b1 -
1!
b0 ,
1B"
0"!
0C"
0#!
0I
1u#
1Q#
1d"
0-$
0o#
0P#
0D#
0l"
0f"
0L"
1.$
1N#
1m"
1M"
1|
1v
1s
1o
1G
1A
1>
1:
0.$
0N#
0m"
0M"
1~!
1-"
13"
1I!
0|
0v
0s
0o
0G
0A
0>
0:
14"
1;"
0~!
0-"
03"
0I!
04"
0;"
#110000
1#
1f
1j
1I
0$$
1y#
1D!
0Z
1z#
1Q!
0,$
1[
1{#
0\
1R!
0{#
1\
0Y"
0]!
0R
0F"
#120000
00
12
b11 -
0#
0?"
1c!
1C"
0f
1d!
0j
0I
02$
0#$
0|#
0p#
0l#
0U#
0S#
0*#
0%#
0q"
0i"
0["
0V"
0Q"
0J"
0@"
1-$
1o#
1P#
1D#
1l"
1f"
1L"
05$
0!$
0m#
0e#
0(#
0"#
0Z"
0R"
0A"
0}
0{
0y
0x
0u
0t
0q
0p
0n
0H
0F
0D
0C
0@
0?
0<
0;
09
0e!
0""
0'"
0)"
0'!
01"
0X!
0S!
0!!
0/"
08"
0="
0O!
1W$
1H$
1E$
16$
12$
1@"
15$
1A"
1}
1n
1H
19
1e!
1!!
1="
1O!
#130000
1"
1e
1l
1I
#140000
13
0!
10
02
0"
1g
0B"
1?"
0c!
0e
0d!
0l
0I
0u#
0Q#
0d"
0P"
0_!
1#$
1|#
1p#
1l#
1U#
1S#
1*#
1%#
1q"
1i"
1["
1V"
1Q"
1J"
0A"
1.$
1!$
1m#
1e#
1(#
1"#
1M"
0n
1|
1{
1y
1x
1u
1t
1o
09
1G
1F
1D
1C
1@
1?
1:
0!!
1~!
1""
1'"
1)"
1'!
11"
1I!
0="
0O!
1/"
1;"
#145000
1/
1i
1m
1I
0>"
1<"
12"
10"
1*"
1("
1#"
1!"
#150000
b1 ,
11
1G"
1a!
1H"
1b!
0I
1"$
1k#
1$#
1p"
1I"
1c
1a
0]
#160000
03
1!
00
12
0/
b0 ,
01
0g
1B"
0?"
1c!
0i
0G"
0a!
1d!
0m
0H"
0b!
1I
1u#
1Q#
1d"
1P"
1_!
0#$
0|#
0p#
0l#
0U#
0S#
0*#
0%#
0q"
0i"
0["
0V"
0Q"
0J"
1N#
1m"
1Z"
1v
1s
1q
1A
1>
1<
1A"
0.$
0!$
0m#
0e#
0N#
0(#
0"#
0m"
0Z"
0M"
1-"
13"
1X!
1n
0|
0{
0y
0x
0v
0u
0t
0s
0q
0o
19
0G
0F
0D
0C
0A
0@
0?
0>
0<
0:
14"
18"
1!!
0~!
0""
0'"
0)"
0-"
0'!
01"
03"
0X!
0I!
1="
1O!
0/"
04"
08"
0;"
1V$
1U$
1S$
1R$
1O$
1N$
1I$
0H$
1D$
1C$
1A$
1@$
1=$
1<$
17$
06$
1#$
1|#
1l#
1U#
1%#
1q"
1J"
0@"
1.$
1!$
1m#
1e#
1(#
1"#
1M"
0A"
1|
1{
1y
1x
1u
1t
1o
0n
1G
1F
1D
1C
1@
1?
1:
09
1~!
1""
1'"
1)"
1'!
11"
1I!
0!!
1/"
1;"
0="
0O!
#165000
14
1h
1k
0I
#175000
04
0h
0k
1I
#180000
b10 -
10
02
0`!
1?"
0c!
0d!
0I
0D"
#200000
b11 -
1`!
1I
1p#
1S#
1*#
1i"
1["
1V"
1Q"
1@"
0E"
z}
z|
z{
zz
zy
zx
zw
zv
zu
zt
zs
zr
zq
zp
zo
zn
zH
zG
zF
zE
zD
zC
zB
zA
z@
z?
z>
z=
z<
z;
z:
z9
1v#
1T#
1N#
1m"
1g"
1Z"
1R"
1A"
ze!
z~!
z""
z$"
z'"
z)"
z+"
z-"
z'!
z1"
z3"
z6"
zX!
zS!
zI!
z!!
x%"
x/"
x4"
x8"
x;"
x="
xO!
#1000000
