
                                 PrimeTime (R)

              Version P-2019.03-SP5-1 for linux64 - Dec 13, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
# specify parameters
set DESIGN "CDC"
CDC
#Step 1 Read in the design data, which includes a gate-level netlist and associated logic libraries.
set search_path " ../02_SYN/Netlist 			./ 			~iclabta01/umc018/Synthesis/ 			/usr/synthesis/libraries/syn/ " 
 ../02_SYN/Netlist    ./    ~iclabta01/umc018/Synthesis/    /usr/synthesis/libraries/syn/ 
#set link_library { slow.db dw_foundation.sldb }
set link_path "* slow.db"
* slow.db
read_verilog Netlist/$DESIGN\_SYN.v
1
current_design $DESIGN
Information: current_design won't return any data before link (DES-071)
link_design -keep_sub_designs $DESIGN
Loading verilog file '/RAID2/COURSE/dcs/dcs064/Lab10/02_SYN/Netlist/CDC_SYN.v'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Warning: -keep_sub_design option of link_design will be made obsolete and removed from future releases of PrimeTime starting with the 2017.12 release. (PT-007)
Linking design CDC...
Information: 458 (97.45%) library cells are unused in library slow..... (LNK-045)
Information: total 458 library cells are unused (LNK-046)
Design 'CDC' was successfully linked.
Information: There are 127 leaf cells, ports, hiers and 147 nets in the design (LNK-047)
1
#create_clock -period $CLK_period CLK
read_sdc Netlist/$DESIGN\_pt.sdc

Reading SDC version 2.1...
Warning: Setting input delay on clock port (clk_1) relative to a clock (clk_1) defined at the same port. Command is ignored. (UITE-489)
Warning: Setting input delay on clock port (clk_2) relative to a clock (clk_2) defined at the same port. Command is ignored. (UITE-489)
1
1
#Step 6 Specify case and mode analysis settings.
#Step 7 Back-annotate delay and parasitics.
read_sdf Netlist/$DESIGN\_SYN.sdf

****************************************
Report : read_sdf /RAID2/COURSE/dcs/dcs064/Lab10/02_SYN/Netlist/CDC_SYN.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : CDC
Version: P-2019.03-SP5-1
Date   : Thu Jun  1 10:57:06 2023
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       922
        Number of annotated net delay arcs  :       246
        Number of annotated timing checks   :       132
        Number of annotated constraints     :        66
        TEMPERATURE: 125.00 (min)  125.00 (max)
        VOLTAGE    : 1.62 (min)  1.62 (max)
        PROCESS    : slow (min)  slow (max)
1
# set_annotated_check 
foreach_in_collection x [get_cell */A1_reg] {
  set_annotated_check -0 -setup -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
  set_annotated_check -0 -hold  -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
}
Warning: No cell objects matched '*/A1_reg' (SEL-004)
Error: Nothing matched for cells (SEL-005)
write_sdf Netlist/$DESIGN\_SYN_pt.sdf
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
1
#Step 8 (Optional) Apply variation.
#Step 9 Specify power information
#Step 10 (Optional) Specify options and data for signal integrity analysis.
#Step 11 (Optional) Apply options for specific design techniques.
#Step 12 Check the design data and analysis setup.
check_timing
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
check_timing succeeded.
1
#Step 13 Perform a full timing analysis and examine the results.
report_timing
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : CDC
Version: P-2019.03-SP5-1
Date   : Thu Jun  1 10:57:06 2023
****************************************


  Startpoint: out_reg_0_ (rising edge-triggered flip-flop clocked by clk_2)
  Endpoint: out[0] (output port clocked by clk_2)
  Path Group: clk_2
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk_2 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_0_/CK (DFFRHQX1)                 0.00       0.00 r
  out_reg_0_/Q (DFFRHQX1)                  0.83 *     0.83 r
  out[0] (out)                             0.00       0.83 r
  data arrival time                                   0.83

  clock clk_2 (rise edge)                  2.50       2.50
  clock network delay (ideal)              0.00       2.50
  clock reconvergence pessimism            0.00       2.50
  output external delay                   -1.25       1.25
  data required time                                  1.25
  ---------------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  ---------------------------------------------------------------
  slack (MET)                                         0.42


1
#Step 14 (Optional) Perform ECO to fix timing violations and recover power.
#Step 15 Save the PrimeTime session.
#save_session
exitInformation: Defining new variable 'x'. (CMD-041)
Information: Defining new variable 'DESIGN'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 1129.21 MB
CPU usage for this session: 2 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 1 error, 5 warnings, 9 informationals

Thank you for using pt_shell!
