
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chunyou' on host 'coldsun' (Linux_x86_64 version 5.15.0-101-generic) on Fri Mar 22 20:13:50 HKT 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter'
Sourcing Tcl script '/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset bfs_scatter_v1 
INFO: [HLS 200-10] Creating and opening project '/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter_v1'.
INFO: [HLS 200-1510] Running: set_top BFS_Scatter 
INFO: [HLS 200-1510] Running: add_files /Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp 
INFO: [HLS 200-10] Adding design file '/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter_v1/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 167.074 MB.
INFO: [HLS 200-10] Analyzing design file '/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.02 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.75 seconds; current allocated memory: 168.677 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' into 'WrDist(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64> const (*) [4096], unsigned char)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:28:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' into 'WrDist(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64> const (*) [4096], unsigned char)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:25:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' into 'WrDist(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64> const (*) [4096], unsigned char)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:22:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' into 'WrDist(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, ap_uint<64> const (*) [4096], unsigned char)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::write(unsigned int const&)' into 'hls::stream<unsigned int, 0>::operator<<(unsigned int const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::read()' into 'BuffOfst(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<unsigned int, 0>&, bool volatile*, ap_uint<64>*, unsigned int)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:64:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::operator<<(unsigned int const&)' into 'BuffOfst(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<unsigned int, 0>&, bool volatile*, ap_uint<64>*, unsigned int)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:58:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::operator<<(unsigned int const&)' into 'feed_network(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<unsigned int, 0>&, bool volatile*, unsigned short, ap_uint<32> const*, ap_uint<64> (*) [4096], hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:220:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::operator<<(unsigned int const&)' into 'feed_network(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<unsigned int, 0>&, bool volatile*, unsigned short, ap_uint<32> const*, ap_uint<64> (*) [4096], hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:219:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::operator<<(unsigned int const&)' into 'feed_network(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<unsigned int, 0>&, bool volatile*, unsigned short, ap_uint<32> const*, ap_uint<64> (*) [4096], hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:218:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::operator<<(unsigned int const&)' into 'feed_network(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<unsigned int, 0>&, bool volatile*, unsigned short, ap_uint<32> const*, ap_uint<64> (*) [4096], hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:217:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::read()' into 'feed_network(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<unsigned int, 0>&, bool volatile*, unsigned short, ap_uint<32> const*, ap_uint<64> (*) [4096], hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:184:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::operator<<(unsigned int const&)' into 'feed_network(hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<unsigned int, 0>&, bool volatile*, unsigned short, ap_uint<32> const*, ap_uint<64> (*) [4096], hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:177:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<128>, 0ul, 0ul, 0ul> const&)' into 'BFS_Scatter' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:345:15)
INFO: [HLS 214-186] Unrolling loop 'INIT_L0_1' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:356:18) in function 'BFS_Scatter' completely with a factor of 8 (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:356:18)
INFO: [HLS 214-248] complete partitioned array 'tmp_dist' on dimension 1 (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:256:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.6s' into 'BFS_Scatter'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.36 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.54 seconds; current allocated memory: 171.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 171.498 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 193.259 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 229.748 MB.
INFO: [XFORM 203-510] Pipelining loop 'SEND_REQ_TUPLE_L4' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:52) in function 'BuffOfst' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:44) in function 'BuffOfst' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L3_1' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:91) in function 'gen_access_tuple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INIT_L0' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:354) in function 'BFS_Scatter' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'feed_network' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:165:37).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L2' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:165) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L2_FEED_NET' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:165) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'L2' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:165) in function 'feed_network': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-936.html
WARNING: [HLS 200-936] Cannot unroll loop 'L2_SEND_REQ_TPL' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:176) in function 'feed_network': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-936.html
WARNING: [HLS 200-932] Cannot unroll loop 'L2_FEED_NET' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:165) in function 'feed_network' completely: variable loop bound.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1024 for loop 'L3_1' in function 'gen_access_tuple'.
INFO: [XFORM 203-101] Partitioning array 'mem_req_buff.V' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:298) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:165:14) to (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:217:29) in function 'feed_network'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:368:22) to (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:379:41) in function 'BFS_Scatter'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 285.859 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'L3' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:96:20) in function 'gen_access_tuple' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:165:14) in function 'feed_network' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'L4' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:44:12) in function 'BuffOfst' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'mem_req_buff' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:123:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_req_buff' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:126:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_req_buff' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:129:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_req_buff' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:139:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_req_buff' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:141:37)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_req_buff' (/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:144:37)
INFO: [HLS 200-472] Inferring partial write operation for 'ofst_buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'ofst_buff' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 341.968 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BFS_Scatter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BuffOfst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SEND_REQ_TUPLE_L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SEND_REQ_TUPLE_L4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('ofst_buff_addr_2_write_ln293') of variable 'p_cast' on array 'ofst_buff' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ofst_buff'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 342.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feed_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'feed_network': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'feed_network': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'L2_FEED_NET'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'L2_FEED_NET'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 343.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_access_tuple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L3_1'.
WARNING: [HLS 200-880] The II Violation in module 'gen_access_tuple' (loop 'L3_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('ofstAddr.V') and 'sub' operation ('sub_ln1364').
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L3_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 344.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 345.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WrDist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'L5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 345.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 346.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BFS_Scatter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_L0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'INIT_L0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 347.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 348.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BuffOfst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BuffOfst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 349.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feed_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feed_network'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 351.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_access_tuple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_access_tuple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 354.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WrDist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WrDist'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 357.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BFS_Scatter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/CSR_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/CSR_E' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/glbl_d' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/rd_baseAddr' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'rd_baseAddr' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/wr_baseAddr' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'wr_baseAddr' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/rd_port_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/rd_port_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/rd_port_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/rd_port_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/wr_port_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/wr_port_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/wr_port_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/wr_port_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/rd_req_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/wr_len' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'wr_len' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/rd_start' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'rd_start' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/wr_start' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'wr_start' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/N_Vertex' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/root' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/peID' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/sw_data_0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/sw_data_1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/sw_data_2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/sw_data_3_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/glblIterIdx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/cycle_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/launch_recv' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'launch_recv' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/resWrite' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/tmp_dist_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/tmp_dist_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/tmp_dist_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/tmp_dist_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/tmp_dist_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/tmp_dist_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/tmp_dist_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BFS_Scatter/tmp_dist_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BFS_Scatter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BFS_Scatter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 360.655 MB.
INFO: [RTMG 210-278] Implementing memory 'BFS_Scatter_ofst_buff_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'BFS_Scatter_mem_req_buff_V_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 374.986 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BFS_Scatter.
INFO: [VLOG 209-307] Generating Verilog RTL for BFS_Scatter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.44 seconds. CPU system time: 0.55 seconds. Elapsed time: 9.46 seconds; current allocated memory: 376.218 MB.
INFO: [HLS 200-112] Total CPU user time: 10.41 seconds. Total CPU system time: 0.79 seconds. Total elapsed time: 10.21 seconds; peak allocated memory: 374.986 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Mar 22 20:14:00 2024...
