# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../cpu_design.srcs/sources_1/ip/cpuclk" \
"../../../../cpu_design.srcs/sources_1/ip/dram/sim/dram.v" \
"../../../../cpu_design.srcs/sources_1/ip/prgrom/sim/prgrom.v" \
"../../../../cpu_design.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" \
"../../../../cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.v" \
"../../../../new/ALU.v" \
"../../../../new/Bus.v" \
"../../../../new/Control.v" \
"../../../../new/DRAM.v" \
"../../../../new/EX_MEM.v" \
"../../../../new/Flush_Wait.v" \
"../../../../new/Forward.v" \
"../../../../new/ID_EX.v" \
"../../../../new/IF_ID.v" \
"../../../../new/LOAD.v" \
"../../../../new/Led.v" \
"../../../../new/MEM_WB.v" \
"../../../../new/NPC.v" \
"../../../../new/PC.v" \
"../../../../new/RF.v" \
"../../../../new/SEXT.v" \
"../../../../new/Switch.v" \
"../../../../new/cpu_top.v" \
"../../../../new/led_digit.v" \
"../../../../new/top.v" \
"../../../../test_for_board.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
