WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3333029 heartbeat IPC: 3 cumulative IPC: 3 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6666363 heartbeat IPC: 3 cumulative IPC: 3 (Simulation time: 00 hr 00 min 57 sec)
Warmup finished CPU 0 instructions: 25000004 cycles: 8333034 cumulative IPC: 3 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 25000004 cycles: 8333034 cumulative IPC: 3 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 50930879 heartbeat IPC: 0.2259 cumulative IPC: 0.1174 (Simulation time: 00 hr 04 min 24 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 136939136 heartbeat IPC: 0.1163 cumulative IPC: 0.1166 (Simulation time: 00 hr 10 min 48 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 223723470 heartbeat IPC: 0.1152 cumulative IPC: 0.1161 (Simulation time: 00 hr 17 min 17 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 310465213 heartbeat IPC: 0.1153 cumulative IPC: 0.1158 (Simulation time: 00 hr 23 min 45 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 397214822 heartbeat IPC: 0.1153 cumulative IPC: 0.1157 (Simulation time: 00 hr 30 min 13 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000002 cycles: 483887805 heartbeat IPC: 0.1154 cumulative IPC: 0.1157 (Simulation time: 00 hr 36 min 40 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 570637887 heartbeat IPC: 0.1153 cumulative IPC: 0.1156 (Simulation time: 00 hr 43 min 06 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 657372407 heartbeat IPC: 0.1153 cumulative IPC: 0.1156 (Simulation time: 00 hr 49 min 32 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 744164269 heartbeat IPC: 0.1152 cumulative IPC: 0.1155 (Simulation time: 00 hr 55 min 59 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 830930950 heartbeat IPC: 0.1153 cumulative IPC: 0.1155 (Simulation time: 01 hr 02 min 28 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 865942904 cumulative IPC: 0.1155 (Simulation time: 01 hr 05 min 42 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 865942904 cumulative IPC: 0.1155 (Simulation time: 01 hr 05 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_45.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1155 instructions: 100000004 cycles: 865942904
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0.00264 Average ROB Occupancy at Mispredict: 82.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0012
BRANCH_CONDITIONAL: 0.00138
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   44016805 HIT:     726193 MISS:   43290612
L1D LOAD         ACCESS:   10427717 HIT:     106423 MISS:   10321294
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   33327747 HIT:     404822 MISS:   32922925
L1D TRANSLATION  ACCESS:     261341 HIT:     214948 MISS:      46393
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 307.1 cycles
L1I TOTAL        ACCESS:       3921 HIT:       3921 MISS:          0
L1I LOAD         ACCESS:       3921 HIT:       3921 MISS:          0
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: -nan cycles
L2C TOTAL        ACCESS:   25041210 HIT:    7833289 MISS:   17207921
L2C LOAD         ACCESS:    8331923 HIT:         67 MISS:    8331856
L2C RFO          ACCESS:    8331264 HIT:         16 MISS:    8331248
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    8331636 HIT:    7788385 MISS:     543251
L2C TRANSLATION  ACCESS:      46387 HIT:      44821 MISS:       1566
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 788.9 cycles
LLC TOTAL        ACCESS:   24996165 HIT:    1310798 MISS:   23685367
LLC LOAD         ACCESS:    8331856 HIT:          0 MISS:    8331856
LLC RFO          ACCESS:    8331248 HIT:          2 MISS:    8331246
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    8331495 HIT:    1310718 MISS:    7020777
LLC TRANSLATION  ACCESS:       1566 HIT:         78 MISS:       1488
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 558.4 cycles
cpu0_DTLB TOTAL        ACCESS:   27310290 HIT:   25232251 MISS:    2078039
cpu0_DTLB LOAD         ACCESS:   27310290 HIT:   25232251 MISS:    2078039
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.45 cycles
cpu0_ITLB TOTAL        ACCESS:       3419 HIT:       3079 MISS:        340
cpu0_ITLB LOAD         ACCESS:       3419 HIT:       3079 MISS:        340
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 125.4 cycles
cpu0_STLB TOTAL        ACCESS:     260758 HIT:         12 MISS:     260746
cpu0_STLB LOAD         ACCESS:     260758 HIT:         12 MISS:     260746
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    9997237
  ROW_BUFFER_MISS:    6667339
 AVG DBUS CONGESTED CYCLE: 3.993
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:     152953
  FULL:    8177950
