#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 22:40:31 2019
# Process ID: 17924
# Current directory: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8652 D:\Github\2019_FPGA_Design_Group5\Lab03\Program_1\Program_1_prj\Program_1.xpr
# Log file: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj/vivado.log
# Journal file: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj/Program_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Lectures/FPGA/Lab03/Program_1' since last save.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.37) then the current supported version (0.36).
Data could be potentially be lost
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj/xdc/pynq-z2_v1.0.xdc', nor could it be found using path 'D:/Lectures/FPGA/Lab03/Program_1/xdc/pynq-z2_v1.0.xdc'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_processing_system7_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_auto_pc_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_2_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_rst_ps7_0_100M_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_1_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_xbar_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_3_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_processing_system7_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_auto_pc_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_2_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_rst_ps7_0_100M_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_1_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_xbar_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_3_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj/Program_1.ip_user_files', nor could it be found using path 'D:/Lectures/FPGA/Lab03/Program_1/Program_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_gpio_0_0
design_1_processing_system7_0_0
design_1_axi_gpio_1_0
design_1_axi_gpio_2_0
design_1_axi_gpio_3_0
design_1_ps7_0_axi_periph_0
design_1_xbar_0
design_1_rst_ps7_0_100M_0

WARNING: [Project 1-231] Project 'Program_1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 674.109 ; gain = 106.641
update_compile_order -fileset sources_1
save_project_as project_3_Program1 D:/FPGA_Project/Lab3/project_3_Program1 -force
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* Project containing IP 'design_1_auto_pc_0' is read-only.
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_0' is locked:
* Project containing IP 'design_1_axi_gpio_0_0' is read-only.
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_0_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_1_0' is locked:
* Project containing IP 'design_1_axi_gpio_1_0' is read-only.
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_1_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_2_0' is locked:
* Project containing IP 'design_1_axi_gpio_2_0' is read-only.
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_2_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_3_0' is locked:
* Project containing IP 'design_1_axi_gpio_3_0' is read-only.
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_3_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* Project containing IP 'design_1_processing_system7_0_0' is read-only.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_100M_0' is locked:
* Project containing IP 'design_1_rst_ps7_0_100M_0' is read-only.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* Project containing IP 'design_1_xbar_0' is read-only.
* IP definition 'AXI Crossbar (2.1)' for IP 'design_1_xbar_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_0_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_1_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_1_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_2_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_2_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_3_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_3_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'design_1_xbar_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_ps7_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_ps7_0_axi_periph_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_gpio_0_0
design_1_axi_gpio_1_0
design_1_axi_gpio_2_0
design_1_axi_gpio_3_0
design_1_ps7_0_axi_periph_0
design_1_xbar_0

save_project_as: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 725.543 ; gain = 8.773
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 735.191 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1656.773 ; gain = 921.582
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
open_bd_design {D:/FPGA_Project/Lab3/project_3_Program1/project_3_Program1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file <D:/FPGA_Project/Lab3/project_3_Program1/project_3_Program1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1812.473 ; gain = 116.832
open_project D:/FPGA_Project/Lab4/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_Project/Lab4/ip_repo/adder_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 1845.324 ; gain = 25.199
current_project project_3_Program1
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_Project/Lab3/project_3_Program1/project_3_Program1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/FPGA_Project/Lab3/project_3_Program1/project_3_Program1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Oct 30 23:00:41 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 65.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 30 23:00:41 2019...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1857.762 ; gain = 12.438
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA_Project/Lab4/project_4/project_4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:user:adder:1.0 - adder_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/FPGA_Project/Lab4/project_4/project_4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1978.004 ; gain = 11.227
launch_sdk -workspace D:/FPGA_Project/Lab4/project_4/project_4.sdk -hwspec D:/FPGA_Project/Lab4/project_4/project_4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/FPGA_Project/Lab4/project_4/project_4.sdk -hwspec D:/FPGA_Project/Lab4/project_4/project_4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 00:05:46 2019...
