
![Copy of riscv32i-processor+memory (1)](https://github.com/WalidAkash/DESIGN_VERIFICATION/assets/65769832/d017f77e-6b61-449b-a144-eb958a401b1e)

![riscv32i-control Unit](https://user-images.githubusercontent.com/97729833/236616965-a8c49eec-85a3-48fa-b57f-4de21b9a90f8.jpg)
![Copy of riscv32i-processor+memory](https://github.com/WalidAkash/DESIGN_VERIFICATION/assets/65769832/5263ec16-617c-43df-8e52-acbec8e79ef7)
