// Seed: 2199994559
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output tri1 id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2 == 1'b0;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_2,
      id_2,
      id_6,
      id_6,
      id_4,
      id_6
  );
endmodule
