{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584015699782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584015699796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 13:21:39 2020 " "Processing started: Thu Mar 12 13:21:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584015699796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015699796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015699796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584015701480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584015701480 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NIOS.qsys " "Elaborating Platform Designer system entity \"NIOS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015714240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:21:59 Progress: Loading JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys " "2020.03.12.13:21:59 Progress: Loading JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015719777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:00 Progress: Reading input file " "2020.03.12.13:22:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015720567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:00 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.03.12.13:22:00 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015720710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:01 Progress: Parameterizing module clk_0 " "2020.03.12.13:22:01 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015721748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:01 Progress: Adding i2c_0 \[altera_avalon_i2c 18.1\] " "2020.03.12.13:22:01 Progress: Adding i2c_0 \[altera_avalon_i2c 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015721750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:02 Progress: Parameterizing module i2c_0 " "2020.03.12.13:22:02 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015722939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:02 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.03.12.13:22:02 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015722941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:02 Progress: Parameterizing module jtag_uart_0 " "2020.03.12.13:22:02 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015722986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:02 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\] " "2020.03.12.13:22:02 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015722989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing module mm_bridge_0 " "2020.03.12.13:22:03 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 18.1\] " "2020.03.12.13:22:03 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing module new_sdram_controller_0 " "2020.03.12.13:22:03 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.03.12.13:22:03 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing module nios2_gen2_0 " "2020.03.12.13:22:03 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.03.12.13:22:03 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing module onchip_memory2_0 " "2020.03.12.13:22:03 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.03.12.13:22:03 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing module pio_0 " "2020.03.12.13:22:03 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2020.03.12.13:22:03 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing module pio_1 " "2020.03.12.13:22:03 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.03.12.13:22:03 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing module sysid_qsys_0 " "2020.03.12.13:22:03 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2020.03.12.13:22:03 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing module timer_0 " "2020.03.12.13:22:03 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Building connections " "2020.03.12.13:22:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Parameterizing connections " "2020.03.12.13:22:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:03 Progress: Validating " "2020.03.12.13:22:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015723581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.12.13:22:04 Progress: Done reading input file " "2020.03.12.13:22:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015724699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NIOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015725867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NIOS.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015725867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOS.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015725868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "NIOS.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015725868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "NIOS.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015725869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: Generating NIOS \"NIOS\" for QUARTUS_SYNTH " "NIOS: Generating NIOS \"NIOS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015726906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0: \"NIOS\" instantiated altera_avalon_i2c \"i2c_0\" " "I2c_0: \"NIOS\" instantiated altera_avalon_i2c \"i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015734352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'NIOS_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'NIOS_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015734378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_jtag_uart_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0003_jtag_uart_0_gen//NIOS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_jtag_uart_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0003_jtag_uart_0_gen//NIOS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015734378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'NIOS_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'NIOS_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015734862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"NIOS\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"NIOS\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015734875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"NIOS\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"NIOS\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015734878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'NIOS_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'NIOS_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015734885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS_new_sdram_controller_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0005_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0005_new_sdram_controller_0_gen//NIOS_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS_new_sdram_controller_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0005_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0005_new_sdram_controller_0_gen//NIOS_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015734885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'NIOS_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'NIOS_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015735393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"NIOS\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"NIOS\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015735400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"NIOS\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"NIOS\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015736177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'NIOS_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'NIOS_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015736188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_onchip_memory2_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0006_onchip_memory2_0_gen//NIOS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_onchip_memory2_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0006_onchip_memory2_0_gen//NIOS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015736189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'NIOS_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'NIOS_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015736734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"NIOS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"NIOS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015736748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'NIOS_pio_0' " "Pio_0: Starting RTL generation for module 'NIOS_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015736759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0007_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0007_pio_0_gen//NIOS_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0007_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0007_pio_0_gen//NIOS_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015736760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'NIOS_pio_0' " "Pio_0: Done RTL generation for module 'NIOS_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"NIOS\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"NIOS\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'NIOS_pio_1' " "Pio_1: Starting RTL generation for module 'NIOS_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_1 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0008_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0008_pio_1_gen//NIOS_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_1 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0008_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0008_pio_1_gen//NIOS_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'NIOS_pio_1' " "Pio_1: Done RTL generation for module 'NIOS_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"NIOS\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"NIOS\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"NIOS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"NIOS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'NIOS_timer_0' " "Timer_0: Starting RTL generation for module 'NIOS_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_timer_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0010_timer_0_gen//NIOS_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_timer_0 --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0010_timer_0_gen//NIOS_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'NIOS_timer_0' " "Timer_0: Done RTL generation for module 'NIOS_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"NIOS\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"NIOS\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015737826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015743929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015744371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015744809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015745261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015745713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015746144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015746570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015747023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015747454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015751819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NIOS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NIOS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015751828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NIOS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NIOS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015751839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NIOS_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'NIOS_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015751857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_nios2_gen2_0_cpu --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0013_cpu_gen//NIOS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_nios2_gen2_0_cpu --dir=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/grenjjac/AppData/Local/Temp/alt8333_7901880539583853202.dir/0013_cpu_gen//NIOS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015751857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:32 (*) Starting Nios II generation " "Cpu: # 2020.03.12 13:22:32 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:32 (*)   Checking for plaintext license. " "Cpu: # 2020.03.12 13:22:32 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.03.12 13:22:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.03.12 13:22:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:33 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.03.12 13:22:33 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:33 (*)   Plaintext license not found. " "Cpu: # 2020.03.12 13:22:33 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:33 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.03.12 13:22:33 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:33 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.03.12 13:22:33 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:33 (*)   Creating all objects for CPU " "Cpu: # 2020.03.12 13:22:33 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:35 (*)   Generating RTL from CPU objects " "Cpu: # 2020.03.12 13:22:35 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:35 (*)   Creating plain-text RTL " "Cpu: # 2020.03.12 13:22:35 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.12 13:22:35 (*) Done Nios II generation " "Cpu: # 2020.03.12 13:22:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NIOS_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'NIOS_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015755993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"new_sdram_controller_0_s1_burst_adapter\" " "New_sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"new_sdram_controller_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\" " "Nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015756242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015757134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015757979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015757991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015757999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: Done \"NIOS\" with 43 modules, 75 files " "NIOS: Done \"NIOS\" with 43 modules, 75 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015757999 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NIOS.qsys " "Finished elaborating Platform Designer system entity \"NIOS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015759328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_gen-Behavioral " "Found design unit 1: vga_gen-Behavioral" {  } { { "vga_gen.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760481 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_GEN-content " "Found design unit 1: RESET_GEN-content" {  } { { "RESET_GEN.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/RESET_GEN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760490 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_GEN " "Found entity 1: RESET_GEN" {  } { { "RESET_GEN.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/RESET_GEN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_vga_sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_vga_sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_vga_sdram-Behavioral " "Found design unit 1: top_vga_sdram-Behavioral" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760498 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_vga_sdram " "Found entity 1: top_vga_sdram" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_SYS-rtl " "Found design unit 1: PLL_SYS-rtl" {  } { { "PLL_SYS.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760507 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_SYS " "Found entity 1: PLL_SYS" {  } { { "PLL_SYS.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sys/pll_sys_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sys/pll_sys_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_SYS_0002 " "Found entity 1: PLL_SYS_0002" {  } { { "PLL_SYS/PLL_SYS_0002.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fifo-SYN " "Found design unit 1: vga_fifo-SYN" {  } { { "vga_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760527 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fifo " "Found entity 1: vga_fifo" {  } { { "vga_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camera_fifo-SYN " "Found design unit 1: camera_fifo-SYN" {  } { { "camera_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760538 ""} { "Info" "ISGN_ENTITY_NAME" "1 camera_fifo " "Found entity 1: camera_fifo" {  } { { "camera_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS " "Found entity 1: NIOS" {  } { { "db/ip/nios/nios.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_irq_mapper " "Found entity 1: NIOS_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOS_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760609 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_jtag_uart_0_scfifo_w " "Found entity 2: NIOS_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760609 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOS_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760609 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_jtag_uart_0_scfifo_r " "Found entity 4: NIOS_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760609 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_jtag_uart_0 " "Found entity 5: NIOS_jtag_uart_0" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0 " "Found entity 1: NIOS_mm_interconnect_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux_004 " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760866 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router " "Found entity 2: NIOS_mm_interconnect_0_router" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760892 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_001 " "Found entity 2: NIOS_mm_interconnect_0_router_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760914 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_002 " "Found entity 2: NIOS_mm_interconnect_0_router_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760937 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_003 " "Found entity 2: NIOS_mm_interconnect_0_router_003" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_006_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760960 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_006 " "Found entity 2: NIOS_mm_interconnect_0_router_006" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015760977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_007_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760983 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_007 " "Found entity 2: NIOS_mm_interconnect_0_router_007" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015760983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015760983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_demux_004 " "Found entity 1: NIOS_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_new_sdram_controller_0_input_efifo_module " "Found entity 1: NIOS_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761114 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_new_sdram_controller_0 " "Found entity 2: NIOS_new_sdram_controller_0" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0 " "Found entity 1: NIOS_nios2_gen2_0" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: NIOS_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: NIOS_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: NIOS_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: NIOS_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: NIOS_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: NIOS_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: NIOS_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: NIOS_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: NIOS_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: NIOS_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_nios2_gen2_0_cpu " "Found entity 21: NIOS_nios2_gen2_0_cpu" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOS_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_onchip_memory2_0 " "Found entity 1: NIOS_onchip_memory2_0" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_pio_0 " "Found entity 1: NIOS_pio_0" {  } { { "db/ip/nios/submodules/nios_pio_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_pio_1 " "Found entity 1: NIOS_pio_1" {  } { { "db/ip/nios/submodules/nios_pio_1.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_sysid_qsys_0 " "Found entity 1: NIOS_sysid_qsys_0" {  } { { "db/ip/nios/submodules/nios_sysid_qsys_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_timer_0 " "Found entity 1: NIOS_timer_0" {  } { { "db/ip/nios/submodules/nios_timer_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1584015761481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015761481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1584015761500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1584015761501 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1584015761501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015761501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015761501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015761501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761577 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1584015761596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1584015761664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/nios/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nios/submodules/altera_default_burst_converter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nios/submodules/altera_incr_burst_converter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761847 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761914 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761914 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761914 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761914 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015761938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015761988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015761988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015762007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015762007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015762030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015762030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015762054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015762054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015762079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015762079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015762113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015762113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015762137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015762137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015762158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015762158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584015762173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nios/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015762179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015762179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1584015762194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1584015762194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1584015762194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1584015762195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_vga_sdram " "Elaborating entity \"top_vga_sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584015762995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_fifo_wrempty top_vga_sdram.vhd(181) " "Verilog HDL or VHDL warning at top_vga_sdram.vhd(181): object \"vga_fifo_wrempty\" assigned a value but never read" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584015762997 "|top_vga_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_fifo_wrfull top_vga_sdram.vhd(182) " "Verilog HDL or VHDL warning at top_vga_sdram.vhd(182): object \"vga_fifo_wrfull\" assigned a value but never read" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584015762998 "|top_vga_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_fifo_wrfull top_vga_sdram.vhd(219) " "Verilog HDL or VHDL warning at top_vga_sdram.vhd(219): object \"cam_fifo_wrfull\" assigned a value but never read" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584015762998 "|top_vga_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_addr_max top_vga_sdram.vhd(233) " "Verilog HDL or VHDL warning at top_vga_sdram.vhd(233): object \"write_addr_max\" assigned a value but never read" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584015762998 "|top_vga_sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_SYS PLL_SYS:u0 " "Elaborating entity \"PLL_SYS\" for hierarchy \"PLL_SYS:u0\"" {  } { { "top_vga_sdram.vhd" "u0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_SYS_0002 PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst " "Elaborating entity \"PLL_SYS_0002\" for hierarchy \"PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\"" {  } { { "PLL_SYS.vhd" "pll_sys_inst" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_SYS/PLL_SYS_0002.v" "altera_pll_i" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763228 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1584015763260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_SYS/PLL_SYS_0002.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 80.000000 MHz " "Parameter \"output_clock_frequency0\" = \"80.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 80.000000 MHz " "Parameter \"output_clock_frequency1\" = \"80.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 9375 ps " "Parameter \"phase_shift1\" = \"9375 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 24.000000 MHz " "Parameter \"output_clock_frequency3\" = \"24.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015763291 ""}  } { { "PLL_SYS/PLL_SYS_0002.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015763291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_GEN RESET_GEN:u1 " "Elaborating entity \"RESET_GEN\" for hierarchy \"RESET_GEN:u1\"" {  } { { "top_vga_sdram.vhd" "u1" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS NIOS:u2 " "Elaborating entity \"NIOS\" for hierarchy \"NIOS:u2\"" {  } { { "top_vga_sdram.vhd" "u2" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c NIOS:u2\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\"" {  } { { "db/ip/nios/nios.v" "i2c_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584015763425 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584015763425 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584015763425 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584015763426 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584015763426 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584015763426 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763773 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1584015763775 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015763994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764019 ""}  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015764019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuh1 " "Found entity 1: altsyncram_tuh1" {  } { { "db/altsyncram_tuh1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_tuh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015764127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015764127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuh1 NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated " "Elaborating entity \"altsyncram_tuh1\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764205 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1584015764206 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764277 ""}  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015764277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh1 " "Found entity 1: altsyncram_bsh1" {  } { { "db/altsyncram_bsh1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_bsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015764390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015764390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsh1 NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated " "Elaborating entity \"altsyncram_bsh1\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_jtag_uart_0 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOS_jtag_uart_0\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios/nios.v" "jtag_uart_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_jtag_uart_0_scfifo_w NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOS_jtag_uart_0_scfifo_w\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "the_NIOS_jtag_uart_0_scfifo_w" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "wfifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015764843 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015764843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015764934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015764934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015764943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015765012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015765012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015765023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015765081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015765081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015765097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015765198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015765198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015765219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015765350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015765350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015765365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015765478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015765478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015765495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_jtag_uart_0_scfifo_r NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOS_jtag_uart_0_scfifo_r\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "the_NIOS_jtag_uart_0_scfifo_r" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015765569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "NIOS_jtag_uart_0_alt_jtag_atlantic" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015766180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015766180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015766180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015766180 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015766180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge NIOS:u2\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"NIOS:u2\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "db/ip/nios/nios.v" "mm_bridge_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_new_sdram_controller_0 NIOS:u2\|NIOS_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"NIOS_new_sdram_controller_0\" for hierarchy \"NIOS:u2\|NIOS_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/nios/nios.v" "new_sdram_controller_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_new_sdram_controller_0_input_efifo_module NIOS:u2\|NIOS_new_sdram_controller_0:new_sdram_controller_0\|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"NIOS_new_sdram_controller_0_input_efifo_module\" for hierarchy \"NIOS:u2\|NIOS_new_sdram_controller_0:new_sdram_controller_0\|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "the_NIOS_new_sdram_controller_0_input_efifo_module" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0 NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOS_nios2_gen2_0\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/nios/nios.v" "nios2_gen2_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOS_nios2_gen2_0_cpu\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0.v" "cpu" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015766956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_test_bench NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_test_bench:the_NIOS_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_test_bench:the_NIOS_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_test_bench" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_register_bank_a_module NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "NIOS_nios2_gen2_0_cpu_register_bank_a" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767210 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015767210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015767317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015767317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_register_bank_b_module NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "NIOS_nios2_gen2_0_cpu_register_bank_b" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_debug NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015767660 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015767660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_break NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_itrace NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015767997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_pib NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_im NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_avalon_reg NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_ocimem NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "NIOS_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768316 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015768316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015768418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015768418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_debug_slave_wrapper NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_debug_slave_tck NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_debug_slave_sysclk NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOS_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015768872 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015768872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015768977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_onchip_memory2_0 NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOS_onchip_memory2_0\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nios/nios.v" "onchip_memory2_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015769042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015769085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015769112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOS_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015769112 ""}  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015769112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5n1 " "Found entity 1: altsyncram_h5n1" {  } { { "db/altsyncram_h5n1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015769239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015769239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h5n1 NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated " "Elaborating entity \"altsyncram_h5n1\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015769249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015770138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015770138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_h5n1.tdf" "decode3" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015770151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015770264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015770264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_h5n1.tdf" "mux2" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015770279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_pio_0 NIOS:u2\|NIOS_pio_0:pio_0 " "Elaborating entity \"NIOS_pio_0\" for hierarchy \"NIOS:u2\|NIOS_pio_0:pio_0\"" {  } { { "db/ip/nios/nios.v" "pio_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015770772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_pio_1 NIOS:u2\|NIOS_pio_1:pio_1 " "Elaborating entity \"NIOS_pio_1\" for hierarchy \"NIOS:u2\|NIOS_pio_1:pio_1\"" {  } { { "db/ip/nios/nios.v" "pio_1" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015770801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_sysid_qsys_0 NIOS:u2\|NIOS_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"NIOS_sysid_qsys_0\" for hierarchy \"NIOS:u2\|NIOS_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/nios/nios.v" "sysid_qsys_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015770836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_timer_0 NIOS:u2\|NIOS_timer_0:timer_0 " "Elaborating entity \"NIOS_timer_0\" for hierarchy \"NIOS:u2\|NIOS_timer_0:timer_0\"" {  } { { "db/ip/nios/nios.v" "timer_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015770865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_mm_interconnect_0\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios/nios.v" "mm_interconnect_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015770904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "mm_bridge_0_m0_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "mm_bridge_0_m0_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015771974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_mm_interconnect_0_router\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\|NIOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\|NIOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_001 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS_mm_interconnect_0_router_001\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_001_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_002 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_mm_interconnect_0_router_002\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_002_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_003 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS_mm_interconnect_0_router_003\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_003" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_003_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_003:router_003\|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_003:router_003\|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_006 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"NIOS_mm_interconnect_0_router_006\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_006" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_006_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_006:router_006\|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_006_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_006:router_006\|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_007 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"NIOS_mm_interconnect_0_router_007\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_007" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_007_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_007:router_007\|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_007_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_007:router_007\|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015772991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux_001 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux_002 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux_003 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux_004 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux_004\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_demux NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_demux_004 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_demux_004\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux_001 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux_002 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584015773798 "|top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584015773799 "|top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584015773799 "|top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter_004 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015773979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_irq_mapper NIOS:u2\|NIOS_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_irq_mapper\" for hierarchy \"NIOS:u2\|NIOS_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios/nios.v" "irq_mapper" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS:u2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS:u2\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios/nios.v" "rst_controller" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS:u2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS:u2\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios/nios.v" "rst_controller_001" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fifo vga_fifo:vga_fifo_inst " "Elaborating entity \"vga_fifo\" for hierarchy \"vga_fifo:vga_fifo_inst\"" {  } { { "top_vga_sdram.vhd" "vga_fifo_inst" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "vga_fifo.vhd" "dcfifo_component" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "vga_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015774777 ""}  } { { "vga_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015774777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bjs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bjs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bjs1 " "Found entity 1: dcfifo_bjs1" {  } { { "db/dcfifo_bjs1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015774895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015774895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bjs1 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated " "Elaborating entity \"dcfifo_bjs1\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_gray2bin_pab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015774975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015774975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_gray2bin_pab:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_gray2bin_pab:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_bjs1.tdf" "wrptr_g_gray2bin" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015774986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_graycounter_ov6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_bjs1.tdf" "rdptr_g1p" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_graycounter_kdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_bjs1.tdf" "wrptr_g1p" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_o8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8d1 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|altsyncram_o8d1:fifo_ram " "Elaborating entity \"altsyncram_o8d1\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|altsyncram_o8d1:fifo_ram\"" {  } { { "db/dcfifo_bjs1.tdf" "fifo_ram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_bjs1.tdf" "rs_dgwp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_bjs1.tdf" "ws_brp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_bjs1.tdf" "ws_dgrp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015775926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015775926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_bjs1.tdf" "rdempty_eq_comp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015775938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga_gen_inst " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga_gen_inst\"" {  } { { "top_vga_sdram.vhd" "vga_gen_inst" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_cnt vga_gen.vhd(35) " "Verilog HDL or VHDL warning at vga_gen.vhd(35): object \"line_cnt\" assigned a value but never read" {  } { { "vga_gen.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584015776062 "|top_vga_sdram|vga_gen:vga_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_fifo camera_fifo:camera_fifo_inst " "Elaborating entity \"camera_fifo\" for hierarchy \"camera_fifo:camera_fifo_inst\"" {  } { { "top_vga_sdram.vhd" "camera_fifo_inst" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "camera_fifo.vhd" "dcfifo_component" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "camera_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015776445 ""}  } { { "camera_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015776445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_paq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_paq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_paq1 " "Found entity 1: dcfifo_paq1" {  } { { "db/dcfifo_paq1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015776564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015776564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_paq1 camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated " "Elaborating entity \"dcfifo_paq1\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015776700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015776700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_paq1.tdf" "rs_dgwp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015776779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015776779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe5 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe5\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe5" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015776864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015776864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_paq1.tdf" "ws_dgrp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015776941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015776941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe8 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe8\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe8" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015776961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ol84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ol84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ol84 " "Found entity 1: altsyncram_ol84" {  } { { "db/altsyncram_ol84.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_ol84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015783250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015783250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015783481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015783481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_bhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015783651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015783651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_clc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015784283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015784283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015784634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015784634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_79i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015785136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015785136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015785278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015785278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_24j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015785552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015785552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_v8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015785951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015785951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015786084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015786084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015786362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015786362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015786494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015786494 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015787236 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1584015787586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.12.13:23:13 Progress: Loading sld54b5b4fa/alt_sld_fab_wrapper_hw.tcl " "2020.03.12.13:23:13 Progress: Loading sld54b5b4fa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015793074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015796750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015796964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015800801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015800995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015801197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015801431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015801442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015801443 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1584015802191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld54b5b4fa/alt_sld_fab.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015802557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015802557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015802736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015802736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015802778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015802778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015802905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015802905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015803053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015803053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015803053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015803193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015803193 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584015809405 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1584015809405 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1584015809405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015809475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584015809476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584015809476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584015809596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015809596 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1584015810299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584015812995 "|top_vga_sdram|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584015812995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015813402 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "470 " "470 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584015815729 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.map.smsg " "Generated suppressed messages file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015817211 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 145 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 145 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1584015822135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584015822338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584015822338 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1584015822727 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1584015822727 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1584015822742 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1584015822742 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1584015822758 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1584015822758 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1584015822773 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1584015822773 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584015823339 "|top_vga_sdram|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584015823339 "|top_vga_sdram|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584015823339 "|top_vga_sdram|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584015823339 "|top_vga_sdram|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1584015823339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5632 " "Implemented 5632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584015823358 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584015823358 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1584015823358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5049 " "Implemented 5049 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584015823358 ""} { "Info" "ICUT_CUT_TM_RAMS" "466 " "Implemented 466 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1584015823358 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1584015823358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584015823358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584015823468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 13:23:43 2020 " "Processing ended: Thu Mar 12 13:23:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584015823468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584015823468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:11 " "Total CPU time (on all processors): 00:03:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584015823468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584015823468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1584015825457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584015825473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 13:23:44 2020 " "Processing started: Thu Mar 12 13:23:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584015825473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1584015825473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1584015825473 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1584015825811 ""}
{ "Info" "0" "" "Project  = JAC_DE1_SOC_VGA_SDRAM" {  } {  } 0 0 "Project  = JAC_DE1_SOC_VGA_SDRAM" 0 0 "Fitter" 0 0 1584015825811 ""}
{ "Info" "0" "" "Revision = JAC_DE1_SOC_VGA_SDRAM" {  } {  } 0 0 "Revision = JAC_DE1_SOC_VGA_SDRAM" 0 0 "Fitter" 0 0 1584015825811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1584015826217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1584015826220 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "JAC_DE1_SOC_VGA_SDRAM 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"JAC_DE1_SOC_VGA_SDRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1584015826321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584015826397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584015826397 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1584015826537 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1584015826537 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1584015827154 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1584015827192 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1584015828506 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1584015828808 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1584015843831 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1584015844160 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1584015844160 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3186 global CLKCTRL_G7 " "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3186 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1584015844423 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G6 " "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1584015844423 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 106 global CLKCTRL_G5 " "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 106 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1584015844423 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 1 global CLKCTRL_G4 " "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1584015844423 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 886 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 886 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1584015844423 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1584015844423 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1584015844423 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CAM_PCLK~inputCLKENA0 88 global CLKCTRL_G9 " "CAM_PCLK~inputCLKENA0 with 88 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1584015844424 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1584015844424 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1584015844424 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver CAM_PCLK~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver CAM_PCLK~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CAM_PCLK PIN_AK23 " "Refclk input I/O pad CAM_PCLK is placed onto PIN_AK23" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1584015844424 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1584015844424 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1584015844424 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584015844425 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bjs1 " "Entity dcfifo_bjs1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_paq1 " "Entity dcfifo_paq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584015846384 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1584015846384 ""}
{ "Info" "ISTA_SDC_FOUND" "JAC_DE1_SOC_VGA_SDRAM.SDC " "Reading SDC File: 'JAC_DE1_SOC_VGA_SDRAM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1584015846441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "JAC_DE1_SOC_VGA_SDRAM.sdc 9 CLOCK2_50 port " "Ignored filter at JAC_DE1_SOC_VGA_SDRAM.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1584015846442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock JAC_DE1_SOC_VGA_SDRAM.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at JAC_DE1_SOC_VGA_SDRAM.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584015846443 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1584015846443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "JAC_DE1_SOC_VGA_SDRAM.sdc 10 CLOCK3_50 port " "Ignored filter at JAC_DE1_SOC_VGA_SDRAM.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1584015846444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock JAC_DE1_SOC_VGA_SDRAM.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at JAC_DE1_SOC_VGA_SDRAM.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584015846444 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1584015846444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "JAC_DE1_SOC_VGA_SDRAM.sdc 11 CLOCK4_50 port " "Ignored filter at JAC_DE1_SOC_VGA_SDRAM.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1584015846445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock JAC_DE1_SOC_VGA_SDRAM.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at JAC_DE1_SOC_VGA_SDRAM.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584015846445 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1584015846445 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1584015846445 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 24 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 24 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584015846448 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584015846448 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584015846448 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 48 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 48 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584015846448 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584015846448 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1584015846448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1584015846449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "JAC_DE1_SOC_VGA_SDRAM.sdc 90 VGA_BLANK port " "Ignored filter at JAC_DE1_SOC_VGA_SDRAM.sdc(90): VGA_BLANK could not be matched with a port" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1584015846450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay JAC_DE1_SOC_VGA_SDRAM.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at JAC_DE1_SOC_VGA_SDRAM.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584015846451 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1584015846451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay JAC_DE1_SOC_VGA_SDRAM.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at JAC_DE1_SOC_VGA_SDRAM.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584015846451 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1584015846451 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1584015846452 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1584015846461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CAM_PCLK " "Node: CAM_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cam_frame_done CAM_PCLK " "Register cam_frame_done is being clocked by CAM_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584015846517 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1584015846517 "|top_vga_sdram|CAM_PCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584015846533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584015846533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584015846533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584015846533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584015846533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584015846533 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1584015846533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1584015846667 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1584015846672 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.833 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  12.500 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  12.500 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  41.666 u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584015846673 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1584015846673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1584015846949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584015846962 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1584015847063 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1584015847063 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1584015847063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584015847064 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1584015847093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1584015847094 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1584015847107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1584015848448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1584015848462 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1584015848462 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1584015848462 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1584015848462 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1584015848462 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1584015849117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1584015849117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1584015849117 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1584015849117 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584015849117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1584015856465 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1584015859280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584015877665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1584015895976 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1584015907799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584015907799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1584015914397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1584015928675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1584015931948 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1584015931948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1584015951851 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1584015951851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584015951865 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.06 " "Total time spent on timing analysis during the Fitter is 23.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1584015961400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584015961685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584015967476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584015967481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584015972462 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584015988432 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1584015989363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.fit.smsg " "Generated suppressed messages file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1584015990092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7067 " "Peak virtual memory: 7067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584015994564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 13:26:34 2020 " "Processing ended: Thu Mar 12 13:26:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584015994564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584015994564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:02 " "Total CPU time (on all processors): 00:06:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584015994564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1584015994564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1584015996341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584015996357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 13:26:36 2020 " "Processing started: Thu Mar 12 13:26:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584015996357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1584015996357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1584015996357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1584015998576 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1584016010765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584016011647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 13:26:51 2020 " "Processing ended: Thu Mar 12 13:26:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584016011647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584016011647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584016011647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1584016011647 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1584016012565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1584016013648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584016013665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 13:26:52 2020 " "Processing started: Thu Mar 12 13:26:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584016013665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1584016013665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM " "Command: quartus_sta JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1584016013665 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1584016014019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1584016016670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1584016016670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016016753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016016753 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bjs1 " "Entity dcfifo_bjs1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_paq1 " "Entity dcfifo_paq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584016018249 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1584016018249 ""}
{ "Info" "ISTA_SDC_FOUND" "JAC_DE1_SOC_VGA_SDRAM.SDC " "Reading SDC File: 'JAC_DE1_SOC_VGA_SDRAM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1584016018345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "JAC_DE1_SOC_VGA_SDRAM.sdc 9 CLOCK2_50 port " "Ignored filter at JAC_DE1_SOC_VGA_SDRAM.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock JAC_DE1_SOC_VGA_SDRAM.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at JAC_DE1_SOC_VGA_SDRAM.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584016018349 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "JAC_DE1_SOC_VGA_SDRAM.sdc 10 CLOCK3_50 port " "Ignored filter at JAC_DE1_SOC_VGA_SDRAM.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock JAC_DE1_SOC_VGA_SDRAM.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at JAC_DE1_SOC_VGA_SDRAM.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584016018349 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "JAC_DE1_SOC_VGA_SDRAM.sdc 11 CLOCK4_50 port " "Ignored filter at JAC_DE1_SOC_VGA_SDRAM.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock JAC_DE1_SOC_VGA_SDRAM.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at JAC_DE1_SOC_VGA_SDRAM.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584016018350 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018350 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1584016018350 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584016018355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584016018355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584016018355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 48 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 48 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584016018355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1584016018355 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016018355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1584016018356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "JAC_DE1_SOC_VGA_SDRAM.sdc 90 VGA_BLANK port " "Ignored filter at JAC_DE1_SOC_VGA_SDRAM.sdc(90): VGA_BLANK could not be matched with a port" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay JAC_DE1_SOC_VGA_SDRAM.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at JAC_DE1_SOC_VGA_SDRAM.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584016018358 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay JAC_DE1_SOC_VGA_SDRAM.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at JAC_DE1_SOC_VGA_SDRAM.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584016018359 ""}  } { { "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584016018359 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1584016018367 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1584016018386 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CAM_PCLK " "Node: CAM_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|delayed_wrptr_g\[10\] CAM_PCLK " "Register camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|delayed_wrptr_g\[10\] is being clocked by CAM_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584016018448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1584016018448 "|top_vga_sdram|CAM_PCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016018486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016018486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016018486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016018486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016018486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016018486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u2\|nios2_gen2_0\|cpu\|the_NIOS_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u2\|nios2_gen2_0\|cpu\|the_NIOS_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016018486 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1584016018486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016018642 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1584016018650 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1584016018689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1584016019162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1584016019162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.502 " "Worst-case setup slack is -10.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.502            -159.321 clk_vga  " "  -10.502            -159.321 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.618            -238.986 clk_dram  " "   -6.618            -238.986 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -1.922 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.130              -1.922 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.155               0.000 altera_reserved_tck  " "    5.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.166               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.166               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016019168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.426 " "Worst-case hold slack is -0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -6.564 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.426              -6.564 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.327               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 altera_reserved_tck  " "    0.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.908               0.000 clk_vga  " "    3.908               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.122               0.000 clk_dram  " "    4.122               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016019264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.394 " "Worst-case recovery slack is -1.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394             -53.153 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.394             -53.153 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.681               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.681               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.125               0.000 altera_reserved_tck  " "   18.125               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016019293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.667 " "Worst-case removal slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.667               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.843               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 altera_reserved_tck  " "    0.853               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016019324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.416 " "Worst-case minimum pulse width slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.416               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.017               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.017               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.105               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.105               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.762               0.000 altera_reserved_tck  " "   18.762               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.763               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.763               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016019336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016019336 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 96 " "Number of Synchronizer Chains Found: 96" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.604 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.604" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.333 ns " "Worst Case Available Settling Time: 11.333 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016019464 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016019464 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1584016019477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1584016019540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1584016027092 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CAM_PCLK " "Node: CAM_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|delayed_wrptr_g\[10\] CAM_PCLK " "Register camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|delayed_wrptr_g\[10\] is being clocked by CAM_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584016027669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1584016027669 "|top_vga_sdram|CAM_PCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016027698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016027698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016027698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016027698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016027698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016027698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u2\|nios2_gen2_0\|cpu\|the_NIOS_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u2\|nios2_gen2_0\|cpu\|the_NIOS_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016027698 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1584016027698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016027730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1584016027961 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1584016027961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.160 " "Worst-case setup slack is -10.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016027967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016027967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.160            -154.152 clk_vga  " "  -10.160            -154.152 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016027967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.355            -229.296 clk_dram  " "   -6.355            -229.296 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016027967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.110               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016027967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.639               0.000 altera_reserved_tck  " "    5.639               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016027967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.206               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.206               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016027967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016027967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.600 " "Worst-case hold slack is -0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600              -9.240 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.600              -9.240 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.307               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 altera_reserved_tck  " "    0.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.649               0.000 clk_vga  " "    3.649               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.936               0.000 clk_dram  " "    3.936               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016028042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.201 " "Worst-case recovery slack is -1.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201             -39.867 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.201             -39.867 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.013               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.013               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.169               0.000 altera_reserved_tck  " "   18.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016028068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.560               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.790               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 altera_reserved_tck  " "    0.818               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016028099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.416 " "Worst-case minimum pulse width slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.416               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.993               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.993               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.068               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.068               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.730               0.000 altera_reserved_tck  " "   18.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.757               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.757               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016028117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016028117 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 96 " "Number of Synchronizer Chains Found: 96" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.604 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.604" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.304 ns " "Worst Case Available Settling Time: 11.304 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016028254 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016028254 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1584016028263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1584016028595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1584016036022 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CAM_PCLK " "Node: CAM_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|delayed_wrptr_g\[10\] CAM_PCLK " "Register camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|delayed_wrptr_g\[10\] is being clocked by CAM_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584016036608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1584016036608 "|top_vga_sdram|CAM_PCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016036636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016036636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016036636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016036636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016036636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016036636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u2\|nios2_gen2_0\|cpu\|the_NIOS_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u2\|nios2_gen2_0\|cpu\|the_NIOS_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016036636 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1584016036636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016036670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1584016036749 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1584016036749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.143 " "Worst-case setup slack is -6.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.143             -93.090 clk_vga  " "   -6.143             -93.090 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.401            -122.742 clk_dram  " "   -3.401            -122.742 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.104               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.743               0.000 altera_reserved_tck  " "    7.743               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.224               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.224               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016036757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.706               0.000 clk_vga  " "    1.706               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.148               0.000 clk_dram  " "    2.148               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016036834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.120 " "Worst-case recovery slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.120               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.709               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.709               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.292               0.000 altera_reserved_tck  " "   19.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016036867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.438 " "Worst-case removal slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.438               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 altera_reserved_tck  " "    0.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.492               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016036898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.416 " "Worst-case minimum pulse width slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.416               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.132               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.132               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.160               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.160               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.311               0.000 altera_reserved_tck  " "   18.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.881               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.881               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016036913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016036913 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 96 " "Number of Synchronizer Chains Found: 96" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.604 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.604" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.867 ns " "Worst Case Available Settling Time: 11.867 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016037034 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016037034 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1584016037047 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CAM_PCLK " "Node: CAM_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|delayed_wrptr_g\[10\] CAM_PCLK " "Register camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|delayed_wrptr_g\[10\] is being clocked by CAM_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584016037653 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1584016037653 "|top_vga_sdram|CAM_PCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016037686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016037686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016037686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016037686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016037686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016037686 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u2\|nios2_gen2_0\|cpu\|the_NIOS_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u2\|nios2_gen2_0\|cpu\|the_NIOS_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584016037686 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1584016037686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016037726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1584016037802 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1584016037802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.675 " "Worst-case setup slack is -5.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.675             -85.929 clk_vga  " "   -5.675             -85.929 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.095            -111.512 clk_dram  " "   -3.095            -111.512 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.431               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.939               0.000 altera_reserved_tck  " "    8.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.451               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.451               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016037809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.076 " "Worst-case hold slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.868 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.076              -0.868 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 altera_reserved_tck  " "    0.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.391               0.000 clk_vga  " "    1.391               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.868               0.000 clk_dram  " "    1.868               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016037888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.349 " "Worst-case recovery slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.349               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.118               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.118               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.501               0.000 altera_reserved_tck  " "   19.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016037914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.313 " "Worst-case removal slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.423               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016037948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.416 " "Worst-case minimum pulse width slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.416               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.134               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.134               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.157               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.157               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.248               0.000 altera_reserved_tck  " "   18.248               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 u0\|pll_sys_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584016037965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584016037965 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 96 " "Number of Synchronizer Chains Found: 96" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.604 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.604" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.895 ns " "Worst Case Available Settling Time: 11.895 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584016038080 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584016038080 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1584016040656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1584016040658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5454 " "Peak virtual memory: 5454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584016040882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 13:27:20 2020 " "Processing ended: Thu Mar 12 13:27:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584016040882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584016040882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584016040882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1584016040882 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1584016041895 ""}
