Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/justin/Documents/FPGA/Util/uart/uart_rx_byte/test/uart_rx_byte_tb_isim_beh.exe -prj /home/justin/Documents/FPGA/Util/uart/uart_rx_byte/test/uart_rx_byte_tb_beh.prj work.uart_rx_byte_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/justin/Documents/FPGA/Util/uart/uart_rx_byte/test/../uart_rx_byte.v" into library work
WARNING:HDLCompiler:693 - "/home/justin/Documents/FPGA/Util/uart/uart_rx_byte/test/../uart_rx_byte.v" Line 21: Parameter declaration becomes local in uart_rx_byte with formal parameter declaration list
Analyzing Verilog file "/home/justin/Documents/FPGA/Util/uart/uart_rx_byte/test/../uart_rx_byte_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94724 KB
Fuse CPU Usage: 1740 ms
Compiling module uart_rx_byte(CLK_PER_BIT=434)
Compiling module uart_rx_byte_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/justin/Documents/FPGA/Util/uart/uart_rx_byte/test/uart_rx_byte_tb_isim_beh.exe
Fuse Memory Usage: 392772 KB
Fuse CPU Usage: 1760 ms
GCC CPU Usage: 550 ms
