/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: fields.c,v 1.3 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:	fields.c
 * Purpose:	Field definitions, field names
 * Supports:	bcm56218_a0
 */



/****************************************************************
 * 
 * Register field declarations
 * 
 ****************************************************************/

#if defined(BCM_56218_A0)
soc_field_info_t soc_AGINGCTRMEMDEBUGr_fields[] = {
    { CT2f, 1, 4, 0 },
    { CT1f, 1, 3, 0 },
    { CT0f, 1, 2, 0 },
    { SAMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_AGINGEXPMEMDEBUGr_fields[] = {
    { RMf, 1, 1, 0 },
    { CCMf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_AUX_ARB_CONTROLr_fields[] = {
    { CLK_GRANf, 2, 3, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 2, 0 },
    { L2_MOD_FIFO_ENABLEf, 1, 1, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BCAST_BLOCK_MASKr_fields[] = {
    { BLK_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BCAST_BLOCK_MASK_HIr_fields[] = {
    { BLK_BITMAPf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BCAST_STORM_CONTROLr_fields[] = {
    { ENABLEf, 1, 25, 0 },
    { THRESHOLDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKPMETERINGBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { BUCKET_COUNTf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKPMETERINGCONFIGr_fields[] = {
    { IFG_ACCT_SELf, 2, 28, SOCF_LE },
    { BKPDISCARD_ACCT_ENf, 1, 27, 0 },
    { BKPDISCARD_ENf, 1, 26, 0 },
    { REFRESHCOUNTf, 18, 8, SOCF_LE },
    { DISCARD_THDf, 2, 6, SOCF_LE },
    { RESUME_THDf, 2, 4, SOCF_LE },
    { PAUSE_THDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUSr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKPMETERINGDISCSTATUS_HIr_fields[] = {
    { PORT_BITMAPf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKP_DISC_BMAPr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BKP_DISC_BMAP_HIr_fields[] = {
    { PORT_BITMAPf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_CMD_CTRLr_fields[] = {
    { REVIDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 5, 19, SOCF_LE|SOCF_RO|SOCF_RES },
    { GPENf, 3, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 15, SOCF_RO|SOCF_RES },
    { GPOf, 3, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 1, 11, SOCF_RO|SOCF_RES },
    { GPIf, 3, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SOFT_RSTf, 1, 7, SOCF_RES },
    { RESERVED_4f, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { CMD_OSYNCf, 1, 3, SOCF_RES },
    { CMD_ORDYf, 1, 2, SOCF_RO|SOCF_RES },
    { CMD_ISYNCf, 1, 1, SOCF_RES },
    { CMD_IRDYf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_CMD_DATA_INr_fields[] = {
    { CMD_DINf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_CMD_DATA_OUTr_fields[] = {
    { CMD_DINf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_DEV_STATUSr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PROD_CFG_VLDf, 1, 7, SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { KS_ACTIVEf, 1, 5, SOCF_RO|SOCF_RES },
    { INIT_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { INIT_KEYf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BUSYf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_INT_CTRLr_fields[] = {
    { RESERVED_1f, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { INT_SRC_ENf, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRC_SALf, 1, 4, SOCF_RES },
    { RESERVED_3f, 1, 3, SOCF_RO|SOCF_RES },
    { SRC_RDYf, 1, 2, SOCF_RES },
    { SRC_CERRf, 1, 1, SOCF_RES },
    { SRC_CDONEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_PRESCALEr_fields[] = {
    { RESERVED_1f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { PRESCALEf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_PROD_CFGr_fields[] = {
    { PROD_CFGf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_TIMERr_fields[] = {
    { TIME_TICKf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_GLB_UHSM_CFGr_fields[] = {
    { UHSM_CFGf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CBPCELLCRCERRPTRr_fields[] = {
    { ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CBPCELLHDRPARITYERRPTRr_fields[] = {
    { ERROREDNEXTCELLPOINTERf, 14, 14, SOCF_LE|SOCF_RO },
    { ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CCPPARITYERRORPTRr_fields[] = {
    { CCPPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPCONFIGr_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLDr_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPPARITYERRORPTRr_fields[] = {
    { CFAPPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPREADPOINTERr_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMICTXCOSMASKr_fields[] = {
    { CMICTXCOSMASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_CONFIGr_fields[] = {
    { RESERVED_6f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { COS_RX_ENf, 1, 24, 0 },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { I2C_ENf, 1, 11, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { WR_BRST_ENf, 1, 1, 0 },
    { RD_BRST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_COS_CTRL_RXr_fields[] = {
    { CH3_COS_BMPf, 8, 24, SOCF_LE },
    { CH2_COS_BMPf, 8, 16, SOCF_LE },
    { CH1_COS_BMPf, 8, 8, SOCF_LE },
    { CH0_COS_BMPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_DEV_REV_IDr_fields[] = {
    { RESERVED_1f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_DMA_CTRLr_fields[] = {
    { CH3_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 31, SOCF_RO },
    { RESERVED_3_CH3f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH3f, 1, 28, SOCF_RO|SOCF_RES },
    { CH3_SEL_INTR_ON_DESC_OR_PKTf, 1, 27, 0 },
    { CH3_ABORT_DMAf, 1, 26, 0 },
    { RESERVED_1_CH3f, 1, 25, SOCF_RO|SOCF_RES },
    { CH3_DIRECTIONf, 1, 24, 0 },
    { CH2_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 23, SOCF_RO },
    { RESERVED_3_CH2f, 2, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH2f, 1, 20, SOCF_RO|SOCF_RES },
    { CH2_SEL_INTR_ON_DESC_OR_PKTf, 1, 19, 0 },
    { CH2_ABORT_DMAf, 1, 18, 0 },
    { RESERVED_1_CH2f, 1, 17, SOCF_RO|SOCF_RES },
    { CH2_DIRECTIONf, 1, 16, 0 },
    { CH1_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 15, SOCF_RO },
    { RESERVED_3_CH1f, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH1f, 1, 12, SOCF_RO|SOCF_RES },
    { CH1_SEL_INTR_ON_DESC_OR_PKTf, 1, 11, 0 },
    { CH1_ABORT_DMAf, 1, 10, 0 },
    { RESERVED_1_CH1f, 1, 9, SOCF_RO|SOCF_RES },
    { CH1_DIRECTIONf, 1, 8, 0 },
    { CH0_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 7, SOCF_RO },
    { RESERVED_3_CH0f, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2_CH0f, 1, 4, SOCF_RO|SOCF_RES },
    { CH0_SEL_INTR_ON_DESC_OR_PKTf, 1, 3, 0 },
    { CH0_ABORT_DMAf, 1, 2, 0 },
    { RESERVED_1_CH0f, 1, 1, SOCF_RO|SOCF_RES },
    { CH0_DIRECTIONf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_DMA_DESC0r_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_DMA_STATr_fields[] = {
    { PCI_FATAL_ERRf, 5, 27, SOCF_LE|SOCF_RO },
    { PCI_PARITY_ERRf, 5, 22, SOCF_LE|SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO },
    { STATS_DMA_ACTIVEf, 1, 17, SOCF_RO },
    { STATS_DMA_ERRORf, 1, 16, SOCF_RO },
    { TX_DMA_ABORT_NEEDS_CLEANUPf, 1, 15, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 14, SOCF_RO },
    { STATS_DMA_OPN_COMPLETEf, 1, 13, SOCF_RO },
    { DMA_RESETf, 1, 12, SOCF_RO },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { CH3_DMA_ENf, 1, 3, 0 },
    { CH2_DMA_ENf, 1, 2, 0 },
    { CH1_DMA_ENf, 1, 1, 0 },
    { CH0_DMA_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SELr_fields[] = {
    { BYTELANE3f, 8, 24, SOCF_LE },
    { BYTELANE2f, 8, 16, SOCF_LE },
    { BYTELANE1f, 8, 8, SOCF_LE },
    { BYTELANE0f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_GFPORT_CLOCK_CONFIGr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RES },
    { GFPORT_CLOCK_CONFIGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_I2C_CTRLr_fields[] = {
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { INT_ENf, 1, 7, 0 },
    { BUS_ENf, 1, 6, 0 },
    { MM_STRTf, 1, 5, 0 },
    { MM_STPf, 1, 4, 0 },
    { INT_FLAGf, 1, 3, 0 },
    { AAAKf, 1, 2, 0 },
    { RESERVED_1f, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_I2C_DATAr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { DATAf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_I2C_RESETr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_ADDRr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { ADDRf, 7, 1, SOCF_LE },
    { GEN_CALL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_XADDRr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { ADDRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_I2C_STATr_fields[] = {
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { CONDf, 5, 3, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_IRQ_MASKr_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { HSE_CMDMEM_DONEf, 1, 27, 0 },
    { CSE_CMDMEM_DONEf, 1, 26, 0 },
    { BSE_CMDMEM_DONEf, 1, 25, 0 },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, 0 },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_IRQ_STATr_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { HSE_CMDMEM_DONEf, 1, 27, SOCF_RO },
    { CSE_CMDMEM_DONEf, 1, 26, SOCF_RO },
    { BSE_CMDMEM_DONEf, 1, 25, SOCF_RO },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRLr_fields[] = {
    { LEDUP_SKIP_SCAN_INf, 1, 3, SOCF_SC },
    { LEDUP_SKIP_PROCESSORf, 1, 2, SOCF_SC },
    { LEDUP_SKIP_SCAN_OUTf, 1, 1, SOCF_SC },
    { LEDUP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LEDUP_DATA_RAMr_fields[] = {
    { DATAf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LEDUP_STATUSr_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, 0 },
    { LEDUP_RUNNINGf, 1, 8, 0 },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_10f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_15f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_25f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_30f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_35f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_45f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_50f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9r_fields[] = {
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_LINK_STATr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_ADDRESSr_fields[] = {
    { RESERVED_1f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_fields[] = {
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_fields[] = {
    { PHY_ID_15f, 5, 24, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_12f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_fields[] = {
    { PHY_ID_19f, 5, 24, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_16f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_fields[] = {
    { PHY_ID_23f, 5, 24, SOCF_LE },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { PHY_ID_20f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_fields[] = {
    { PHY_ID_27f, 5, 24, SOCF_LE },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { PHY_ID_24f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_fields[] = {
    { PHY_ID_31f, 5, 24, SOCF_LE },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { PHY_ID_28f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_fields[] = {
    { PHY_ID_35f, 5, 24, SOCF_LE },
    { PHY_ID_34f, 5, 16, SOCF_LE },
    { PHY_ID_33f, 5, 8, SOCF_LE },
    { PHY_ID_32f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_fields[] = {
    { PHY_ID_39f, 5, 24, SOCF_LE },
    { PHY_ID_38f, 5, 16, SOCF_LE },
    { PHY_ID_37f, 5, 8, SOCF_LE },
    { PHY_ID_36f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_fields[] = {
    { PHY_ID_3f, 5, 24, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_0f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_fields[] = {
    { PHY_ID_43f, 5, 24, SOCF_LE },
    { PHY_ID_42f, 5, 16, SOCF_LE },
    { PHY_ID_41f, 5, 8, SOCF_LE },
    { PHY_ID_40f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_fields[] = {
    { PHY_ID_47f, 5, 24, SOCF_LE },
    { PHY_ID_46f, 5, 16, SOCF_LE },
    { PHY_ID_45f, 5, 8, SOCF_LE },
    { PHY_ID_44f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_fields[] = {
    { PHY_ID_51f, 5, 24, SOCF_LE },
    { PHY_ID_50f, 5, 16, SOCF_LE },
    { PHY_ID_49f, 5, 8, SOCF_LE },
    { PHY_ID_48f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_fields[] = {
    { PHY_ID_55f, 5, 24, SOCF_LE },
    { PHY_ID_54f, 5, 16, SOCF_LE },
    { PHY_ID_53f, 5, 8, SOCF_LE },
    { PHY_ID_52f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_fields[] = {
    { PHY_ID_59f, 5, 24, SOCF_LE },
    { PHY_ID_58f, 5, 16, SOCF_LE },
    { PHY_ID_57f, 5, 8, SOCF_LE },
    { PHY_ID_56f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_fields[] = {
    { PHY_ID_63f, 5, 24, SOCF_LE },
    { PHY_ID_62f, 5, 16, SOCF_LE },
    { PHY_ID_61f, 5, 8, SOCF_LE },
    { PHY_ID_60f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_fields[] = {
    { PHY_ID_7f, 5, 24, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_4f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_INT_SEL_MAPr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_PARAMr_fields[] = {
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { RESERVED_2f, 5, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { INTERNAL_SELf, 1, 23, 0 },
    { HG_SELf, 1, 22, 0 },
    { C45_SELf, 1, 21, 0 },
    { PHY_IDf, 5, 16, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_PORT_TYPE_MAPr_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_MIIM_READ_DATAr_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_COSr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { COSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_COUNT_FROMCPUr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_CTRLr_fields[] = {
    { LMAC1_MATCHf, 1, 5, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { VLAN_MATCHf, 1, 3, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_ETHER_SIGr_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE },
    { SIGNATUREf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_LMAC0_HIr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { MAC0_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_LMAC0_LOr_fields[] = {
    { MAC0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_LMAC1_HIr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { MAC1_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_LMAC1_LOr_fields[] = {
    { MAC1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_PORTSr_fields[] = {
    { PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_PORTS_HIr_fields[] = {
    { PORTS_HIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_REASONr_fields[] = {
    { REASONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_RMACr_fields[] = {
    { MAC_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_RMAC_HIr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { MAC_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_RMH0r_fields[] = {
    { MH0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_RMH1r_fields[] = {
    { MH1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_RMH2r_fields[] = {
    { MH2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_VLANr_fields[] = {
    { TPIDf, 16, 16, SOCF_LE },
    { VLAN_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_RATE_ADJUSTr_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_I2Cr_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAPr_fields[] = {
    { RING_NUM_SBUS_ID_15f, 2, 30, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 2, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 2, 26, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 2, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 2, 22, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 2, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 2, 18, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 2, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 2, 14, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 2, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 2, 10, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 2, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 2, 6, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 2, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 2, 2, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUTr_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRLr_fields[] = {
    { RESERVED_6f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { RESERVED_5f, 1, 20, SOCF_RO|SOCF_RES },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { RESERVED_4f, 1, 15, SOCF_RO|SOCF_RES },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SCHAN_ERRr_fields[] = {
    { OP_CODEf, 6, 26, SOCF_LE },
    { DST_PORTf, 6, 20, SOCF_LE },
    { SRC_PORTf, 6, 14, SOCF_LE },
    { DATA_LENf, 7, 7, SOCF_LE },
    { ERRBITf, 1, 6, 0 },
    { ERR_CODEf, 2, 4, SOCF_LE },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { NACKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SCHAN_MESSAGEr_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CFGr_fields[] = {
    { RESERVED_2f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_MODULO_COUNTf, 6, 22, SOCF_LE },
    { ORDERf, 1, 21, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { RESERVED_1f, 12, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { ERRORf, 1, 3, 0 },
    { DONEf, 1, 2, 0 },
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_ENTRY_COUNTr_fields[] = {
    { RESERVED_1f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { COUNTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REGr_fields[] = {
    { RESERVED_1f, 21, 11, SOCF_LE|SOCF_RES },
    { CMIC_BSAFE_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_XG_PLL_RST_Lf, 1, 9, 0 },
    { CMIC_EP_RST_Lf, 1, 8, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_G2P51_RST_Lf, 1, 5, 0 },
    { CMIC_G2P50_RST_Lf, 1, 4, 0 },
    { CMIC_GX2_RST_Lf, 1, 3, 0 },
    { CMIC_GX12_RST_Lf, 1, 2, 0 },
    { CMIC_FP_RST_Lf, 1, 1, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_15_8r_fields[] = {
    { SBUS_BLKNUM_15f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_14f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_13f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_12f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_11f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_10f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_9f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_23_16r_fields[] = {
    { SBUS_BLKNUM_23f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_22f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_21f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_20f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_19f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_18f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_17f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_16f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_31_24r_fields[] = {
    { SBUS_BLKNUM_31f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_30f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_29f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_28f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_27f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_26f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_25f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_24f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_32r_fields[] = {
    { SBUS_BLKNUM_39f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_38f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_37f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_36f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_35f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_34f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_33f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_32f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_47_40r_fields[] = {
    { SBUS_BLKNUM_47f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_46f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_45f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_44f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_43f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_42f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_41f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_40f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_55_48r_fields[] = {
    { SBUS_BLKNUM_55f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_54f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_53f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_52f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_51f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_50f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_49f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_48f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_63_56r_fields[] = {
    { SBUS_BLKNUM_63f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_62f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_61f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_60f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_59f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_58f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_57f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_56f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_7_0r_fields[] = {
    { SBUS_BLKNUM_7f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_6f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_5f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_4f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_3f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_2f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_1f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_CURRENTr_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFGr_fields[] = {
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { EGR_ETH_BLK_NUMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFGr_fields[] = {
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { ING_ETH_BLK_NUMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFGr_fields[] = {
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8r_fields[] = {
    { SBUS_PORTNUM_11f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_10f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_9f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_8f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12r_fields[] = {
    { SBUS_PORTNUM_15f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_14f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_13f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_12f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16r_fields[] = {
    { SBUS_PORTNUM_19f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_18f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_17f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_16f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20r_fields[] = {
    { SBUS_PORTNUM_23f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_22f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_21f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_20f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24r_fields[] = {
    { SBUS_PORTNUM_27f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_26f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_25f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_24f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28r_fields[] = {
    { SBUS_PORTNUM_31f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_30f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_29f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_28f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32r_fields[] = {
    { SBUS_PORTNUM_35f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_34f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_33f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_32f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36r_fields[] = {
    { SBUS_PORTNUM_39f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_38f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_37f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_36f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0r_fields[] = {
    { SBUS_PORTNUM_3f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_2f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_1f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40r_fields[] = {
    { SBUS_PORTNUM_43f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_42f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_41f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_40f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44r_fields[] = {
    { SBUS_PORTNUM_47f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_46f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_45f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_44f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48r_fields[] = {
    { SBUS_PORTNUM_51f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_50f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_49f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_48f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52r_fields[] = {
    { SBUS_PORTNUM_55f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_54f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_53f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_52f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56r_fields[] = {
    { SBUS_PORTNUM_59f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_58f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_57f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_56f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60r_fields[] = {
    { SBUS_PORTNUM_63f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_62f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_61f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_60f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4r_fields[] = {
    { SBUS_PORTNUM_7f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_6f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_5f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_4f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUPr_fields[] = {
    { ENf, 1, 31, 0 },
    { E_Tf, 1, 30, 0 },
    { TIME_VALf, 14, 16, SOCF_LE },
    { RESERVED_1f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_STRAP_OPTIONSr_fields[] = {
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { STRAP_OPTIONSf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLEr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_FEATURE_ENf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields[] = {
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { BEAT_COUNTf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFGr_fields[] = {
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { BEATSf, 5, 16, SOCF_LE },
    { RESERVED_1f, 12, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { ERRORf, 1, 3, 0 },
    { DONEf, 1, 2, 0 },
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_TAP_CONTROLr_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { TDOf, 1, 4, SOCF_RO },
    { TRSTf, 1, 3, 0 },
    { TCKf, 1, 2, 0 },
    { TMSf, 1, 1, 0 },
    { TDIf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_XGXS_MDIO_CONFIG_0r_fields[] = {
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES },
    { MD_STf, 1, 13, 0 },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1r_fields[] = {
    { PLL_CONTROL_31_14f, 18, 14, SOCF_LE },
    { RESETf, 1, 20, 0 },
    { PLL_CONTROL_13f, 1, 13, SOCF_RES },
    { PLL_CONTROL_12f, 1, 12, SOCF_RES },
    { PLL_CONTROL_11f, 1, 11, SOCF_RES },
    { PLL_CONTROL_10f, 1, 10, SOCF_RES },
    { PLL_CONTROL_9_1f, 9, 1, SOCF_LE },
    { SEL_DIFF_CLOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_2r_fields[] = {
    { CMIC_XG_PLL_LOCKf, 1, 31, SOCF_RO },
    { PLL_STATUSf, 18, 13, SOCF_LE|SOCF_RO },
    { PLL_SM_FREQ_PASSf, 1, 14, SOCF_RO },
    { XGPLL_CONTROL_PWRDN_INDEXf, 1, 12, 0 },
    { PLL_CONTROL_43_32f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT0r_fields[] = {
    { CNGPKTSETLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT1r_fields[] = {
    { CNGPKTSETLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CNGDROPCOUNT0r_fields[] = {
    { DROPPKTCOUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CNG_MAPr_fields[] = {
    { CFI1_CNGf, 2, 18, SOCF_LE },
    { CFI0_CNGf, 2, 16, SOCF_LE },
    { PRIORITY7_CNGf, 2, 14, SOCF_LE },
    { PRIORITY6_CNGf, 2, 12, SOCF_LE },
    { PRIORITY5_CNGf, 2, 10, SOCF_LE },
    { PRIORITY4_CNGf, 2, 8, SOCF_LE },
    { PRIORITY3_CNGf, 2, 6, SOCF_LE },
    { PRIORITY2_CNGf, 2, 4, SOCF_LE },
    { PRIORITY1_CNGf, 2, 2, SOCF_LE },
    { PRIORITY0_CNGf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_COSLCCOUNTr_fields[] = {
    { LCCOUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_COSPKTCOUNTr_fields[] = {
    { PKTCOUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_COS_SELr_fields[] = {
    { COS7f, 3, 21, SOCF_LE },
    { COS6f, 3, 18, SOCF_LE },
    { COS5f, 3, 15, SOCF_LE },
    { COS4f, 3, 12, SOCF_LE },
    { COS3f, 3, 9, SOCF_LE },
    { COS2f, 3, 6, SOCF_LE },
    { COS1f, 3, 3, SOCF_LE },
    { COS0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_COS_SEL_2r_fields[] = {
    { COS15f, 3, 21, SOCF_LE },
    { COS14f, 3, 18, SOCF_LE },
    { COS13f, 3, 15, SOCF_LE },
    { COS12f, 3, 12, SOCF_LE },
    { COS11f, 3, 9, SOCF_LE },
    { COS10f, 3, 6, SOCF_LE },
    { COS9f, 3, 3, SOCF_LE },
    { COS8f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CPU_CONTROL_1r_fields[] = {
    { MACLMT_STNMV_TOCPUf, 1, 27, 0 },
    { NIP_L3ERR_TOCPUf, 1, 26, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 25, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 23, 0 },
    { IPMC_TUNNEL_TO_CPUf, 1, 22, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CPU_CONTROL_2r_fields[] = {
    { CPU_MIRROR_PRIORITYf, 4, 28, SOCF_LE },
    { CPU_ICMP_REDIRECT_PRIORITYf, 4, 24, SOCF_LE },
    { CPU_FPCOPY_PRIORITYf, 4, 20, SOCF_LE },
    { CPU_MTUFAIL_PRIORITYf, 4, 16, SOCF_LE },
    { CPU_DEFAULT_PRIORITYf, 4, 12, SOCF_LE },
    { CPU_SFLOW_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 4, 4, SOCF_LE },
    { CPU_MH_CONTROL_PRIORITYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CPU_CONTROL_3r_fields[] = {
    { CPU_MAC_LIMIT_PRIORITYf, 4, 28, SOCF_LE },
    { CPU_PROTO_BPDU_PRIORITYf, 4, 24, SOCF_LE },
    { CPU_PROTO_ARP_PRIORITYf, 4, 20, SOCF_LE },
    { CPU_PROTO_IGMP_PRIORITYf, 4, 16, SOCF_LE },
    { CPU_PROTO_DHCP_PRIORITYf, 4, 12, SOCF_LE },
    { CPU_PROTO_IPMC_RESERVED_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_PROTO_IP_OPTIONS_PRIORITYf, 4, 4, SOCF_LE },
    { CPU_PROTO_EXCEPTIONS_PRIORITYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CPU_PRIORITY_SELr_fields[] = {
    { PRI7f, 4, 28, SOCF_LE },
    { PRI6f, 4, 24, SOCF_LE },
    { PRI5f, 4, 20, SOCF_LE },
    { PRI4f, 4, 16, SOCF_LE },
    { PRI3f, 4, 12, SOCF_LE },
    { PRI2f, 4, 8, SOCF_LE },
    { PRI1f, 4, 4, SOCF_LE },
    { PRI0f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CPU_PRIORITY_SEL_2r_fields[] = {
    { PRI15f, 4, 28, SOCF_LE },
    { PRI14f, 4, 24, SOCF_LE },
    { PRI13f, 4, 20, SOCF_LE },
    { PRI12f, 4, 16, SOCF_LE },
    { PRI11f, 4, 12, SOCF_LE },
    { PRI10f, 4, 8, SOCF_LE },
    { PRI9f, 4, 4, SOCF_LE },
    { PRI8f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_DOS_CONTROLr_fields[] = {
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 31, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 30, 0 },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 29, 0 },
    { MIN_TCPHDR_SIZEf, 8, 21, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 16, 5, SOCF_LE },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 3, 0 },
    { RESERVED2f, 1, 2, SOCF_RES },
    { RESERVED1f, 1, 1, SOCF_RES },
    { RESERVED0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_DOS_CONTROL_2r_fields[] = {
    { ICMP_FRAG_PKTS_ENABLEf, 1, 24, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 23, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 22, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 21, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 20, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 19, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 18, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 17, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 16, 0 },
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_DYNCELLCOUNTr_fields[] = {
    { DYNAMICCELLCOUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_DYNCELLLIMITr_fields[] = {
    { DYNCELLRESETLIMITf, 12, 12, SOCF_LE },
    { DYNCELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGRDROPPKTCOUNTr_fields[] = {
    { DROPPEDPKTCOUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGRESSCELLREQUESTCOUNTr_fields[] = {
    { REQUESTCOUNTf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGRMETERINGBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGRMETERINGCONFIGr_fields[] = {
    { REFRESHf, 18, 4, SOCF_LE },
    { THD_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGRTXPKTCTRr_fields[] = {
    { TXPKTCOUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGRTXPKTCTRCONFIGr_fields[] = {
    { TXPKTCOUNT_SELf, 2, 15, SOCF_LE },
    { TXCOSNUMf, 3, 12, SOCF_LE },
    { TXIPORTNUMf, 6, 6, SOCF_LE },
    { TXEPORTNUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_CONFIGr_fields[] = {
    { INNER_TPIDf, 16, 15, SOCF_LE },
    { LEARN_VIDf, 12, 3, SOCF_LE },
    { USE_LEARN_VIDf, 1, 2, 0 },
    { CFI_AS_CNGf, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_CONFIG_1r_fields[] = {
    { BPDU_INVALID_VLAN_DROPf, 1, 8, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 7, 0 },
    { MIRROR_INVALID_VLAN_DROPf, 1, 6, 0 },
    { RESERVED_5_4f, 2, 4, SOCF_LE|SOCF_RES },
    { MH_PFMf, 2, 2, SOCF_LE },
    { FORCE_STATIC_MH_PFMf, 1, 1, 0 },
    { RING_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_DBGr_fields[] = {
    { ALWAYS_CRC_REGENf, 1, 2, 0 },
    { DISABLE_CRC_REGENf, 1, 1, 0 },
    { RESURRECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_ENABLEr_fields[] = {
    { PRT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_EVENT_DEBUGr_fields[] = {
    { TSIPLf, 1, 20, 0 },
    { TMIRRf, 1, 19, 0 },
    { TPKTDf, 1, 18, 0 },
    { TL2MCDf, 1, 17, 0 },
    { TAGEDf, 1, 16, 0 },
    { TSTGDf, 1, 15, 0 },
    { TVXLTMDf, 1, 14, 0 },
    { TVLANDf, 1, 13, 0 },
    { TVLANf, 1, 12, 0 },
    { TCFIDf, 1, 11, 0 },
    { TTTLDf, 1, 10, 0 },
    { TTNLEf, 1, 9, 0 },
    { TTNLf, 1, 8, 0 },
    { TIPMCD6f, 1, 7, 0 },
    { TGIPMC6f, 1, 6, 0 },
    { TIPD6f, 1, 5, 0 },
    { TGIP6f, 1, 4, 0 },
    { TIPMCD4f, 1, 3, 0 },
    { TGIPMC4f, 1, 2, 0 },
    { TIPD4f, 1, 1, 0 },
    { TGIP4f, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_HW_RESET_CONTROL_0r_fields[] = {
    { START_ADDRESSf, 20, 6, SOCF_LE },
    { STAGE_NUMBERf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_HW_RESET_CONTROL_1r_fields[] = {
    { DONEf, 1, 18, SOCF_RES },
    { VALIDf, 1, 17, 0 },
    { RESET_ALLf, 1, 16, 0 },
    { COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_MC_CONTROL_1r_fields[] = {
    { HIGIG2_BC_BASE_OFFSETf, 16, 16, SOCF_LE },
    { HIGIG2_BC_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_MC_CONTROL_2r_fields[] = {
    { HIGIG2_MC_BASE_OFFSETf, 16, 16, SOCF_LE },
    { HIGIG2_MC_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_MMU_REQUESTSr_fields[] = {
    { OUTSTANDING_PORT_REQUESTSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_MTU_SIZEr_fields[] = {
    { MTU_SIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_PORTr_fields[] = {
    { MY_MODIDf, 4, 9, SOCF_LE },
    { EM_SRCMOD_CHANGEf, 1, 8, 0 },
    { CFIf, 4, 4, SOCF_LE },
    { PRESERVE_CPU_TAGf, 1, 3, 0 },
    { EN_EFILTERf, 1, 2, SOCF_RES },
    { NNI_PORTf, 1, 1, 0 },
    { PORT_TYPEf, 2, 0, SOCF_LE },
    { HIGIG_PACKETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_PORT_L3UC_MODSr_fields[] = {
    { L3_UC_VLAN_DISABLEf, 1, 3, 0 },
    { L3_UC_TTL_DISABLEf, 1, 2, 0 },
    { L3_UC_DA_DISABLEf, 1, 1, 0 },
    { L3_UC_SA_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_Q_BEGINr_fields[] = {
    { QBUSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_Q_ENDr_fields[] = {
    { QBUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_RSPAN_VLAN_TAGr_fields[] = {
    { TAGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_SHAPING_CONTROLr_fields[] = {
    { PACKET_IFG_BYTESf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_TUNNEL_CONTROLr_fields[] = {
    { START_IPV4_IDf, 16, 16, SOCF_LE|SOCF_RO },
    { IPV4_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_TUNNEL_ID_MASKr_fields[] = {
    { IPV4_ID_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_TUNNEL_PIMDR1_CFG0r_fields[] = {
    { MS_PIMSM_HDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_TUNNEL_PIMDR1_CFG1r_fields[] = {
    { LS_PIMSM_HDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_VLAN_CONTROL_1r_fields[] = {
    { OUTER_TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EMIRROR_CONTROL_HIr_fields[] = {
    { BITMAPf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_EPC_LINK_BMAP_HIr_fields[] = {
    { PORT_BITMAPf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ESA0r_fields[] = {
    { STAD0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_CLRTr_fields[] = {
    { COL_WINf, 6, 8, SOCF_LE },
    { RETRYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_EXCESSIVE_DEFER_LIMITr_fields[] = {
    { LIMITf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_IPGRr_fields[] = {
    { IPGR1f, 7, 8, SOCF_LE },
    { IPGR2f, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_IPGTr_fields[] = {
    { IPGTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_MAC1r_fields[] = {
    { SRSTf, 1, 15, 0 },
    { RST_SIMf, 1, 14, 0 },
    { R_RNG_GATEf, 1, 13, 0 },
    { R_EXTEND_RANDOM_NUMBER_GENERATORf, 1, 12, 0 },
    { HRRFNf, 1, 10, 0 },
    { HRTFNf, 1, 8, 0 },
    { LBACKf, 1, 4, 0 },
    { TX_PAUf, 1, 3, 0 },
    { RX_PAUf, 1, 2, 0 },
    { PASSALLf, 1, 1, 0 },
    { RX_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_MAC2r_fields[] = {
    { EXC_DEFf, 1, 14, 0 },
    { BP_NO_BOFFf, 1, 13, 0 },
    { NO_BOFFf, 1, 12, 0 },
    { LONG_PREf, 1, 9, 0 },
    { PURE_PADf, 1, 8, 0 },
    { AUTO_PADf, 1, 7, 0 },
    { VLAN_PADf, 1, 6, 0 },
    { PAD_ENf, 1, 5, 0 },
    { CRC_ENf, 1, 4, 0 },
    { DEL_CRCf, 1, 3, 0 },
    { HUGE_FRf, 1, 2, 0 },
    { LG_CHKf, 1, 1, 0 },
    { FULL_DUPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_MAXFr_fields[] = {
    { MAXFRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_SUPPr_fields[] = {
    { PHYMODf, 1, 12, 0 },
    { SPEEDf, 1, 8, 0 },
    { BIT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FE_TESTr_fields[] = {
    { TEST_BACKf, 1, 2, 0 },
    { TEST_PAUSEf, 1, 1, 0 },
    { SHORT_QNTAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_ENABLEr_fields[] = {
    { FP_CAM_DEBUG_ENABLE_SLICE_7f, 1, 15, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_6f, 1, 14, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_5f, 1, 13, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_4f, 1, 12, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_3f, 1, 11, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_2f, 1, 10, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_1f, 1, 9, SOCF_RES },
    { FP_CAM_DEBUG_ENABLE_SLICE_0f, 1, 8, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_7f, 1, 7, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_6f, 1, 6, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_5f, 1, 5, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_4f, 1, 4, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_3f, 1, 3, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_2f, 1, 2, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_1f, 1, 1, SOCF_RES },
    { FP_CAM_BIST_ENABLE_SLICE_0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S10_STATUSr_fields[] = {
    { FP_CAM_S10_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S12_STATUSr_fields[] = {
    { FP_CAM_S12_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S14_STATUSr_fields[] = {
    { FP_CAM_S14_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S15_STATUSr_fields[] = {
    { FP_CAM_S15_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S2_STATUSr_fields[] = {
    { FP_CAM_S2_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S3_STATUSr_fields[] = {
    { FP_CAM_S3_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S5_STATUSr_fields[] = {
    { FP_CAM_S5_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S6_STATUSr_fields[] = {
    { FP_CAM_S6_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_S8_STATUSr_fields[] = {
    { FP_CAM_S8_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_BIST_STATUSr_fields[] = {
    { FP_CAM_BIST_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { FP_CAM_BIST_GOf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_CONTROL_LOWERr_fields[] = {
    { FP_CAM_BIST_SKIP_COUNTf, 8, 24, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_7f, 3, 21, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_6f, 3, 18, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_5f, 3, 15, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_4f, 3, 12, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_3f, 3, 9, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_2f, 3, 6, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_1f, 3, 3, SOCF_LE|SOCF_RES },
    { FP_CAM_CONTROL_SLICE_0f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_DEBUG_DATA_0r_fields[] = {
    { LOAD_DATAf, 32, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_DEBUG_DATA_5r_fields[] = {
    { LOAD_DATAf, 26, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_CAM_DEBUG_SENDr_fields[] = {
    { LOAD_DATAf, 1, 0, SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_SLICE_CONFIGr_fields[] = {
    { SLICE_7_MODEf, 1, 14, SOCF_RES },
    { SLICE_6_MODEf, 2, 12, SOCF_LE|SOCF_RES },
    { SLICE_5_MODEf, 2, 10, SOCF_LE|SOCF_RES },
    { SLICE_4_MODEf, 2, 8, SOCF_LE|SOCF_RES },
    { SLICE_3_MODEf, 1, 6, SOCF_RES },
    { SLICE_2_MODEf, 2, 4, SOCF_LE|SOCF_RES },
    { SLICE_1_MODEf, 2, 2, SOCF_LE|SOCF_RES },
    { SLICE_0_MODEf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_SLICE_ENABLEr_fields[] = {
    { FP_LOOKUP_ENABLE_SLICE_7f, 1, 15, 0 },
    { FP_LOOKUP_ENABLE_SLICE_6f, 1, 14, 0 },
    { FP_LOOKUP_ENABLE_SLICE_5f, 1, 13, 0 },
    { FP_LOOKUP_ENABLE_SLICE_4f, 1, 12, 0 },
    { FP_LOOKUP_ENABLE_SLICE_3f, 1, 11, 0 },
    { FP_LOOKUP_ENABLE_SLICE_2f, 1, 10, 0 },
    { FP_LOOKUP_ENABLE_SLICE_1f, 1, 9, 0 },
    { FP_LOOKUP_ENABLE_SLICE_0f, 1, 8, 0 },
    { FP_SLICE_ENABLE_SLICE_7f, 1, 7, 0 },
    { FP_SLICE_ENABLE_SLICE_6f, 1, 6, 0 },
    { FP_SLICE_ENABLE_SLICE_5f, 1, 5, 0 },
    { FP_SLICE_ENABLE_SLICE_4f, 1, 4, 0 },
    { FP_SLICE_ENABLE_SLICE_3f, 1, 3, 0 },
    { FP_SLICE_ENABLE_SLICE_2f, 1, 2, 0 },
    { FP_SLICE_ENABLE_SLICE_1f, 1, 1, 0 },
    { FP_SLICE_ENABLE_SLICE_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GE0_GBODE_CELL_CNTr_fields[] = {
    { CELL_CNTf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GE0_GBODE_CELL_REQ_CNTr_fields[] = {
    { REQ_CNTf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GE0_GBOD_OVRFLWr_fields[] = {
    { OVRFLWf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GE_EGR_PKT_DROP_CTLr_fields[] = {
    { FLUSHf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GE_PORT_CONFIGr_fields[] = {
    { CLK_OUT_ENf, 1, 5, 0 },
    { SGN_DET_SELf, 1, 4, 0 },
    { MAC_CRS_SELf, 1, 3, 0 },
    { SPEED_SELECTf, 2, 1, SOCF_LE },
    { JAM_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GMACC0r_fields[] = {
    { SRSTf, 1, 31, 0 },
    { L10Bf, 1, 9, 0 },
    { L32Bf, 1, 8, 0 },
    { TMDSf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GMACC1r_fields[] = {
    { TXEN0f, 1, 30, 0 },
    { RXEN0f, 1, 28, 0 },
    { DCRC12f, 2, 22, SOCF_LE },
    { GLVRf, 1, 19, 0 },
    { MIFGf, 3, 16, SOCF_LE },
    { LONGPf, 1, 12, 0 },
    { PARFf, 1, 11, 0 },
    { FCRXf, 1, 10, 0 },
    { FCTXf, 1, 9, 0 },
    { PUREPf, 1, 8, 0 },
    { JUMBOf, 1, 7, 0 },
    { HUGENf, 1, 6, 0 },
    { FLCHKf, 1, 5, 0 },
    { CRCENf, 1, 4, 0 },
    { ADPADf, 1, 3, 0 },
    { VLPADf, 1, 2, 0 },
    { PADENf, 1, 1, 0 },
    { FULLDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GMACC2r_fields[] = {
    { IPGTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPCSCr_fields[] = {
    { RCSELf, 1, 2, 0 },
    { EWRAPf, 1, 1, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_CNTMAXSIZEr_fields[] = {
    { CNTMAXSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_CONFIGr_fields[] = {
    { DROP_ON_WRONG_SOP_EN_S1f, 1, 9, SOCF_RES },
    { DROP_ON_WRONG_SOP_EN_S0f, 1, 8, SOCF_RES },
    { PLL_MODE_DEF_S1f, 1, 7, SOCF_RES },
    { PLL_MODE_DEF_S0f, 1, 6, SOCF_RES },
    { SEL_LCPLL_S1f, 1, 5, SOCF_RES },
    { SEL_LCPLL_S0f, 1, 4, SOCF_RES },
    { HGIG2_EN_S1f, 1, 3, SOCF_RES },
    { HGIG2_EN_S0f, 1, 2, SOCF_RES },
    { CLR_CNTf, 1, 1, SOCF_RES },
    { GPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_DROP_ON_WRONG_SOP_S0_CNTr_fields[] = {
    { S0_CNTf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_DROP_ON_WRONG_SOP_S1_CNTr_fields[] = {
    { S1_CNTf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_RSV_MASKr_fields[] = {
    { MASKf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_SOP_S0r_fields[] = {
    { K_SOP_S0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_SOP_S1r_fields[] = {
    { K_SOP_S1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GPORT_TPIDr_fields[] = {
    { TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GR1023r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GSA0r_fields[] = {
    { STAD1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_GSA1r_fields[] = {
    { STAD2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_HASH_CONTROLr_fields[] = {
    { USE_TCP_UDP_PORTSf, 1, 22, 0 },
    { ENABLE_DRACO1_5_HASHf, 1, 21, 0 },
    { RESERVED0f, 3, 18, SOCF_LE|SOCF_RES },
    { L2_AND_VLAN_MAC_HASH_SELECTf, 3, 15, SOCF_LE },
    { RESERVED1f, 11, 4, SOCF_LE|SOCF_RES },
    { UC_TRUNK_HASH_USE_SRC_PORTf, 1, 3, 0 },
    { NON_UC_TRUNK_HASH_DST_ENABLEf, 1, 2, 0 },
    { NON_UC_TRUNK_HASH_SRC_ENABLEf, 1, 1, 0 },
    { NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_HOLCOSPKTSETLIMITr_fields[] = {
    { RESETLIMITSELf, 2, 11, SOCF_LE },
    { PKTSETLIMITf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_HOLDr_fields[] = {
    { COUNTf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_HOLD_COS_PORT_SELECTr_fields[] = {
    { PORT_NUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IBPCELLCOUNTr_fields[] = {
    { CELLCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IBPCELLSETLIMITr_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { CELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IBPDISCARDSETLIMITr_fields[] = {
    { DISCARDSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IBPPKTCOUNTr_fields[] = {
    { PKTCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IBPPKTSETLIMITr_fields[] = {
    { RESETLIMITSELf, 2, 14, SOCF_LE },
    { PKTSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ICONTROL_OPCODE_BITMAPr_fields[] = {
    { BITMAPf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IGMP_MLD_PKT_CONTROLr_fields[] = {
    { PFM_RULE_APPLYf, 1, 27, 0 },
    { IGMP_REP_LEAVE_FWD_ACTIONf, 2, 25, SOCF_LE },
    { IGMP_REP_LEAVE_TO_CPUf, 1, 24, 0 },
    { IGMP_QUERY_FWD_ACTIONf, 2, 22, SOCF_LE },
    { IGMP_QUERY_TO_CPUf, 1, 21, 0 },
    { IGMP_UNKNOWN_MSG_FWD_ACTIONf, 2, 19, SOCF_LE },
    { IGMP_UNKNOWN_MSG_TO_CPUf, 1, 18, 0 },
    { MLD_REP_DONE_FWD_ACTIONf, 2, 16, SOCF_LE },
    { MLD_REP_DONE_TO_CPUf, 1, 15, 0 },
    { MLD_QUERY_FWD_ACTIONf, 2, 13, SOCF_LE },
    { MLD_QUERY_TO_CPUf, 1, 12, 0 },
    { IPV4_RESVD_MC_PKT_FWD_ACTIONf, 2, 10, SOCF_LE },
    { IPV4_RESVD_MC_PKT_TO_CPUf, 1, 9, 0 },
    { IPV6_RESVD_MC_PKT_FWD_ACTIONf, 2, 7, SOCF_LE },
    { IPV6_RESVD_MC_PKT_TO_CPUf, 1, 6, 0 },
    { IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf, 2, 4, SOCF_LE },
    { IPV4_MC_ROUTER_ADV_PKT_TO_CPUf, 1, 3, 0 },
    { IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf, 2, 1, SOCF_LE },
    { IPV6_MC_ROUTER_ADV_PKT_TO_CPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IHIGIG_CONTROLr_fields[] = {
    { UNKNOWN_OPCODE_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IMIRROR_CONTROLr_fields[] = {
    { SRC_MODID_BLOCK_MIRROR_COPYf, 1, 8, 0 },
    { SRC_MODID_BLOCK_MIRROR_ONLY_PKTf, 1, 7, 0 },
    { NON_UC_EM_MTP_INDEXf, 2, 5, SOCF_LE },
    { EM_MTP_INDEXf, 2, 3, SOCF_LE },
    { IM_MTP_INDEXf, 2, 1, SOCF_LE },
    { M_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IMRP4r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_CONFIGr_fields[] = {
    { IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf, 1, 22, 0 },
    { IPV6_RESERVED_MC_ADDR_MLD_ENABLEf, 1, 21, 0 },
    { MLD_CHECKS_ENABLEf, 1, 20, 0 },
    { MLD_PKTS_UNICAST_IGNOREf, 1, 19, 0 },
    { IGMP_PKTS_UNICAST_IGNOREf, 1, 18, 0 },
    { DISABLE_COPY_TO_CPU_FOR_CPU_PORTf, 1, 17, 0 },
    { IGNORE_HG_HDR_DONOT_LEARNf, 1, 16, 0 },
    { APPLY_EGR_MASK_ON_L3f, 1, 15, 0 },
    { APPLY_EGR_MASK_ON_L2f, 1, 14, 0 },
    { CVLAN_CFI_AS_CNGf, 1, 13, 0 },
    { RESERVED0f, 2, 11, SOCF_LE|SOCF_RES },
    { STACK_MODEf, 2, 9, SOCF_LE },
    { FB_A0_COMPATIBLEf, 1, 8, 0 },
    { STNMOVE_ON_L2SRC_DISCf, 1, 7, 0 },
    { SNAP_OTHER_DECODE_ENABLEf, 1, 6, 0 },
    { CFI_AS_CNGf, 1, 5, 0 },
    { RESERVED1f, 1, 4, SOCF_RES },
    { L3SRC_HIT_ENABLEf, 1, 3, 0 },
    { L3SH_ENf, 1, 3, 0 },
    { L2DST_HIT_ENABLEf, 1, 2, 0 },
    { L2DH_ENf, 1, 2, 0 },
    { TRUNKS128f, 1, 1, 0 },
    { DT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_EVENT_DEBUGr_fields[] = {
    { RESERVED_5f, 1, 31, SOCF_RES },
    { RESERVED_4f, 1, 30, SOCF_RES },
    { MAC_RATE_LIMITf, 1, 29, SOCF_RES },
    { MCIDXEf, 1, 28, SOCF_RES },
    { HGHDREf, 1, 27, SOCF_RES },
    { MACLMTf, 1, 26, SOCF_RES },
    { RTUNEf, 1, 25, SOCF_RES },
    { RESERVED_3f, 1, 24, SOCF_RES },
    { MTUERRf, 1, 23, SOCF_RES },
    { DSFRAGf, 1, 22, SOCF_RES },
    { DSICMPf, 1, 21, SOCF_RES },
    { DSL4HEf, 1, 20, SOCF_RES },
    { DSL3HEf, 1, 19, SOCF_RES },
    { VLANDRf, 1, 18, SOCF_RES },
    { RTUNf, 1, 17, SOCF_RES },
    { IMBPf, 1, 16, SOCF_RES },
    { RDROPf, 1, 15, SOCF_RES },
    { RIMDRf, 1, 14, SOCF_RES },
    { RFILDRf, 1, 13, SOCF_RES },
    { PDISCf, 1, 12, SOCF_RES },
    { INVALID_VLANf, 1, 11, SOCF_RES },
    { DISC_STAGEf, 1, 10, SOCF_RES },
    { HIGIG_MH_TYPE1f, 1, 9, SOCF_RES },
    { CFI_OR_L3DISABLEf, 1, 8, SOCF_RES },
    { L2DST_DISCARDf, 1, 7, SOCF_RES },
    { L2SRC_STATIC_MOVEf, 1, 6, SOCF_RES },
    { L2SRC_DISCARDf, 1, 5, SOCF_RES },
    { SRC_ROUTEf, 1, 4, SOCF_RES },
    { CMLf, 1, 3, SOCF_RES },
    { PROTOCOL_PKTf, 1, 2, SOCF_RES },
    { BPDUf, 1, 1, SOCF_RES },
    { VXLT_MISSf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_HW_RESET_CONTROL_1r_fields[] = {
    { OFFSETf, 20, 6, SOCF_LE },
    { STAGE_NUMBERf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_HW_RESET_CONTROL_2r_fields[] = {
    { DONEf, 1, 18, SOCF_RES },
    { VALIDf, 1, 17, 0 },
    { RESET_ALLf, 1, 16, 0 },
    { COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_MISC_CONFIGr_fields[] = {
    { DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf, 1, 2, 0 },
    { APPLY_SRCMOD_BLOCK_ON_UC_ONLYf, 1, 1, 0 },
    { APPLY_EGR_MASK_ON_UC_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_MISC_CONFIG2r_fields[] = {
    { MACSA_ALL_ZERO_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IUNKNOWN_OPCODEr_fields[] = {
    { UNKNOWN_OPCODE_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_IUNKNOWN_OPCODE_HIr_fields[] = {
    { UNKNOWN_OPCODE_BITMAPf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_AGE_DEBUGr_fields[] = {
    { COMPLETEf, 1, 15, SOCF_RES },
    { STARTf, 1, 14, 0 },
    { AGE_COUNTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_AGE_TIMERr_fields[] = {
    { AGE_ENAf, 1, 20, 0 },
    { AGE_VALf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_ENTRY_CONTROLr_fields[] = {
    { RAM3_SAMf, 2, 18, SOCF_LE|SOCF_RES },
    { RAM2_SAMf, 2, 16, SOCF_LE|SOCF_RES },
    { RAM1_SAMf, 2, 14, SOCF_LE|SOCF_RES },
    { RAM0_SAMf, 2, 12, SOCF_LE|SOCF_RES },
    { RAM3_CT2f, 1, 11, SOCF_RES },
    { RAM3_CT1f, 1, 10, SOCF_RES },
    { RAM3_CT0f, 1, 9, SOCF_RES },
    { RAM2_CT2f, 1, 8, SOCF_RES },
    { RAM2_CT1f, 1, 7, SOCF_RES },
    { RAM2_CT0f, 1, 6, SOCF_RES },
    { RAM1_CT2f, 1, 5, SOCF_RES },
    { RAM1_CT1f, 1, 4, SOCF_RES },
    { RAM1_CT0f, 1, 3, SOCF_RES },
    { RAM0_CT2f, 1, 2, SOCF_RES },
    { RAM0_CT1f, 1, 1, SOCF_RES },
    { RAM0_CT0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_ENTRY_PARITY_CONTROLr_fields[] = {
    { PARITY_ENf, 1, 1, 0 },
    { PARITY_IRQ_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_ENTRY_PARITY_STATUSr_fields[] = {
    { BUCKET_IDXf, 10, 9, SOCF_LE|SOCF_RO },
    { ENTRY_BMf, 8, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_HIT_CONTROLr_fields[] = {
    { HITSA_RMf, 1, 1, SOCF_RES },
    { HITDA_RMf, 1, 1, SOCF_RES },
    { HITSA_CCMf, 1, 0, SOCF_RES },
    { HITDA_CCMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_MOD_FIFO_CNTr_fields[] = {
    { NUM_OF_ENTRIESf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S10_STATUSr_fields[] = {
    { S10_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields[] = {
    { S2_STATUSf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S3_STATUSr_fields[] = {
    { S3_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S5_STATUSr_fields[] = {
    { S5_STATUSf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S6_STATUSr_fields[] = {
    { S6_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_S8_STATUSr_fields[] = {
    { S8_STATUSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields[] = {
    { BIST_DONEf, 1, 1, SOCF_RES },
    { BIST_GOf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_CAM_CONTROLr_fields[] = {
    { SAMf, 3, 1, SOCF_LE|SOCF_RES },
    { BIST_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_LWMCOSCELLSETLIMITr_fields[] = {
    { CELLRESETLIMITf, 12, 12, SOCF_LE },
    { CELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MAC_LIMIT_CONFIGr_fields[] = {
    { MY_MODIDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MAC_LIMIT_ENABLEr_fields[] = {
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MAC_TX_STATUSr_fields[] = {
    { TXFIFO_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MC_CONTROL_3r_fields[] = {
    { ALLOW_L2MC_INDEX_WRAP_AROUNDf, 1, 5, 0 },
    { L2MC_MASK_LENf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MEMFAILINTMASKr_fields[] = {
    { CCPPARITYERRORINTMASKf, 1, 8, 0 },
    { CFAPPARITYERRORINTMASKf, 1, 7, 0 },
    { XQPARITYERRORINTMASKf, 1, 6, 0 },
    { CBPCELLHDRPARITYERRORINTMASKf, 1, 5, 0 },
    { CBPPKTHDRPARITYERRORINTMASKf, 1, 4, 0 },
    { CRCERRORINTMASKf, 1, 3, 0 },
    { CELLNOTIPINTMASKf, 1, 2, 0 },
    { SOFTRESETINTMASKf, 1, 1, 0 },
    { CFAPFAILINTMASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MEMFAILINTSTATUSr_fields[] = {
    { MEMFAILINTCOUNTf, 16, 9, SOCF_LE },
    { CCPPARITYERRORf, 1, 8, 0 },
    { CFAPPARITYERRORf, 1, 7, 0 },
    { XQPARITYERRORf, 1, 6, 0 },
    { CBPCELLHDRPARITYERRORf, 1, 5, 0 },
    { CBPPKTHDRPARITYERRORf, 1, 4, 0 },
    { CELLCRCERRORf, 1, 3, 0 },
    { CELLNOTIPERRORf, 1, 2, 0 },
    { SOFTRESETERRORf, 1, 1, 0 },
    { CFAPFAILERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MISCCONFIGr_fields[] = {
    { HOL_CELL_SOP_DROP_ENf, 1, 11, 0 },
    { PARITY_CHECK_ENf, 1, 10, 0 },
    { METERING_CLK_ENf, 1, 9, 0 },
    { SLAM_MEMf, 1, 8, 0 },
    { HOLMAXTIMERf, 3, 5, SOCF_LE },
    { SKIDMARKERf, 2, 3, SOCF_LE },
    { CELLCRCCHECKENf, 1, 2, 0 },
    { CLRDROPCTRf, 1, 1, SOCF_RES },
    { DYNAMIC_MEMORY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MMUPORTENABLEr_fields[] = {
    { MMUPORTENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MMUPORTENABLE_HIr_fields[] = {
    { MMUPORTENABLEf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MMUPORTTXENABLEr_fields[] = {
    { MMUPORTTXENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_MMUPORTTXENABLE_HIr_fields[] = {
    { MMUPORTTXENABLEf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PAUSE_CONTROLr_fields[] = {
    { ENABLEf, 1, 17, 0 },
    { VALUEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PER_PORT_AGE_CONTROLr_fields[] = {
    { COMPLETEf, 1, 28, 0 },
    { STARTf, 1, 27, SOCF_RES },
    { EXCL_STATICf, 1, 26, 0 },
    { PPA_MODEf, 3, 23, SOCF_LE },
    { VLAN_IDf, 12, 11, SOCF_LE },
    { MODULE_IDf, 4, 7, SOCF_LE },
    { TGID_PORTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PER_PORT_REPL_CONTROLr_fields[] = {
    { MODULE_IDf, 4, 7, SOCF_LE },
    { PORT_TGIDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PKTAGINGLIMITr_fields[] = {
    { AGINGLIMITCOS7f, 3, 21, SOCF_LE },
    { AGINGLIMITCOS6f, 3, 18, SOCF_LE },
    { AGINGLIMITCOS5f, 3, 15, SOCF_LE },
    { AGINGLIMITCOS4f, 3, 12, SOCF_LE },
    { AGINGLIMITCOS3f, 3, 9, SOCF_LE },
    { AGINGLIMITCOS2f, 3, 6, SOCF_LE },
    { AGINGLIMITCOS1f, 3, 3, SOCF_LE },
    { AGINGLIMITCOS0f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PKTAGINGTIMERr_fields[] = {
    { AGINGTICKSELf, 1, 13, 0 },
    { DURATIONSELECTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PPPEMPTYSTATUS_HIr_fields[] = {
    { PORT_BITMAPf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PRIORITY_CONTROLr_fields[] = {
    { ALWAYS_APPLY_CPU_PRI_SELf, 1, 1, 0 },
    { SC_CPU_PRI_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_PROTOCOL_PKT_CONTROLr_fields[] = {
    { ARP_REPLY_DROPf, 1, 7, 0 },
    { ARP_REPLY_TO_CPUf, 1, 6, 0 },
    { ARP_REQUEST_DROPf, 1, 5, 0 },
    { ARP_REQUEST_TO_CPUf, 1, 4, 0 },
    { ND_PKT_DROPf, 1, 3, 0 },
    { ND_PKT_TO_CPUf, 1, 2, 0 },
    { DHCP_PKT_DROPf, 1, 1, 0 },
    { DHCP_PKT_TO_CPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_RDBGC0_SELECTr_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_REVCDr_fields[] = {
    { YEARf, 8, 8, SOCF_LE|SOCF_RO },
    { MONTHf, 4, 4, SOCF_LE|SOCF_RO },
    { REVf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_RSV_READr_fields[] = {
    { ENABLEf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SC_BYTE_METER_CONFIGr_fields[] = {
    { BCAST_ENABLEf, 1, 2, 0 },
    { MCAST_ENABLEf, 1, 1, 0 },
    { DLFBC_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SFLOW_EGR_RAND_SEEDr_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SFLOW_EGR_THRESHOLDr_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { THRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SFLOW_ING_RAND_SEEDr_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SOFTRESETPBMr_fields[] = {
    { SOFTRESETPBMf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SOFTRESETPBM_HIr_fields[] = {
    { SOFTRESETPBMf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SYS_MAC_ACTIONr_fields[] = {
    { OVER_LIMIT_DROPf, 1, 2, 0 },
    { OVER_LIMIT_TOCPUf, 1, 1, 0 },
    { MAC_LIMIT_USE_SYS_ACTIONf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SYS_MAC_COUNTr_fields[] = {
    { SYS_MAC_COUNTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SYS_MAC_LIMITr_fields[] = {
    { SYS_MAC_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TDBGC0_SELECTr_fields[] = {
    { BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TEST2r_fields[] = {
    { TPAUSEf, 1, 1, 0 },
    { SPQCTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMITr_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMITr_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TOTALDYNCELLUSEDr_fields[] = {
    { TOTALDYNCELLUSEDf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_UDF_ETHERTYPE_MATCHr_fields[] = {
    { ENABLEf, 1, 19, 0 },
    { L2_PACKET_FORMATf, 2, 17, SOCF_LE },
    { RESERVED0f, 1, 16, SOCF_RES },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_UDF_IPPROTO_MATCHr_fields[] = {
    { IPV4ENABLEf, 1, 9, 0 },
    { IPV6ENABLEf, 1, 8, 0 },
    { PROTOCOLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_CTRLr_fields[] = {
    { INNER_TPIDf, 16, 13, SOCF_LE },
    { USE_LEARN_VIDf, 1, 12, 0 },
    { LEARN_VIDf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_SUBNET_CAM_CONTROLr_fields[] = {
    { SAMf, 3, 2, SOCF_LE|SOCF_RES },
    { BIST_EN1f, 1, 1, SOCF_RES },
    { BIST_EN0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_WRRWEIGHT_COSr_fields[] = {
    { WEIGHTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQCOSARBSELr_fields[] = {
    { MTU_QUANTA_SELECTf, 2, 2, SOCF_LE },
    { COSARBf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQEMPTYr_fields[] = {
    { COS7f, 1, 7, SOCF_RO },
    { COS6f, 1, 6, SOCF_RO },
    { COS5f, 1, 5, SOCF_RO },
    { COS4f, 1, 4, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQMEMDEBUGr_fields[] = {
    { SAMf, 2, 5, SOCF_LE|SOCF_RES },
    { CT2f, 1, 4, SOCF_RES },
    { CT1f, 1, 3, SOCF_RES },
    { CT0f, 1, 2, SOCF_RES },
    { RMf, 1, 1, SOCF_RES },
    { CCMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQPARITYERRORPBMr_fields[] = {
    { XQPARITYERRORPBMf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQPARITYERRORPBM_HIr_fields[] = {
    { XQPARITYERRORPBM_HIf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQPARITYERRORPTRr_fields[] = {
    { XQPARITYERRORPKTPTRf, 14, 11, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQREADPOINTERr_fields[] = {
    { COSf, 3, 11, SOCF_LE|SOCF_RO|SOCF_SC },
    { READPOINTERf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif

/****************************************************************
 * 
 * Memory field declarations
 * 
 ****************************************************************/

#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_CMD_DATA_INm_fields[] = {
    { CMD_DINf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_BSAFE_CMD_DATA_OUTm_fields[] = {
    { CMD_DOUTf, 32, 0, SOCF_LE|SOCF_RO }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_DSCP_TABLEm_fields[] = {
    { CNGf, 2, 9, SOCF_LE },
    { PRIf, 3, 6, SOCF_LE },
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_DSCP_ECN_MAPm_fields[] = {
    { ECN_MODEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_DSCP_TABLEm_fields[] = {
    { DSCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_EM_MTP_INDEXm_fields[] = {
    { MTP_DST_PORTf, 6, 4, SOCF_LE },
    { MTP_DST_MODIDf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_IP_TUNNELm_fields[] = {
    { IPV6_DF_SELf, 1, 133, 0 },
    { IPV4_DF_SELf, 2, 131, SOCF_LE },
    { DSCP_SELf, 2, 129, SOCF_LE },
    { DSCPf, 6, 123, SOCF_LE },
    { TUNNEL_TYPEf, 3, 120, SOCF_LE },
    { DIPf, 32, 88, SOCF_LE },
    { SIPf, 32, 56, SOCF_LE },
    { TTLf, 8, 48, SOCF_LE },
    { DEST_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_L3_INTFm_fields[] = {
    { MAC_ADDRESSf, 48, 16, SOCF_LE },
    { VIDf, 12, 4, SOCF_LE },
    { L2_SWITCHf, 1, 3, 0 },
    { TUNNEL_INDEXf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_L3_NEXT_HOPm_fields[] = {
    { MAC_ADDRESSf, 48, 12, SOCF_LE },
    { INTF_NUMf, 12, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_MASKm_fields[] = {
    { EGRESS_MASK_HIf, 22, 32, SOCF_LE },
    { EGRESS_MASKf, 54, 0, SOCF_LE },
    { EGRESS_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_VLANm_fields[] = {
    { VALIDf, 1, 61, 0 },
    { STGf, 7, 54, SOCF_LE },
    { UT_PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { UT_BITMAP_HIf, 22, 32, SOCF_LE },
    { UT_PORT_BITMAPf, 54, 0, SOCF_LE },
    { UT_BITMAPf, 54, 0, SOCF_LE },
    { UT_PORT_BITMAP_LOf, 32, 0, SOCF_LE },
    { UT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EGR_VLAN_STGm_fields[] = {
    { SP_TREE_PORT53f, 2, 106, SOCF_LE },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_EM_MTP_INDEXm_fields[] = {
    { MODULE_IDf, 4, 7, SOCF_LE },
    { PORT_TGIDf, 7, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_COUNTER_TABLEm_fields[] = {
    { COUNTERf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_METER_TABLEm_fields[] = {
    { REFRESH_MODEf, 1, 53, 0 },
    { REFRESHCOUNTf, 19, 34, SOCF_LE },
    { BUCKETSIZEf, 4, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_POLICY_TABLEm_fields[] = {
    { RESERVED_NC_1f, 1, 167, SOCF_RES },
    { GREEN_TO_PIDf, 1, 166, 0 },
    { ECN_CNGf, 1, 165, 0 },
    { CHANGE_PRIORITYf, 4, 161, SOCF_LE },
    { CHANGE_DSCP_TOSf, 3, 158, SOCF_LE },
    { COPY_TO_CPUf, 2, 156, SOCF_LE },
    { PACKET_REDIRECTIONf, 3, 153, SOCF_LE },
    { CHAINf, 1, 152, 0 },
    { DROPf, 2, 150, SOCF_LE },
    { MIRROR_OVERRIDEf, 1, 149, 0 },
    { MIRRORf, 2, 147, SOCF_LE },
    { L3SW_CHANGE_MACDA_OR_VLANf, 3, 144, SOCF_LE },
    { DROP_PRECEDENCEf, 2, 142, SOCF_LE },
    { RP_DROPf, 2, 140, SOCF_LE },
    { RP_DROP_PRECEDENCEf, 2, 138, SOCF_LE },
    { RP_COPY_TO_CPUf, 2, 136, SOCF_LE },
    { RP_CHANGE_DSCPf, 1, 135, 0 },
    { YP_DROPf, 2, 133, SOCF_LE },
    { YP_DROP_PRECEDENCEf, 2, 131, SOCF_LE },
    { YP_COPY_TO_CPUf, 2, 129, SOCF_LE },
    { YP_CHANGE_DSCPf, 1, 128, 0 },
    { COUNTER_INDEXf, 6, 122, SOCF_LE },
    { COUNTER_MODEf, 4, 118, SOCF_LE },
    { METER_INDEX_ODDf, 6, 112, SOCF_LE },
    { METER_INDEX_EVENf, 6, 106, SOCF_LE },
    { METER_UPDATE_ODDf, 1, 105, 0 },
    { METER_UPDATE_EVENf, 1, 104, 0 },
    { METER_TEST_ODDf, 1, 103, 0 },
    { METER_TEST_EVENf, 1, 102, 0 },
    { METER_PAIR_MODEf, 3, 99, SOCF_LE },
    { NEWPRIf, 3, 96, SOCF_LE },
    { NEWDSCP_TOSf, 6, 90, SOCF_LE },
    { RP_DSCPf, 6, 84, SOCF_LE },
    { YP_DSCPf, 6, 78, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 77, 0 },
    { MATCHED_RULEf, 8, 70, SOCF_LE },
    { ECMPf, 1, 75, 0 },
    { ECMP_COUNTf, 5, 70, SOCF_LE },
    { ECMP_PTRf, 11, 59, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 59, SOCF_LE },
    { NEXT_HOP_INDEXf, 8, 59, SOCF_LE },
    { CHAIN_VALIDf, 1, 58, 0 },
    { REDIRECTION_HIf, 22, 37, SOCF_LE },
    { REDIRECTIONf, 54, 5, SOCF_LE },
    { CHAIN_INDEXf, 7, 51, SOCF_LE },
    { REDIRECTION_LOf, 32, 5, SOCF_LE },
    { MTP_INDEX_SPAREf, 1, 4, 0 },
    { IM_MTP_INDEXf, 2, 2, SOCF_LE },
    { EM_MTP_INDEXf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_PORT_FIELD_SELm_fields[] = {
    { SLICE7_F4f, 1, 87, 0 },
    { SLICE7_F3f, 3, 84, SOCF_LE },
    { SLICE7_F2f, 4, 80, SOCF_LE },
    { SLICE7_F1f, 3, 77, SOCF_LE },
    { SLICE6_F4f, 1, 76, 0 },
    { SLICE6_F3f, 3, 73, SOCF_LE },
    { SLICE6_F2f, 4, 69, SOCF_LE },
    { SLICE6_F1f, 3, 66, SOCF_LE },
    { SLICE5_F4f, 1, 65, 0 },
    { SLICE5_F3f, 3, 62, SOCF_LE },
    { SLICE5_F2f, 4, 58, SOCF_LE },
    { SLICE5_F1f, 3, 55, SOCF_LE },
    { SLICE4_F4f, 1, 54, 0 },
    { SLICE4_F3f, 3, 51, SOCF_LE },
    { SLICE4_F2f, 4, 47, SOCF_LE },
    { SLICE4_F1f, 3, 44, SOCF_LE },
    { SLICE3_F4f, 1, 43, 0 },
    { SLICE3_F3f, 3, 40, SOCF_LE },
    { SLICE3_F2f, 4, 36, SOCF_LE },
    { SLICE3_F1f, 3, 33, SOCF_LE },
    { SLICE2_F4f, 1, 32, 0 },
    { SLICE2_F3f, 3, 29, SOCF_LE },
    { SLICE2_F2f, 4, 25, SOCF_LE },
    { SLICE2_F1f, 3, 22, SOCF_LE },
    { SLICE1_F4f, 1, 21, 0 },
    { SLICE1_F3f, 3, 18, SOCF_LE },
    { SLICE1_F2f, 4, 14, SOCF_LE },
    { SLICE1_F1f, 3, 11, SOCF_LE },
    { SLICE0_F4f, 1, 10, 0 },
    { SLICE0_F3f, 3, 7, SOCF_LE },
    { SLICE0_F2f, 4, 3, SOCF_LE },
    { SLICE0_F1f, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_RANGE_CHECKm_fields[] = {
    { SOURCE_DESTINATION_SELECTf, 1, 33, 0 },
    { ENABLEf, 1, 32, 0 },
    { UPPER_BOUNDSf, 16, 16, SOCF_LE },
    { LOWER_BOUNDSf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_SC_BCAST_METER_TABLEm_fields[] = {
    { REFRESHCOUNTf, 19, 34, SOCF_LE },
    { BUCKETSIZEf, 4, 30, SOCF_LE },
    { BUCKETCOUNTf, 30, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_SLICE_ENTRY_PORT_SELm_fields[] = {
    { ENTRIES_PER_PORT_127_96f, 32, 96, SOCF_LE },
    { ENTRIES_PER_PORTf, 128, 0, SOCF_LE },
    { ENTRIES_PER_PORT_95_64f, 32, 64, SOCF_LE },
    { ENTRIES_PER_PORT_63_32f, 32, 32, SOCF_LE },
    { ENTRIES_PER_PORT_31_0f, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_SLICE_MAPm_fields[] = {
    { VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf, 3, 45, SOCF_LE },
    { VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf, 3, 42, SOCF_LE },
    { VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf, 3, 39, SOCF_LE },
    { VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf, 3, 36, SOCF_LE },
    { VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf, 3, 33, SOCF_LE },
    { VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf, 3, 30, SOCF_LE },
    { VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf, 3, 27, SOCF_LE },
    { VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf, 3, 24, SOCF_LE },
    { VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf, 3, 21, SOCF_LE },
    { VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf, 3, 18, SOCF_LE },
    { VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf, 3, 15, SOCF_LE },
    { VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf, 3, 12, SOCF_LE },
    { VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf, 3, 9, SOCF_LE },
    { VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf, 3, 6, SOCF_LE },
    { VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf, 3, 3, SOCF_LE },
    { VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_TCAMm_fields[] = {
    { F1_MASKf, 32, 338, SOCF_LE },
    { MASKf, 176, 194, SOCF_LE },
    { F2_MASKf, 128, 210, SOCF_LE },
    { F3_MASKf, 16, 194, SOCF_LE },
    { RESERVED_MASKf, 1, 193, SOCF_RES },
    { F4_MASKf, 4, 189, SOCF_LE },
    { IP_TYPE_MASKf, 2, 187, SOCF_LE },
    { HIGIG_PKT_MASKf, 1, 186, 0 },
    { F1f, 32, 154, SOCF_LE },
    { KEYf, 176, 10, SOCF_LE },
    { F2f, 128, 26, SOCF_LE },
    { F3f, 16, 10, SOCF_LE },
    { RESERVED_KEY1f, 1, 9, SOCF_RES },
    { F4f, 4, 5, SOCF_LE },
    { IP_TYPEf, 2, 3, SOCF_LE },
    { HIGIG_PKTf, 1, 2, 0 },
    { VALIDf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_FP_UDF_OFFSETm_fields[] = {
    { UDF2_ADD_IPV4_OPTIONS3f, 1, 47, 0 },
    { UDF2_OFFSET3f, 5, 42, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS2f, 1, 41, 0 },
    { UDF2_OFFSET2f, 5, 36, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS1f, 1, 35, 0 },
    { UDF2_OFFSET1f, 5, 30, SOCF_LE },
    { UDF2_ADD_IPV4_OPTIONS0f, 1, 29, 0 },
    { UDF2_OFFSET0f, 5, 24, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS3f, 1, 23, 0 },
    { UDF1_OFFSET3f, 5, 18, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS2f, 1, 17, 0 },
    { UDF1_OFFSET2f, 5, 12, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS1f, 1, 11, 0 },
    { UDF1_OFFSET1f, 5, 6, SOCF_LE },
    { UDF1_ADD_IPV4_OPTIONS0f, 1, 5, 0 },
    { UDF1_OFFSET0f, 5, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_ING_L3_NEXT_HOPm_fields[] = {
    { VLAN_IDf, 12, 12, SOCF_LE },
    { MODULE_IDf, 4, 8, SOCF_LE },
    { PORT_TGIDf, 7, 1, SOCF_LE },
    { L3UC_TUNNEL_TYPEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_IPORT_TABLEm_fields[] = {
    { ALLOW_SRC_MODf, 1, 65, 0 },
    { REMOVE_HG_HDR_SRC_PORTf, 1, 64, 0 },
    { IGNORE_MODID_LKUPSf, 1, 63, 0 },
    { MODPORT_TABLE_SELf, 2, 61, SOCF_LE },
    { PORT_BRIDGEf, 1, 60, 0 },
    { VLAN_PRECEDENCEf, 1, 59, 0 },
    { OUTER_TPIDf, 16, 43, SOCF_LE },
    { MY_MODIDf, 4, 39, SOCF_LE },
    { MAP_TAG_PKT_PRIORITYf, 1, 38, 0 },
    { NNI_PORTf, 1, 37, 0 },
    { HIGIG_PACKETf, 1, 36, 0 },
    { PORT_VIDf, 12, 24, SOCF_LE },
    { MAC_BASED_VID_ENABLEf, 1, 23, 0 },
    { SUBNET_BASED_VID_ENABLEf, 1, 22, 0 },
    { PASS_CONTROL_FRAMESf, 1, 21, 0 },
    { PORT_DIS_UNTAGf, 1, 20, 0 },
    { PORT_DIS_TAGf, 1, 19, 0 },
    { DROP_BPDUf, 1, 18, 0 },
    { V4L3_ENABLEf, 1, 17, 0 },
    { V6L3_ENABLEf, 1, 16, 0 },
    { RESERVED4f, 1, 15, SOCF_RES },
    { RESERVED3f, 1, 14, SOCF_RES },
    { RESERVED2f, 1, 13, SOCF_RES },
    { PORT_PRIf, 3, 10, SOCF_LE },
    { CMLf, 3, 7, SOCF_LE },
    { MIRRORf, 1, 6, 0 },
    { EN_IFILTERf, 1, 5, 0 },
    { TRUST_DSCP_V6f, 1, 4, 0 },
    { TRUST_DSCP_V4f, 1, 3, 0 },
    { RESERVED1f, 1, 2, SOCF_RES },
    { RESERVED0f, 1, 1, SOCF_RES },
    { FILTER_ENABLEf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2MCm_fields[] = {
    { VALIDf, 1, 54, 0 },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2Xm_fields[] = {
    { HITSAf, 1, 92, 0 },
    { HITDAf, 1, 91, 0 },
    { EVEN_PARITYf, 1, 90, 0 },
    { SW_BITf, 1, 89, 0 },
    { VALIDf, 1, 88, 0 },
    { MIRRORf, 1, 87, 0 },
    { RPEf, 1, 86, 0 },
    { STATIC_BITf, 1, 85, 0 },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L3f, 1, 78, 0 },
    { REMOTE_TRUNKf, 1, 77, 0 },
    { MODULE_IDf, 4, 74, SOCF_LE },
    { L2MC_PTRf, 8, 67, SOCF_LE },
    { Tf, 1, 73, 0 },
    { TGID_PORTf, 7, 67, SOCF_LE },
    { PORT_TGIDf, 7, 67, SOCF_LE },
    { TGIDf, 6, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_ENTRY_ONLYm_fields[] = {
    { EVEN_PARITYf, 1, 90, 0 },
    { SW_BITf, 1, 89, 0 },
    { VALIDf, 1, 88, 0 },
    { MIRRORf, 1, 87, 0 },
    { RPEf, 1, 86, 0 },
    { STATIC_BITf, 1, 85, 0 },
    { MAC_BLOCK_INDEXf, 5, 79, SOCF_LE },
    { L3f, 1, 78, 0 },
    { REMOTE_TRUNKf, 1, 77, 0 },
    { MODULE_IDf, 4, 74, SOCF_LE },
    { L2MC_PTRf, 8, 67, SOCF_LE },
    { Tf, 1, 73, 0 },
    { TGID_PORTf, 7, 67, SOCF_LE },
    { PORT_TGIDf, 7, 67, SOCF_LE },
    { TGIDf, 6, 67, SOCF_LE },
    { SCPf, 1, 66, 0 },
    { SRC_DISCARDf, 1, 65, 0 },
    { DST_DISCARDf, 1, 64, 0 },
    { CPUf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_HITDA_ONLYm_fields[] = {
    { HITDA_7f, 1, 7, 0 },
    { HITDA_6f, 1, 6, 0 },
    { HITDA_5f, 1, 5, 0 },
    { HITDA_4f, 1, 4, 0 },
    { HITDA_3f, 1, 3, 0 },
    { HITDA_2f, 1, 2, 0 },
    { HITDA_1f, 1, 1, 0 },
    { HITDA_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_HITSA_ONLYm_fields[] = {
    { HITSA_7f, 1, 7, 0 },
    { HITSA_6f, 1, 6, 0 },
    { HITSA_5f, 1, 5, 0 },
    { HITSA_4f, 1, 4, 0 },
    { HITSA_3f, 1, 3, 0 },
    { HITSA_2f, 1, 2, 0 },
    { HITSA_1f, 1, 1, 0 },
    { HITSA_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_MOD_FIFOm_fields[] = {
    { WR_DATA_OR_REPL_DEL_BMf, 91, 16, SOCF_LE },
    { WR_DATAf, 91, 16, SOCF_LE },
    { DELETE_OR_REPL_BMf, 8, 16, SOCF_LE },
    { RESERVED0f, 1, 15, SOCF_RES },
    { BUCKET_IDXf, 10, 5, SOCF_LE },
    { ENTRY_IDXf, 3, 2, SOCF_LE },
    { OPERf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRYm_fields[] = {
    { BPDUf, 1, 140, 0 },
    { MODULE_IDf, 4, 136, SOCF_LE },
    { PORT_TGIDf, 7, 129, SOCF_LE },
    { DST_DISCARDf, 1, 128, 0 },
    { MIRRORf, 1, 127, 0 },
    { RPEf, 1, 126, 0 },
    { L3f, 1, 125, 0 },
    { CPUf, 1, 124, 0 },
    { PRIf, 3, 121, SOCF_LE },
    { MASKf, 60, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_DATA_ONLYm_fields[] = {
    { BPDUf, 1, 19, 0 },
    { MODULE_IDf, 4, 15, SOCF_LE },
    { PORT_TGIDf, 7, 8, SOCF_LE },
    { DST_DISCARDf, 1, 7, 0 },
    { MIRRORf, 1, 6, 0 },
    { RPEf, 1, 5, 0 },
    { L3f, 1, 4, 0 },
    { CPUf, 1, 3, 0 },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L2_USER_ENTRY_ONLYm_fields[] = {
    { MASKf, 60, 61, SOCF_LE },
    { VLAN_IDf, 12, 49, SOCF_LE },
    { MAC_ADDRf, 48, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_L3_TUNNELm_fields[] = {
    { USE_TUNNEL_DSCPf, 1, 189, 0 },
    { ALLOWED_PORT_BITMAP_HIf, 22, 167, SOCF_LE },
    { ALLOWED_PORT_BITMAPf, 54, 135, SOCF_LE },
    { ALLOWED_PORT_BITMAP_LOf, 32, 135, SOCF_LE },
    { DONOT_CHANGE_INNER_HDR_DSCPf, 1, 134, 0 },
    { USE_OUTER_HDR_TTLf, 1, 133, 0 },
    { USE_OUTER_HDR_DSCPf, 1, 132, 0 },
    { TUNNEL_TYPEf, 1, 131, 0 },
    { SUB_TUNNEL_TYPEf, 2, 129, SOCF_LE },
    { VALIDf, 1, 128, 0 },
    { DIP_MASKf, 32, 96, SOCF_LE },
    { SIP_MASKf, 32, 64, SOCF_LE },
    { DIPf, 32, 32, SOCF_LE },
    { SIPf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MAC_BLOCKm_fields[] = {
    { MAC_BLOCK_MASK_HIf, 22, 32, SOCF_LE },
    { MAC_BLOCK_MASKf, 54, 0, SOCF_LE },
    { MAC_BLOCK_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MAC_LIMIT_PORT_MAP_TABLEm_fields[] = {
    { INDEXf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_AGING_CTRm_fields[] = {
    { AGING_CTRf, 24, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_AGING_EXPm_fields[] = {
    { AGING_EXPf, 8, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CBPCELLHEADERm_fields[] = {
    { PARITYf, 1, 35, 0 },
    { PBI_RESERVED_BIT_2f, 1, 34, SOCF_RES },
    { CNGf, 2, 32, SOCF_LE },
    { CELL_CRC_SUMf, 16, 16, SOCF_LE },
    { NEXT_CELL_PTRf, 14, 2, SOCF_LE },
    { CELL_LENGTHf, 8, 2, SOCF_LE },
    { END_CELLf, 1, 1, 0 },
    { PURGE_CELLf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CBPDATA0m_fields[] = {
    { CBPDATAf, 128, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER0m_fields[] = {
    { PARITY_0f, 1, 38, 0 },
    { RESERVEDf, 1, 37, SOCF_RES },
    { DSCPf, 6, 31, SOCF_LE },
    { NHOP_INDEXf, 13, 18, SOCF_LE },
    { HG2_FRC_RESERVEDf, 6, 12, SOCF_LE },
    { SRC_PORT_NUMf, 6, 6, SOCF_LE },
    { PBI_RESERVED_BIT_0f, 1, 5, 0 },
    { SRC_HIGIGf, 1, 4, 0 },
    { MH_PRIORITYf, 4, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CBPPKTHEADER1m_fields[] = {
    { PARITY_1f, 1, 38, 0 },
    { RESERVEDf, 4, 34, SOCF_LE|SOCF_RES },
    { USE_OUTER_HDR_TTLf, 1, 33, 0 },
    { COPY_COUNTf, 6, 27, SOCF_LE },
    { L3UCf, 1, 26, 0 },
    { BPDUf, 1, 25, 0 },
    { DECAP_IPTUNNELf, 1, 24, 0 },
    { ECNf, 2, 22, SOCF_LE },
    { DO_NOT_CHANGE_TTLf, 1, 21, 0 },
    { PBI_RESERVED_BIT_3f, 1, 20, 0 },
    { SOBMHf, 1, 19, 0 },
    { PBI_RESERVED_BIT_1f, 1, 18, 0 },
    { INGRESS_TAGGEDf, 1, 17, 0 },
    { PKT_CFIf, 1, 16, 0 },
    { ADD_VIDf, 1, 15, 0 },
    { PKT_VIDf, 12, 3, SOCF_LE },
    { PKT_PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CCPm_fields[] = {
    { PARITYf, 1, 6, 0 },
    { CCPf, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_CFAPm_fields[] = {
    { PARITYf, 1, 14, 0 },
    { FREE_PTRf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_XQ0m_fields[] = {
    { HDR_EXT_OVERLAYf, 8, 155, SOCF_LE },
    { PARITY1_DATAf, 71, 92, SOCF_LE },
    { MODULE_HEADERf, 71, 92, SOCF_LE },
    { L3_MTU_FAILEDf, 1, 154, 0 },
    { LBIDf, 8, 146, SOCF_LE },
    { VC_LABELf, 16, 130, SOCF_LE },
    { MCSTf, 1, 129, 0 },
    { SRC_PORT_TGIDf, 18, 111, SOCF_LE },
    { DESTINATIONf, 16, 105, SOCF_LE },
    { SRC_MODIDf, 8, 97, SOCF_LE },
    { CLASSIFICATION_TAG_HIf, 5, 92, SOCF_LE },
    { PARITY_1f, 1, 91, 0 },
    { COSf, 3, 88, SOCF_LE },
    { PARITY0_DATAf, 90, 1, SOCF_LE },
    { CPU_OPCODEf, 26, 62, SOCF_LE },
    { MATCHED_RULEf, 11, 51, SOCF_LE },
    { HEADER_TYPEf, 3, 48, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 37, SOCF_LE },
    { MH_OPCODE_OVERLAYf, 8, 29, SOCF_LE },
    { RESERVED_1f, 2, 27, SOCF_LE|SOCF_RES },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { RESERVED_0f, 1, 17, SOCF_RES },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_XQ1m_fields[] = {
    { HDR_EXT_OVERLAYf, 8, 115, SOCF_LE },
    { PARITY1_DATAf, 71, 52, SOCF_LE },
    { MODULE_HEADERf, 71, 52, SOCF_LE },
    { RESERVED_2f, 1, 114, SOCF_RES },
    { LBIDf, 8, 106, SOCF_LE },
    { VC_LABELf, 16, 90, SOCF_LE },
    { MCSTf, 1, 89, 0 },
    { SRC_PORT_TGIDf, 8, 81, SOCF_LE },
    { DESTINATIONf, 16, 65, SOCF_LE },
    { SRC_MODIDf, 8, 57, SOCF_LE },
    { CLASSIFICATION_TAG_HIf, 5, 52, SOCF_LE },
    { PARITY_1f, 1, 51, 0 },
    { HEADER_TYPEf, 3, 48, SOCF_LE },
    { PARITY0_DATAf, 50, 1, SOCF_LE },
    { CLASSIFICATION_TAGf, 11, 37, SOCF_LE },
    { MH_OPCODE_OVERLAYf, 8, 29, SOCF_LE },
    { RESERVED_1f, 2, 27, SOCF_LE|SOCF_RES },
    { MTP_INDEXf, 7, 20, SOCF_LE },
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { RESERVED_0f, 1, 17, SOCF_RES },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MMU_XQ10m_fields[] = {
    { EMIRRORf, 1, 19, 0 },
    { IMIRRORf, 1, 18, 0 },
    { RESERVED_0f, 1, 17, SOCF_RES },
    { PKT_PTRf, 14, 3, SOCF_LE },
    { PURGEf, 1, 2, 0 },
    { L2f, 1, 1, 0 },
    { PARITY_0f, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_MODPORT_MAPm_fields[] = {
    { HIGIG_PORT_BITMAPf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASKm_fields[] = {
    { BLOCK_MASK_HIf, 22, 32, SOCF_LE },
    { BLOCK_MASKf, 54, 0, SOCF_LE },
    { BLOCK_MASK_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_ACTIONm_fields[] = {
    { OVER_LIMIT_DROPf, 1, 1, 0 },
    { OVER_LIMIT_TOCPUf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_COUNTm_fields[] = {
    { PORT_TRUNK_MAC_COUNTf, 13, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_PORT_OR_TRUNK_MAC_LIMITm_fields[] = {
    { PORT_TRUNK_MAC_LIMITf, 14, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLEm_fields[] = {
    { TGIDf, 5, 2, SOCF_LE },
    { PORT_TYPEf, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_SRC_MODID_BLOCKm_fields[] = {
    { GE_PORT_BLOCK_MASKf, 1, 6, 0 },
    { UPLINK_PORT_BLOCK_MASKf, 2, 4, SOCF_LE },
    { PORT_0_5_BLOCK_MASKf, 6, 0, SOCF_LE },
    { GMII_PORT_BLOCK_MASKf, 1, 3, 0 },
    { HIGIG_XGE_PORT_BLOCK_MASKf, 2, 1, SOCF_LE },
    { CPU_PORT_BLOCK_MASKf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_STG_TABm_fields[] = {
    { SP_TREE_PORT53f, 2, 106, SOCF_LE },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_TRUNK_BITMAPm_fields[] = {
    { TRUNK_BITMAP_HIf, 22, 32, SOCF_LE },
    { TRUNK_BITMAPf, 54, 0, SOCF_LE },
    { TRUNK_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_TRUNK_GROUPm_fields[] = {
    { RTAGf, 3, 80, SOCF_LE },
    { MODULE7f, 4, 76, SOCF_LE },
    { PORT7f, 6, 70, SOCF_LE },
    { MODULE6f, 4, 66, SOCF_LE },
    { PORT6f, 6, 60, SOCF_LE },
    { MODULE5f, 4, 56, SOCF_LE },
    { PORT5f, 6, 50, SOCF_LE },
    { MODULE4f, 4, 46, SOCF_LE },
    { PORT4f, 6, 40, SOCF_LE },
    { MODULE3f, 4, 36, SOCF_LE },
    { PORT3f, 6, 30, SOCF_LE },
    { MODULE2f, 4, 26, SOCF_LE },
    { PORT2f, 6, 20, SOCF_LE },
    { MODULE1f, 4, 16, SOCF_LE },
    { PORT1f, 6, 10, SOCF_LE },
    { MODULE0f, 4, 6, SOCF_LE },
    { PORT0f, 6, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_MACm_fields[] = {
    { VALIDf, 1, 63, 0 },
    { PRIf, 3, 60, SOCF_LE },
    { VLAN_IDf, 12, 48, SOCF_LE },
    { MAC_ADDRf, 48, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_PROTOCOLm_fields[] = {
    { MATCHUPPERf, 1, 20, 0 },
    { MATCHLOWERf, 1, 19, 0 },
    { ETHERIIf, 1, 18, 0 },
    { SNAPf, 1, 17, 0 },
    { LLCf, 1, 16, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_PROTOCOL_DATAm_fields[] = {
    { VLAN_IDf, 12, 3, SOCF_LE },
    { PRIf, 3, 0, SOCF_LE }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_SUBNETm_fields[] = {
    { VLAN_IDf, 12, 132, SOCF_LE },
    { PRIf, 3, 129, SOCF_LE },
    { MASKf, 64, 65, SOCF_LE },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_SUBNET_ONLYm_fields[] = {
    { MASKf, 64, 65, SOCF_LE },
    { IP_ADDRf, 64, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_VLAN_TABm_fields[] = {
    { PFMf, 2, 62, SOCF_LE },
    { STGf, 7, 55, SOCF_LE },
    { VALIDf, 1, 54, 0 },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE },
    { PORT_BITMAPf, 54, 0, SOCF_LE },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE }
};
#endif

