{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615637305060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615637305060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 17:38:24 2021 " "Processing started: Sat Mar 13 17:38:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615637305060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637305060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightbitKogStonAddSub -c EightbitKogStonAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightbitKogStonAddSub -c EightbitKogStonAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637305061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615637305377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615637305377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Struct " "Found design unit 1: AndGate-Struct" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AndGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313882 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AndGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByOneMux-ARCH " "Found design unit 1: TwoByOneMux-ARCH" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/TwoByOneMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313883 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByOneMux " "Found entity 1: TwoByOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/TwoByOneMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ormux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORMux-ARCH " "Found design unit 1: ORMux-ARCH" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/ORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313885 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORMux " "Found entity 1: ORMux" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/ORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-Struct " "Found design unit 1: OrGate-Struct" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/OrGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313886 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/OrGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotGate-Struct " "Found design unit 1: NotGate-Struct" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NotGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313888 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotGate " "Found entity 1: NotGate" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NotGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDMux-ARCH " "Found design unit 1: ANDMux-ARCH" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/ANDMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313889 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDMux " "Found entity 1: ANDMux" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/ANDMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generator-ARCHGen " "Found design unit 1: Generator-ARCHGen" {  } { { "Generator.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313891 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generator " "Found entity 1: Generator" {  } { { "Generator.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTMux-ARCH " "Found design unit 1: NOTMux-ARCH" {  } { { "NOTMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NOTMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313892 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTMux " "Found entity 1: NOTMux" {  } { { "NOTMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NOTMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xormux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORMux-ARCH " "Found design unit 1: XORMux-ARCH" {  } { { "XORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/XORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313894 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORMux " "Found entity 1: XORMux" {  } { { "XORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/XORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "propogate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file propogate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Propogate-ARCHProp " "Found design unit 1: Propogate-ARCHProp" {  } { { "Propogate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Propogate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313895 ""} { "Info" "ISGN_ENTITY_NAME" "1 Propogate " "Found entity 1: Propogate" {  } { { "Propogate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Propogate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genandprop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genandprop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenAndProp-ARCHGaP " "Found design unit 1: GenAndProp-ARCHGaP" {  } { { "GenAndProp.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/GenAndProp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313896 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenAndProp " "Found entity 1: GenAndProp" {  } { { "GenAndProp.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/GenAndProp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpreprocess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderpreprocess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderPreprocess-ARCHPre " "Found design unit 1: AdderPreprocess-ARCHPre" {  } { { "AdderPreprocess.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPreprocess.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313898 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderPreprocess " "Found entity 1: AdderPreprocess" {  } { { "AdderPreprocess.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPreprocess.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitkogstonaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitkogstonaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightbitKogStonAddSub-ARCHAdd " "Found design unit 1: EightbitKogStonAddSub-ARCHAdd" {  } { { "EightbitKogStonAddSub.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/EightbitKogStonAddSub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313899 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightbitKogStonAddSub " "Found entity 1: EightbitKogStonAddSub" {  } { { "EightbitKogStonAddSub.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/EightbitKogStonAddSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addercombine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addercombine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderCombine-ARCHComb " "Found design unit 1: AdderCombine-ARCHComb" {  } { { "AdderCombine.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderCombine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313901 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderCombine " "Found entity 1: AdderCombine" {  } { { "AdderCombine.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderCombine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderprefix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderprefix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderPrefix-ARCHPre " "Found design unit 1: AdderPrefix-ARCHPre" {  } { { "AdderPrefix.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPrefix.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313902 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderPrefix " "Found entity 1: AdderPrefix" {  } { { "AdderPrefix.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPrefix.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CarryHelper-ARCHCarryHelp " "Found design unit 1: CarryHelper-ARCHCarryHelp" {  } { { "Carry.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313903 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CarryCalc-ARCHCarry " "Found design unit 2: CarryCalc-ARCHCarry" {  } { { "Carry.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313903 ""} { "Info" "ISGN_ENTITY_NAME" "1 CarryHelper " "Found entity 1: CarryHelper" {  } { { "Carry.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313903 ""} { "Info" "ISGN_ENTITY_NAME" "2 CarryCalc " "Found entity 2: CarryCalc" {  } { { "Carry.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorxormux.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vectorxormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VectorXORMux2-ARCHXOR2 " "Found design unit 1: VectorXORMux2-ARCHXOR2" {  } { { "VectorXORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VectorXORMux-ARCHXOR1 " "Found design unit 2: VectorXORMux-ARCHXOR1" {  } { { "VectorXORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313905 ""} { "Info" "ISGN_ENTITY_NAME" "1 VectorXORMux2 " "Found entity 1: VectorXORMux2" {  } { { "VectorXORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313905 ""} { "Info" "ISGN_ENTITY_NAME" "2 VectorXORMux " "Found entity 2: VectorXORMux" {  } { { "VectorXORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "Testbench.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313907 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615637313907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637313907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EightbitKogStonAddSub " "Elaborating entity \"EightbitKogStonAddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615637313964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorXORMux2 VectorXORMux2:complement " "Elaborating entity \"VectorXORMux2\" for hierarchy \"VectorXORMux2:complement\"" {  } { { "EightbitKogStonAddSub.vhd" "complement" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/EightbitKogStonAddSub.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637313984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORMux VectorXORMux2:complement\|XORMux:chip0 " "Elaborating entity \"XORMux\" for hierarchy \"VectorXORMux2:complement\|XORMux:chip0\"" {  } { { "VectorXORMux.vhd" "chip0" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/VectorXORMux.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637313994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTMux VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1 " "Elaborating entity \"NOTMux\" for hierarchy \"VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\"" {  } { { "XORMux.vhd" "chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/XORMux.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoByOneMux VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\|TwoByOneMux:chip2 " "Elaborating entity \"TwoByOneMux\" for hierarchy \"VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\|TwoByOneMux:chip2\"" {  } { { "NOTMux.vhd" "chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/NOTMux.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\|TwoByOneMux:chip2\|OrGate:Chip1 " "Elaborating entity \"OrGate\" for hierarchy \"VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\|TwoByOneMux:chip2\|OrGate:Chip1\"" {  } { { "TwoByOneMux.vhd" "Chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/TwoByOneMux.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\|TwoByOneMux:chip2\|AndGate:Chip2 " "Elaborating entity \"AndGate\" for hierarchy \"VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\|TwoByOneMux:chip2\|AndGate:Chip2\"" {  } { { "TwoByOneMux.vhd" "Chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/TwoByOneMux.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotGate VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\|TwoByOneMux:chip2\|NotGate:Chip4 " "Elaborating entity \"NotGate\" for hierarchy \"VectorXORMux2:complement\|XORMux:chip0\|NOTMux:chip1\|TwoByOneMux:chip2\|NotGate:Chip4\"" {  } { { "TwoByOneMux.vhd" "Chip4" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/TwoByOneMux.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderPreprocess AdderPreprocess:preprocess " "Elaborating entity \"AdderPreprocess\" for hierarchy \"AdderPreprocess:preprocess\"" {  } { { "EightbitKogStonAddSub.vhd" "preprocess" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/EightbitKogStonAddSub.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenAndProp AdderPreprocess:preprocess\|GenAndProp:chip0 " "Elaborating entity \"GenAndProp\" for hierarchy \"AdderPreprocess:preprocess\|GenAndProp:chip0\"" {  } { { "AdderPreprocess.vhd" "chip0" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPreprocess.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generator AdderPreprocess:preprocess\|GenAndProp:chip0\|Generator:chip1 " "Elaborating entity \"Generator\" for hierarchy \"AdderPreprocess:preprocess\|GenAndProp:chip0\|Generator:chip1\"" {  } { { "GenAndProp.vhd" "chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/GenAndProp.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDMux AdderPreprocess:preprocess\|GenAndProp:chip0\|Generator:chip1\|ANDMux:chip2 " "Elaborating entity \"ANDMux\" for hierarchy \"AdderPreprocess:preprocess\|GenAndProp:chip0\|Generator:chip1\|ANDMux:chip2\"" {  } { { "Generator.vhd" "chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Generator.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Propogate AdderPreprocess:preprocess\|GenAndProp:chip0\|Propogate:chip2 " "Elaborating entity \"Propogate\" for hierarchy \"AdderPreprocess:preprocess\|GenAndProp:chip0\|Propogate:chip2\"" {  } { { "GenAndProp.vhd" "chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/GenAndProp.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderPrefix AdderPrefix:prefix " "Elaborating entity \"AdderPrefix\" for hierarchy \"AdderPrefix:prefix\"" {  } { { "EightbitKogStonAddSub.vhd" "prefix" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/EightbitKogStonAddSub.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderCombine AdderPrefix:prefix\|AdderCombine:step1_chip0 " "Elaborating entity \"AdderCombine\" for hierarchy \"AdderPrefix:prefix\|AdderCombine:step1_chip0\"" {  } { { "AdderPrefix.vhd" "step1_chip0" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderPrefix.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORMux AdderPrefix:prefix\|AdderCombine:step1_chip0\|ORMux:chip1 " "Elaborating entity \"ORMux\" for hierarchy \"AdderPrefix:prefix\|AdderCombine:step1_chip0\|ORMux:chip1\"" {  } { { "AdderCombine.vhd" "chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/AdderCombine.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryCalc CarryCalc:carryChip " "Elaborating entity \"CarryCalc\" for hierarchy \"CarryCalc:carryChip\"" {  } { { "EightbitKogStonAddSub.vhd" "carryChip" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/EightbitKogStonAddSub.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryHelper CarryCalc:carryChip\|CarryHelper:chip0 " "Elaborating entity \"CarryHelper\" for hierarchy \"CarryCalc:carryChip\|CarryHelper:chip0\"" {  } { { "Carry.vhd" "chip0" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/Carry.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorXORMux VectorXORMux:sumChip " "Elaborating entity \"VectorXORMux\" for hierarchy \"VectorXORMux:sumChip\"" {  } { { "EightbitKogStonAddSub.vhd" "sumChip" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab5/EightbitKogStonAddSub.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615637314392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615637314915 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615637314915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615637314915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615637314915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615637315008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 17:38:35 2021 " "Processing ended: Sat Mar 13 17:38:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615637315008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615637315008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615637315008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615637315008 ""}
