{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696601200328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696601200328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  6 11:06:40 2023 " "Processing started: Fri Oct  6 11:06:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696601200328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696601200328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gol -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off gol -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696601200328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696601200492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696601200492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696601208192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696601208192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696601208193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696601208193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696601208193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696601208193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gol.v 1 1 " "Found 1 design units, including 1 entities, in source file gol.v" { { "Info" "ISGN_ENTITY_NAME" "1 gol " "Found entity 1: gol" {  } { { "gol.v" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/gol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696601208194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696601208194 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_PIXEL top.v(28) " "Verilog HDL Implicit Net warning at top.v(28): created implicit net for \"VGA_PIXEL\"" {  } { { "top.v" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/top.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1696601208194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696601208237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:video " "Elaborating entity \"vga\" for hierarchy \"vga:video\"" {  } { { "top.v" "video" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696601208239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gol gol:board " "Elaborating entity \"gol\" for hierarchy \"gol:board\"" {  } { { "top.v" "board" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696601208240 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gol.v(11) " "Verilog HDL Declaration warning at gol.v(11): vector has more than 2**16 bits" {  } { { "gol.v" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/gol.v" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696601209431 "|top|gol:board"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gol.v(30) " "Verilog HDL Declaration warning at gol.v(30): vector has more than 2**16 bits" {  } { { "gol.v" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/gol.v" 30 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696601209431 "|top|gol:board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random gol:board\|random:lfsr " "Elaborating entity \"random\" for hierarchy \"gol:board\|random:lfsr\"" {  } { { "gol.v" "lfsr" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/gol.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696601209444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1106 " "Peak virtual memory: 1106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696601232679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  6 11:07:12 2023 " "Processing ended: Fri Oct  6 11:07:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696601232679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696601232679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696601232679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696601232679 ""}
