Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul 21 00:17:00 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file convolution_timing_summary_routed.rpt -pb convolution_timing_summary_routed.pb -rpx convolution_timing_summary_routed.rpx -warn_on_violation
| Design       : convolution
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk_5/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: counter/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.098        0.000                      0                  621        0.127        0.000                      0                  621        3.500        0.000                       0                   323  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.098        0.000                      0                  612        0.127        0.000                      0                  612        3.500        0.000                       0                   323  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.927        0.000                      0                    9        0.412        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[7][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]_rep__4/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        7.468ns  (logic 3.128ns (41.886%)  route 4.340ns (58.114%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 16.877 - 12.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 9.332 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.663     9.332    conv1/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  conv1/rstl_mult_reg[7][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.459     9.791 r  conv1/rstl_mult_reg[7][3]/Q
                         net (fo=2, routed)           0.835    10.626    conv1/rstl_mult_reg[7][3]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.157    10.783 r  conv1/rstl_sum[11]_i_32/O
                         net (fo=2, routed)           0.816    11.599    conv1/rstl_sum[11]_i_32_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.355    11.954 r  conv1/rstl_sum[11]_i_36/O
                         net (fo=1, routed)           0.000    11.954    conv1/rstl_sum[11]_i_36_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.562 r  conv1/rstl_sum_reg[11]_i_12/O[3]
                         net (fo=2, routed)           1.179    13.740    conv1/rstl_sum_reg[11]_i_12_n_4
    SLICE_X24Y20         LUT3 (Prop_lut3_I2_O)        0.332    14.072 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.816    14.888    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.355    15.243 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    15.243    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.756 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.756    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.873 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.873    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.105 r  conv1/rstl_sum_reg[16]_rep_i_1/O[0]
                         net (fo=6, routed)           0.695    16.800    conv1/rstl_sum0[16]
    SLICE_X21Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.485    16.877    conv1/clk_IBUF_BUFG
    SLICE_X21Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__4/C  (IS_INVERTED)
                         clock pessimism              0.291    17.168    
                         clock uncertainty           -0.035    17.133    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)       -0.235    16.898    conv1/rstl_sum_reg[16]_rep__4
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                         -16.800    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[7][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]_rep__0/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        7.468ns  (logic 3.128ns (41.886%)  route 4.340ns (58.114%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 16.877 - 12.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 9.332 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.663     9.332    conv1/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  conv1/rstl_mult_reg[7][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.459     9.791 r  conv1/rstl_mult_reg[7][3]/Q
                         net (fo=2, routed)           0.835    10.626    conv1/rstl_mult_reg[7][3]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.157    10.783 r  conv1/rstl_sum[11]_i_32/O
                         net (fo=2, routed)           0.816    11.599    conv1/rstl_sum[11]_i_32_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.355    11.954 r  conv1/rstl_sum[11]_i_36/O
                         net (fo=1, routed)           0.000    11.954    conv1/rstl_sum[11]_i_36_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.562 r  conv1/rstl_sum_reg[11]_i_12/O[3]
                         net (fo=2, routed)           1.179    13.740    conv1/rstl_sum_reg[11]_i_12_n_4
    SLICE_X24Y20         LUT3 (Prop_lut3_I2_O)        0.332    14.072 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.816    14.888    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.355    15.243 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    15.243    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.756 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.756    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.873 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.873    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.105 r  conv1/rstl_sum_reg[16]_rep_i_1/O[0]
                         net (fo=6, routed)           0.695    16.800    conv1/rstl_sum0[16]
    SLICE_X20Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.485    16.877    conv1/clk_IBUF_BUFG
    SLICE_X20Y25         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.291    17.168    
                         clock uncertainty           -0.035    17.133    
    SLICE_X20Y25         FDRE (Setup_fdre_C_D)       -0.197    16.936    conv1/rstl_sum_reg[16]_rep__0
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                         -16.800    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[7][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]_rep__3/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        7.336ns  (logic 3.128ns (42.638%)  route 4.208ns (57.362%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 16.873 - 12.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 9.332 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.663     9.332    conv1/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  conv1/rstl_mult_reg[7][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.459     9.791 r  conv1/rstl_mult_reg[7][3]/Q
                         net (fo=2, routed)           0.835    10.626    conv1/rstl_mult_reg[7][3]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.157    10.783 r  conv1/rstl_sum[11]_i_32/O
                         net (fo=2, routed)           0.816    11.599    conv1/rstl_sum[11]_i_32_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.355    11.954 r  conv1/rstl_sum[11]_i_36/O
                         net (fo=1, routed)           0.000    11.954    conv1/rstl_sum[11]_i_36_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.562 r  conv1/rstl_sum_reg[11]_i_12/O[3]
                         net (fo=2, routed)           1.179    13.740    conv1/rstl_sum_reg[11]_i_12_n_4
    SLICE_X24Y20         LUT3 (Prop_lut3_I2_O)        0.332    14.072 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.816    14.888    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.355    15.243 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    15.243    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.756 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.756    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.873 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.873    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.105 r  conv1/rstl_sum_reg[16]_rep_i_1/O[0]
                         net (fo=6, routed)           0.563    16.668    conv1/rstl_sum0[16]
    SLICE_X25Y24         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.481    16.873    conv1/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.391    17.265    
                         clock uncertainty           -0.035    17.229    
    SLICE_X25Y24         FDRE (Setup_fdre_C_D)       -0.235    16.994    conv1/rstl_sum_reg[16]_rep__3
  -------------------------------------------------------------------
                         required time                         16.994    
                         arrival time                         -16.668    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[7][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]_rep__2/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        7.148ns  (logic 3.128ns (43.761%)  route 4.020ns (56.239%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 16.875 - 12.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 9.332 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.663     9.332    conv1/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  conv1/rstl_mult_reg[7][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.459     9.791 r  conv1/rstl_mult_reg[7][3]/Q
                         net (fo=2, routed)           0.835    10.626    conv1/rstl_mult_reg[7][3]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.157    10.783 r  conv1/rstl_sum[11]_i_32/O
                         net (fo=2, routed)           0.816    11.599    conv1/rstl_sum[11]_i_32_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.355    11.954 r  conv1/rstl_sum[11]_i_36/O
                         net (fo=1, routed)           0.000    11.954    conv1/rstl_sum[11]_i_36_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.562 r  conv1/rstl_sum_reg[11]_i_12/O[3]
                         net (fo=2, routed)           1.179    13.740    conv1/rstl_sum_reg[11]_i_12_n_4
    SLICE_X24Y20         LUT3 (Prop_lut3_I2_O)        0.332    14.072 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.816    14.888    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.355    15.243 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    15.243    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.756 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.756    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.873 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.873    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.105 r  conv1/rstl_sum_reg[16]_rep_i_1/O[0]
                         net (fo=6, routed)           0.375    16.480    conv1/rstl_sum0[16]
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.483    16.875    conv1/clk_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[16]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.391    17.267    
                         clock uncertainty           -0.035    17.231    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)       -0.235    16.996    conv1/rstl_sum_reg[16]_rep__2
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                         -16.480    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[0]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.977ns  (logic 5.919ns (99.033%)  route 0.058ns (0.967%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 16.980 - 12.000 ) 
    Source Clock Delay      (SCD):    5.424ns = ( 9.424 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.756     9.424    conv1/quant/result10__1_0
    DSP48_X0Y9           DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.630 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.056    13.686    conv1/quant/result10__1_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    15.399 r  conv1/quant/result10__2/PCOUT[0]
                         net (fo=1, routed)           0.002    15.401    conv1/quant/result10__2_n_153
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.588    16.980    conv1/quant/result10__1_0
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.391    17.371    
                         clock uncertainty           -0.035    17.336    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    15.936    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[10]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.977ns  (logic 5.919ns (99.033%)  route 0.058ns (0.967%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 16.980 - 12.000 ) 
    Source Clock Delay      (SCD):    5.424ns = ( 9.424 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.756     9.424    conv1/quant/result10__1_0
    DSP48_X0Y9           DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.630 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.056    13.686    conv1/quant/result10__1_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    15.399 r  conv1/quant/result10__2/PCOUT[10]
                         net (fo=1, routed)           0.002    15.401    conv1/quant/result10__2_n_143
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.588    16.980    conv1/quant/result10__1_0
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.391    17.371    
                         clock uncertainty           -0.035    17.336    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    15.936    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[11]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.977ns  (logic 5.919ns (99.033%)  route 0.058ns (0.967%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 16.980 - 12.000 ) 
    Source Clock Delay      (SCD):    5.424ns = ( 9.424 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.756     9.424    conv1/quant/result10__1_0
    DSP48_X0Y9           DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.630 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.056    13.686    conv1/quant/result10__1_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    15.399 r  conv1/quant/result10__2/PCOUT[11]
                         net (fo=1, routed)           0.002    15.401    conv1/quant/result10__2_n_142
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.588    16.980    conv1/quant/result10__1_0
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.391    17.371    
                         clock uncertainty           -0.035    17.336    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    15.936    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[12]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.977ns  (logic 5.919ns (99.033%)  route 0.058ns (0.967%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 16.980 - 12.000 ) 
    Source Clock Delay      (SCD):    5.424ns = ( 9.424 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.756     9.424    conv1/quant/result10__1_0
    DSP48_X0Y9           DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.630 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.056    13.686    conv1/quant/result10__1_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    15.399 r  conv1/quant/result10__2/PCOUT[12]
                         net (fo=1, routed)           0.002    15.401    conv1/quant/result10__2_n_141
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.588    16.980    conv1/quant/result10__1_0
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.391    17.371    
                         clock uncertainty           -0.035    17.336    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    15.936    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[13]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.977ns  (logic 5.919ns (99.033%)  route 0.058ns (0.967%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 16.980 - 12.000 ) 
    Source Clock Delay      (SCD):    5.424ns = ( 9.424 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.756     9.424    conv1/quant/result10__1_0
    DSP48_X0Y9           DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.630 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.056    13.686    conv1/quant/result10__1_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    15.399 r  conv1/quant/result10__2/PCOUT[13]
                         net (fo=1, routed)           0.002    15.401    conv1/quant/result10__2_n_140
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.588    16.980    conv1/quant/result10__1_0
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.391    17.371    
                         clock uncertainty           -0.035    17.336    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    15.936    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 conv1/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result1_reg/PCIN[14]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        5.977ns  (logic 5.919ns (99.033%)  route 0.058ns (0.967%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 16.980 - 12.000 ) 
    Source Clock Delay      (SCD):    5.424ns = ( 9.424 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.756     9.424    conv1/quant/result10__1_0
    DSP48_X0Y9           DSP48E1                                      r  conv1/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.630 r  conv1/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.056    13.686    conv1/quant/result10__1_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    15.399 r  conv1/quant/result10__2/PCOUT[14]
                         net (fo=1, routed)           0.002    15.401    conv1/quant/result10__2_n_139
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.588    16.980    conv1/quant/result10__1_0
    DSP48_X0Y11          DSP48E1                                      r  conv1/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.391    17.371    
                         clock uncertainty           -0.035    17.336    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    15.936    conv1/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  0.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 conv1/quant/thld2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/threshold_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.265ns  (logic 0.191ns (71.991%)  route 0.074ns (28.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 5.980 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 5.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.556     5.468    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  conv1/quant/thld2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.146     5.614 r  conv1/quant/thld2_reg/Q
                         net (fo=3, routed)           0.074     5.689    conv1/quant/thld2
    SLICE_X10Y26         LUT6 (Prop_lut6_I0_O)        0.045     5.734 r  conv1/quant/threshold[7]_i_1/O
                         net (fo=1, routed)           0.000     5.734    conv1/quant/threshold[7]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  conv1/quant/threshold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.821     5.980    conv1/quant/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  conv1/quant/threshold_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.481    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.125     5.606    conv1/quant/threshold_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.606    
                         arrival time                           5.734    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 conv1/quant/thld2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/threshold_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.267ns  (logic 0.191ns (71.452%)  route 0.076ns (28.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 5.980 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 5.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.556     5.468    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  conv1/quant/thld2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.146     5.614 f  conv1/quant/thld2_reg/Q
                         net (fo=3, routed)           0.076     5.691    conv1/quant/thld2
    SLICE_X10Y26         LUT6 (Prop_lut6_I0_O)        0.045     5.736 r  conv1/quant/threshold[6]_i_1/O
                         net (fo=1, routed)           0.000     5.736    conv1/quant/threshold[6]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  conv1/quant/threshold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.821     5.980    conv1/quant/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  conv1/quant/threshold_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.481    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.125     5.606    conv1/quant/threshold_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.606    
                         arrival time                           5.736    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 conv1/quant/result2_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/remainder_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 5.980 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.558     5.470    conv1/quant/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  conv1/quant/result2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.146     5.616 r  conv1/quant/result2_reg[2]/Q
                         net (fo=1, routed)           0.112     5.728    conv1/quant/result2[2]
    SLICE_X9Y26          FDRE                                         r  conv1/quant/remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.821     5.980    conv1/quant/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  conv1/quant/remainder_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.481    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.077     5.558    conv1/quant/remainder_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.558    
                         arrival time                           5.728    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_num3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.350%)  route 0.138ns (42.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     1.467    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  conv1/activation/aux_num2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  conv1/activation/aux_num2_reg[1]/Q
                         net (fo=1, routed)           0.138     1.747    conv1/activation/aux_num2[1]
    SLICE_X16Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  conv1/activation/aux_num3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    conv1/activation/aux_num3[1]_i_1_n_0
    SLICE_X16Y28         FDRE                                         r  conv1/activation/aux_num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.821     1.980    conv1/activation/clk_IBUF_BUFG
    SLICE_X16Y28         FDRE                                         r  conv1/activation/aux_num3_reg[1]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X16Y28         FDRE (Hold_fdre_C_D)         0.121     1.621    conv1/activation/aux_num3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 conv1/activation/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.553     1.465    conv1/activation/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  conv1/activation/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  conv1/activation/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.118     1.724    conv1/activation/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.818     1.977    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.070     1.548    conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 conv1/quant/present_state_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/next_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.670%)  route 0.124ns (39.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.146     5.613 r  conv1/quant/present_state_reg[2]/Q
                         net (fo=16, routed)          0.124     5.737    conv1/quant/present_state[2]
    SLICE_X10Y25         LUT5 (Prop_lut5_I0_O)        0.045     5.782 r  conv1/quant/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.782    conv1/quant/next_state[1]_i_1_n_0
    SLICE_X10Y25         FDRE                                         r  conv1/quant/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.820     5.979    conv1/quant/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  conv1/quant/next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.480    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.125     5.605    conv1/quant/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.605    
                         arrival time                           5.782    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 conv1/activation/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.553     1.465    conv1/activation/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  conv1/activation/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  conv1/activation/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.119     1.725    conv1/activation/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.818     1.977    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.070     1.548    conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 conv1/quant/present_state_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/next_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.317ns  (logic 0.191ns (60.287%)  route 0.126ns (39.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.146     5.613 r  conv1/quant/present_state_reg[2]/Q
                         net (fo=16, routed)          0.126     5.739    conv1/quant/present_state[2]
    SLICE_X10Y25         LUT5 (Prop_lut5_I0_O)        0.045     5.784 r  conv1/quant/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.784    conv1/quant/next_state[0]_i_1_n_0
    SLICE_X10Y25         FDRE                                         r  conv1/quant/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.820     5.979    conv1/quant/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  conv1/quant/next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.480    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.124     5.604    conv1/quant/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.604    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 conv1/activation/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.553     1.465    conv1/activation/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  conv1/activation/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  conv1/activation/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.119     1.725    conv1/activation/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.818     1.977    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.066     1.544    conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 conv1/quant/present_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/next_state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.325ns  (logic 0.191ns (58.766%)  route 0.134ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.146     5.613 r  conv1/quant/present_state_reg[1]/Q
                         net (fo=16, routed)          0.134     5.747    conv1/quant/present_state[1]
    SLICE_X10Y25         LUT5 (Prop_lut5_I4_O)        0.045     5.792 r  conv1/quant/next_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.792    conv1/quant/next_state[3]_i_1_n_0
    SLICE_X10Y25         FDRE                                         r  conv1/quant/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.820     5.979    conv1/quant/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  conv1/quant/next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.480    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.125     5.605    conv1/quant/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.605    
                         arrival time                           5.792    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y11     conv1/quant/result1_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X26Y17    clk_5/clock_out_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y16    clk_5/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y18    clk_5/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y18    clk_5/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y19    clk_5/counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y31     conv1/quant/result1_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y31     conv1/quant/result1_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y33     conv1/quant/result1_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y19    clk_5/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y33     conv1/quant/result1_reg[11]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y33     conv1/quant/result1_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y33     conv1/quant/result1_reg[12]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y33     conv1/quant/result1_reg[12]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y33     conv1/quant/result1_reg[13]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y33     conv1/quant/result1_reg[13]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y33     conv1/quant/result1_reg[4]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y33     conv1/quant/result1_reg[4]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y33     conv1/quant/result1_reg[6]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y17    clk_5/clock_out_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y16    clk_5/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y18    clk_5/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y18    clk_5/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y18    clk_5/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y18    clk_5/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y19    clk_5/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y33     conv1/quant/result1_reg[11]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y33     conv1/quant/result1_reg[12]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y33     conv1/quant/result1_reg[13]__0/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.398ns  (logic 0.484ns (34.613%)  route 0.914ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.484     9.817 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.914    10.731    conv1/activation/AR[0]
    SLICE_X15Y26         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.489    12.881    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.579    12.658    conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.398ns  (logic 0.484ns (34.613%)  route 0.914ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.484     9.817 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.914    10.731    conv1/activation/AR[0]
    SLICE_X15Y26         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.489    12.881    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.579    12.658    conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.398ns  (logic 0.484ns (34.613%)  route 0.914ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.484     9.817 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.914    10.731    conv1/activation/AR[0]
    SLICE_X15Y26         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.489    12.881    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.579    12.658    conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.398ns  (logic 0.484ns (34.613%)  route 0.914ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.484     9.817 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.914    10.731    conv1/activation/AR[0]
    SLICE_X15Y26         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.489    12.881    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.579    12.658    conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.026ns  (logic 0.484ns (47.180%)  route 0.542ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.484     9.817 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.542    10.359    conv1/activation/AR[0]
    SLICE_X13Y26         FDPE                                         f  conv1/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.495    12.887    conv1/activation/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE                                         r  conv1/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.425    13.313    
                         clock uncertainty           -0.035    13.277    
    SLICE_X13Y26         FDPE (Recov_fdpe_C_PRE)     -0.533    12.744    conv1/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.055ns  (logic 0.524ns (49.652%)  route 0.531ns (50.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 16.885 - 12.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.524     9.857 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.531    10.388    conv1/quant/AR[0]
    SLICE_X11Y25         FDCE                                         f  conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.493    16.885    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.425    17.311    
                         clock uncertainty           -0.035    17.275    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.402    16.873    conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.055ns  (logic 0.524ns (49.652%)  route 0.531ns (50.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 16.885 - 12.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.524     9.857 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.531    10.388    conv1/quant/AR[0]
    SLICE_X11Y25         FDCE                                         f  conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.493    16.885    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.425    17.311    
                         clock uncertainty           -0.035    17.275    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.402    16.873    conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.055ns  (logic 0.524ns (49.652%)  route 0.531ns (50.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 16.885 - 12.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.524     9.857 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.531    10.388    conv1/quant/AR[0]
    SLICE_X11Y25         FDCE                                         f  conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.493    16.885    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.425    17.311    
                         clock uncertainty           -0.035    17.275    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.402    16.873    conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.055ns  (logic 0.524ns (49.652%)  route 0.531ns (50.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 16.885 - 12.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.524     9.857 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.531    10.388    conv1/quant/AR[0]
    SLICE_X11Y25         FDCE                                         f  conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.493    16.885    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.425    17.311    
                         clock uncertainty           -0.035    17.275    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.402    16.873    conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  6.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.340ns  (logic 0.167ns (49.067%)  route 0.173ns (50.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.167     5.634 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.173     5.808    conv1/quant/AR[0]
    SLICE_X11Y25         FDCE                                         f  conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.820     5.979    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.480    
    SLICE_X11Y25         FDCE (Remov_fdce_C_CLR)     -0.085     5.395    conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.395    
                         arrival time                           5.808    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.340ns  (logic 0.167ns (49.067%)  route 0.173ns (50.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.167     5.634 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.173     5.808    conv1/quant/AR[0]
    SLICE_X11Y25         FDCE                                         f  conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.820     5.979    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.480    
    SLICE_X11Y25         FDCE (Remov_fdce_C_CLR)     -0.085     5.395    conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.395    
                         arrival time                           5.808    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.340ns  (logic 0.167ns (49.067%)  route 0.173ns (50.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.167     5.634 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.173     5.808    conv1/quant/AR[0]
    SLICE_X11Y25         FDCE                                         f  conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.820     5.979    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.480    
    SLICE_X11Y25         FDCE (Remov_fdce_C_CLR)     -0.085     5.395    conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.395    
                         arrival time                           5.808    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.340ns  (logic 0.167ns (49.067%)  route 0.173ns (50.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.167     5.634 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.173     5.808    conv1/quant/AR[0]
    SLICE_X11Y25         FDCE                                         f  conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.820     5.979    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.480    
    SLICE_X11Y25         FDCE (Remov_fdce_C_CLR)     -0.085     5.395    conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.395    
                         arrival time                           5.808    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             4.456ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.357ns  (logic 0.151ns (42.314%)  route 0.206ns (57.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.151     5.618 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.206     5.824    conv1/activation/AR[0]
    SLICE_X13Y26         FDPE                                         f  conv1/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.821     1.980    conv1/activation/clk_IBUF_BUFG
    SLICE_X13Y26         FDPE                                         r  conv1/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism             -0.499     1.481    
                         clock uncertainty            0.035     1.517    
    SLICE_X13Y26         FDPE (Remov_fdpe_C_PRE)     -0.148     1.369    conv1/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.659ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.579ns  (logic 0.151ns (26.065%)  route 0.428ns (73.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.151     5.618 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.428     6.047    conv1/activation/AR[0]
    SLICE_X15Y26         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.818     1.977    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism             -0.480     1.497    
                         clock uncertainty            0.035     1.533    
    SLICE_X15Y26         FDCE (Remov_fdce_C_CLR)     -0.145     1.388    conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.579ns  (logic 0.151ns (26.065%)  route 0.428ns (73.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.151     5.618 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.428     6.047    conv1/activation/AR[0]
    SLICE_X15Y26         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.818     1.977    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism             -0.480     1.497    
                         clock uncertainty            0.035     1.533    
    SLICE_X15Y26         FDCE (Remov_fdce_C_CLR)     -0.145     1.388    conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.579ns  (logic 0.151ns (26.065%)  route 0.428ns (73.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.151     5.618 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.428     6.047    conv1/activation/AR[0]
    SLICE_X15Y26         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.818     1.977    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism             -0.480     1.497    
                         clock uncertainty            0.035     1.533    
    SLICE_X15Y26         FDCE (Remov_fdce_C_CLR)     -0.145     1.388    conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (arrival time - required time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.579ns  (logic 0.151ns (26.065%)  route 0.428ns (73.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns = ( 5.467 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.555     5.467    conv1/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.151     5.618 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.428     6.047    conv1/activation/AR[0]
    SLICE_X15Y26         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.818     1.977    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y26         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism             -0.480     1.497    
                         clock uncertainty            0.035     1.533    
    SLICE_X15Y26         FDCE (Remov_fdce_C_CLR)     -0.145     1.388    conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  4.659    





