_____________________________________________________________
BASELINE

f9da37d Complete set of primitive gate simplifications

Synthesizing 8-bit double_exp_221_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 19 seconds
- - Interposed wires before primary outputs: 0 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 0 seconds
- Merged identical logic: 2 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 0 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 23 seconds
Synthesizing 16-bit double_exp_51175_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 61 seconds
- - Interposed wires before primary outputs: 2 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 2 seconds
- Merged identical logic: 10 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 2 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 78 seconds
Synthesizing 24-bit double_exp_16767675_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 146 seconds
- - Interposed wires before primary outputs: 5 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 5 seconds
- Merged identical logic: 30 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 1 second
- Generated verilog module: 5 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 190 seconds
Synthesizing 32-bit double_exp_4201314911_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 302 seconds
- - Interposed wires before primary outputs: 8 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 8 seconds
- Merged identical logic: 80 seconds
- Deleted dead logic: 1 second
- Renamed wires: 1 second
- Generated verilog module: 8 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 404 seconds
Synthesizing 40-bit double_exp_812584906161_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 510 seconds
- - Interposed wires before primary outputs: 17 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 17 seconds
- Merged identical logic: 167 seconds
- Deleted dead logic: 2 seconds
- Renamed wires: 2 seconds
- Generated verilog module: 13 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 715 seconds

_____________________________________________________________
SEPARATED SIMPLIFICATION FROM ELABORATION

73403da Separated simplification from elaboration

Synthesizing 8-bit double_exp_221_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 8 seconds
- Simplified circuit: 11 seconds
- - Interposed wires before primary outputs: 0 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 0 seconds
- Merged identical logic: 2 seconds
Warning: 1 unused wire:
  xn
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 0 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 25 seconds
Synthesizing 16-bit double_exp_51175_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 26 seconds
- Simplified circuit: 78 seconds
- - Interposed wires before primary outputs: 2 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 2 seconds
- Merged identical logic: 11 seconds
Warning: 1 unused wire:
  xn
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 2 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 122 seconds
Synthesizing 24-bit double_exp_16767675_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 57 seconds
- Simplified circuit: 244 seconds
- - Interposed wires before primary outputs: 4 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 4 seconds
- Merged identical logic: 31 seconds
Warning: 1 unused wire:
  xn
- Deleted dead logic: 0 seconds
- Renamed wires: 1 second
- Generated verilog module: 5 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 345 seconds
Synthesizing 32-bit double_exp_4201314911_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 107 seconds
- Simplified circuit: 550 seconds
- - Interposed wires before primary outputs: 8 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 8 seconds
- Merged identical logic: 82 seconds
- Deleted dead logic: 1 second
- Renamed wires: 1 second
- Generated verilog module: 8 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 761 seconds
Synthesizing 40-bit double_exp_812584906161_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 177 seconds
- Simplified circuit: 1025 seconds
- - Interposed wires before primary outputs: 14 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 14 seconds
- Merged identical logic: 187 seconds
- Deleted dead logic: 2 seconds
- Renamed wires: 2 seconds
- Generated verilog module: 13 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 1424 seconds

_____________________________________________________________
OPTIMIZED PROLOG ENGINE FOR NULL SUBSTITUTION CASE

40c55b1 Optimized prolog engine for case when no substitution is returned

Synthesizing 8-bit double_exp_221_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 7 seconds
- Simplified circuit: 8 seconds
- - Interposed wires before primary outputs: 0 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 0 seconds
- Merged identical logic: 2 seconds
Warning: 1 unused wire:
  xn
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 0 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 20 seconds
Synthesizing 16-bit double_exp_51175_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 23 seconds
- Simplified circuit: 57 seconds
- - Interposed wires before primary outputs: 2 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 2 seconds
- Merged identical logic: 11 seconds
Warning: 1 unused wire:
  xn
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 2 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 97 seconds
Synthesizing 24-bit double_exp_16767675_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 50 seconds
- Simplified circuit: 179 seconds
- - Interposed wires before primary outputs: 4 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 4 seconds
- Merged identical logic: 32 seconds
Warning: 1 unused wire:
  xn
- Deleted dead logic: 0 seconds
- Renamed wires: 1 second
- Generated verilog module: 5 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 274 seconds
Synthesizing 32-bit double_exp_4201314911_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 97 seconds
- Simplified circuit: 391 seconds
- - Interposed wires before primary outputs: 8 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 8 seconds
- Merged identical logic: 82 seconds
- Deleted dead logic: 1 second
- Renamed wires: 1 second
- Generated verilog module: 8 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 592 seconds
Synthesizing 40-bit double_exp_812584906161_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 160 seconds
- Simplified circuit: 716 seconds
- - Interposed wires before primary outputs: 13 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 13 seconds
- Merged identical logic: 190 seconds
- Deleted dead logic: 2 seconds
- Renamed wires: 2 seconds
- Generated verilog module: 13 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 1100 seconds

_____________________________________________________________
EFFICIENTLY SIMPLIFYING CIRCUITS USING UNION-FIND TO CONNECT

2f60cf8 Efficiently simplifying circuits

Synthesizing 8-bit double_exp_199_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 7 seconds
- Simplified circuit: 0 seconds
- - Interposed wires before primary outputs: 0 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 0 seconds
- Merged identical logic: 2 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 0 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 12 seconds
Synthesizing 16-bit double_exp_63999_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 23 seconds
- Simplified circuit: 1 second
- - Interposed wires before primary outputs: 2 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 2 seconds
- Merged identical logic: 10 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 2 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 41 seconds
Synthesizing 24-bit double_exp_16166651_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 50 seconds
- Simplified circuit: 3 seconds
- - Interposed wires before primary outputs: 5 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 5 seconds
- Merged identical logic: 29 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 1 second
- Generated verilog module: 5 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 95 seconds
Synthesizing 32-bit double_exp_2596181949_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 97 seconds
- Simplified circuit: 5 seconds
- - Interposed wires before primary outputs: 8 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 8 seconds
- Merged identical logic: 85 seconds
- Deleted dead logic: 1 second
- Renamed wires: 1 second
- Generated verilog module: 8 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 209 seconds
Synthesizing 40-bit double_exp_878143302713_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 157 seconds
- Simplified circuit: 8 seconds
- - Interposed wires before primary outputs: 18 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 18 seconds
- Merged identical logic: 148 seconds
- Deleted dead logic: 2 seconds
- Renamed wires: 2 seconds
- Generated verilog module: 13 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 353 seconds
Synthesizing 48-bit double_exp_166842028614963_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 245 seconds
- Simplified circuit: 16 seconds
- - Interposed wires before primary outputs: 18 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 18 seconds
- Merged identical logic: 302 seconds
- Deleted dead logic: 3 seconds
- Renamed wires: 3 seconds
- Generated verilog module: 23 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 614 seconds
Synthesizing 56-bit double_exp_40277943742463041_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 349 seconds
- Simplified circuit: 16 seconds
- - Interposed wires before primary outputs: 34 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 34 seconds
- Merged identical logic: 488 seconds
- Deleted dead logic: 4 seconds
- Renamed wires: 5 seconds
- Generated verilog module: 33 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 933 seconds

_____________________________________________________________
EFFICIENTLY MERGING IDENTICAL LOGIC USING HOPCROFT'S ALGORITHM

e9eb61d Using Hopcroft's algorithm to merge identical logic

Synthesizing 8-bit double_exp_221_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 7 seconds
- Simplified circuit: 0 seconds
- - Interposed wires before primary outputs: 0 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 0 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 0 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 1 second
- TOTAL: 11 seconds
Synthesizing 16-bit double_exp_51175_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 23 seconds
- Simplified circuit: 1 second
- - Interposed wires before primary outputs: 2 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 2 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 2 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 2 seconds
- TOTAL: 33 seconds
Synthesizing 24-bit double_exp_16767675_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 49 seconds
- Simplified circuit: 3 seconds
- - Interposed wires before primary outputs: 4 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 5 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 1 second
- Generated verilog module: 4 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 6 seconds
- TOTAL: 71 seconds
Synthesizing 32-bit double_exp_4201314911_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 98 seconds
- Simplified circuit: 5 seconds
- - Interposed wires before primary outputs: 8 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 8 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 1 second
- Renamed wires: 1 second
- Generated verilog module: 8 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 9 seconds
- TOTAL: 134 seconds
Synthesizing 40-bit double_exp_812584906161_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 158 seconds
- Simplified circuit: 9 seconds
- - Interposed wires before primary outputs: 18 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 18 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 2 seconds
- Renamed wires: 2 seconds
- Generated verilog module: 12 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 13 seconds
- TOTAL: 219 seconds
Synthesizing 48-bit double_exp_202718022952341_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 248 seconds
- Simplified circuit: 15 seconds
- - Interposed wires before primary outputs: 18 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 19 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 3 seconds
- Renamed wires: 3 seconds
- Generated verilog module: 22 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 17 seconds
- TOTAL: 333 seconds
Synthesizing 56-bit double_exp_50168938772051441_1000:
- Instantiated parameters: 0 seconds
- Elaborated modules: 352 seconds
- Simplified circuit: 16 seconds
- - Interposed wires before primary outputs: 34 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 34 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 4 seconds
- Renamed wires: 5 seconds
- Generated verilog module: 34 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 24 seconds
- TOTAL: 475 seconds
Synthesizing 64-bit double_exp_13962236505266237245_1000:
- Instantiated parameters: 1 second
- Elaborated modules: 482 seconds
- Simplified circuit: 21 seconds
- - Interposed wires before primary outputs: 47 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 47 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 5 seconds
- Renamed wires: 7 seconds
- Generated verilog module: 46 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 33 seconds
- TOTAL: 647 seconds

_____________________________________________________________
DON'T ADD BUS WIRES TO THE GENERATED VAR LIST

f898383 Don't add bus wires to the generated var list

Synthesizing double_exp_8:
- Instantiated parameters: 0 seconds
- Elaborated modules: 5 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 0 seconds
- - Interposed wires before primary outputs: 0 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 0 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 0 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 1 second
- TOTAL: 9 seconds
Synthesizing double_exp_16:
- Instantiated parameters: 0 seconds
- Elaborated modules: 15 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 1 second
- - Interposed wires before primary outputs: 2 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 2 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 2 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 2 seconds
- TOTAL: 25 seconds
Synthesizing double_exp_24:
- Instantiated parameters: 0 seconds
- Elaborated modules: 31 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 3 seconds
- - Interposed wires before primary outputs: 4 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 5 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 1 second
- Generated verilog module: 4 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 5 seconds
- TOTAL: 52 seconds
Synthesizing double_exp_32:
- Instantiated parameters: 0 seconds
- Elaborated modules: 56 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 2 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 5 seconds
- - Interposed wires before primary outputs: 8 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 8 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 1 second
- Renamed wires: 1 second
- Generated verilog module: 8 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 8 seconds
- TOTAL: 92 seconds
Synthesizing double_exp_40:
- Instantiated parameters: 0 seconds
- Elaborated modules: 97 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 4 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 8 seconds
- - Interposed wires before primary outputs: 18 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 18 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 2 seconds
- Renamed wires: 2 seconds
- Generated verilog module: 12 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 13 seconds
- TOTAL: 158 seconds
Synthesizing double_exp_48:
- Instantiated parameters: 0 seconds
- Elaborated modules: 158 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 10 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 15 seconds
- - Interposed wires before primary outputs: 18 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 18 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 3 seconds
- Renamed wires: 4 seconds
- Generated verilog module: 22 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 18 seconds
- TOTAL: 243 seconds
Synthesizing double_exp_56:
- Instantiated parameters: 0 seconds
- Elaborated modules: 236 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 8 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 2 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 15 seconds
- - Interposed wires before primary outputs: 35 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 35 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 4 seconds
- Renamed wires: 5 seconds
- Generated verilog module: 34 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 23 seconds
- TOTAL: 357 seconds
Synthesizing double_exp_64:
- Instantiated parameters: 1 second
- Elaborated modules: 337 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 11 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 2 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 20 seconds
- - Interposed wires before primary outputs: 47 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 47 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 5 seconds
- Renamed wires: 7 seconds
- Generated verilog module: 46 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 33 seconds
- TOTAL: 502 seconds

_____________________________________________________________
STORE GENERATED VARIABLES IN SETS RATHER THAN LISTS

71432fd Store generated variables in sets rather than lists

Synthesizing double_exp_8:
- Instantiated parameters: 0 seconds
- Elaborated modules: 3 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 0 seconds
- - Interposed wires before primary outputs: 0 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 0 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 0 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 0 seconds
- TOTAL: 7 seconds
Synthesizing double_exp_16:
- Instantiated parameters: 0 seconds
- Elaborated modules: 9 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 1 second
- - Interposed wires before primary outputs: 2 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 2 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 0 seconds
- Generated verilog module: 2 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 2 seconds
- TOTAL: 20 seconds
Synthesizing double_exp_24:
- Instantiated parameters: 0 seconds
- Elaborated modules: 19 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 3 seconds
- - Interposed wires before primary outputs: 5 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 5 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 0 seconds
- Renamed wires: 1 second
- Generated verilog module: 4 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 5 seconds
- TOTAL: 40 seconds
Synthesizing double_exp_32:
- Instantiated parameters: 0 seconds
- Elaborated modules: 31 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 2 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 4 seconds
- - Interposed wires before primary outputs: 8 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 8 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 1 second
- Renamed wires: 1 second
- Generated verilog module: 8 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 8 seconds
- TOTAL: 67 seconds
Synthesizing double_exp_40:
- Instantiated parameters: 0 seconds
- Elaborated modules: 49 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 4 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 8 seconds
- - Interposed wires before primary outputs: 18 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 18 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 2 seconds
- Renamed wires: 2 seconds
- Generated verilog module: 12 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 13 seconds
- TOTAL: 109 seconds
Synthesizing double_exp_48:
- Instantiated parameters: 0 seconds
- Elaborated modules: 69 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 8 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 14 seconds
- - Interposed wires before primary outputs: 18 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 18 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 3 seconds
- Renamed wires: 4 seconds
- Generated verilog module: 22 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 18 seconds
- TOTAL: 152 seconds
Synthesizing double_exp_56:
- Instantiated parameters: 0 seconds
- Elaborated modules: 94 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 6 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 14 seconds
- - Interposed wires before primary outputs: 34 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 34 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 4 seconds
- Renamed wires: 5 seconds
- Generated verilog module: 34 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 23 seconds
- TOTAL: 212 seconds
Synthesizing double_exp_64:
- Instantiated parameters: 1 second
- Elaborated modules: 123 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 8 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 2 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 18 seconds
- - Interposed wires before primary outputs: 45 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 45 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 5 seconds
- Renamed wires: 7 seconds
- Generated verilog module: 46 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 32 seconds
- TOTAL: 281 seconds
Synthesizing double_exp_72:
- Instantiated parameters: 1 second
- Elaborated modules: 158 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 11 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 3 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 23 seconds
- - Interposed wires before primary outputs: 54 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 54 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 6 seconds
- Renamed wires: 8 seconds
- Generated verilog module: 60 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 38 seconds
- TOTAL: 355 seconds
Synthesizing double_exp_80:
- Instantiated parameters: 1 second
- Elaborated modules: 200 seconds
- - Connected wires: 2 seconds
- - Propagated constant wires: 14 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 4 seconds
- - Connected wires: 1 second
- - Propagated constant wires: 2 seconds
- - Connected wires: 0 seconds
- - Propagated constant wires: 1 second
- - Connected wires: 0 seconds
- - Propagated constant wires: 0 seconds
- - Connected wires: 0 seconds
- Simplified circuit: 29 seconds
- - Interposed wires before primary outputs: 73 seconds
- - Cleaned up: 0 seconds
- Rescued primary outputs: 73 seconds
- Merged identical logic: 0 seconds
- Deleted dead logic: 8 seconds
- Renamed wires: 11 seconds
- Generated verilog module: 73 seconds
- Generated verilog testbench: 0 seconds
- Passed a random test: 57 seconds
- TOTAL: 456 seconds

_____________________________________________________________
PROFILE LIVE HEAP SIZE IN ADDITION TO TIME

4840067 Improving for memory efficiency

Synthesizing double_exp_8:
- Instantiated parameters: 0 seconds (265Mb)
- Elaborated modules: 3 seconds (300Mb)
- - Connected wires: 0 seconds (300Mb)
- - Propagated constant wires: 0 seconds (304Mb)
- - Connected wires: 0 seconds (304Mb)
- - Propagated constant wires: 0 seconds (305Mb)
- - Connected wires: 0 seconds (305Mb)
- - Propagated constant wires: 0 seconds (306Mb)
- - Connected wires: 0 seconds (306Mb)
- - Propagated constant wires: 0 seconds (306Mb)
- - Connected wires: 0 seconds (306Mb)
- - Propagated constant wires: 0 seconds (306Mb)
- - Connected wires: 0 seconds (306Mb)
- Simplified circuit: 32 seconds (306Mb)
- - Interposed wires before primary outputs: 0 seconds (308Mb)
- - Cleaned up: 0 seconds (308Mb)
- Rescued primary outputs: 6 seconds (308Mb)
- Merged identical logic: 0 seconds (308Mb)
- Deleted dead logic: 0 seconds (308Mb)
- Renamed wires: 0 seconds (308Mb)
- Generated verilog module: 0 seconds (308Mb)
- Generated verilog testbench: 0 seconds (308Mb)
- Passed a random test: 0 seconds (308Mb)
- TOTAL: 73 seconds (263Mb)
Synthesizing double_exp_16:
- Instantiated parameters: 0 seconds (267Mb)
- Elaborated modules: 9 seconds (324Mb)
- - Connected wires: 0 seconds (324Mb)
- - Propagated constant wires: 0 seconds (338Mb)
- - Connected wires: 0 seconds (338Mb)
- - Propagated constant wires: 0 seconds (342Mb)
- - Connected wires: 0 seconds (342Mb)
- - Propagated constant wires: 0 seconds (344Mb)
- - Connected wires: 0 seconds (344Mb)
- - Propagated constant wires: 0 seconds (345Mb)
- - Connected wires: 0 seconds (345Mb)
- - Propagated constant wires: 0 seconds (345Mb)
- - Connected wires: 0 seconds (345Mb)
- Simplified circuit: 37 seconds (345Mb)
- - Interposed wires before primary outputs: 0 seconds (351Mb)
- - Cleaned up: 0 seconds (351Mb)
- Rescued primary outputs: 7 seconds (351Mb)
- Merged identical logic: 0 seconds (351Mb)
- Deleted dead logic: 0 seconds (351Mb)
- Renamed wires: 0 seconds (352Mb)
- Generated verilog module: 2 seconds (352Mb)
- Generated verilog testbench: 0 seconds (352Mb)
- Passed a random test: 2 seconds (352Mb)
- TOTAL: 92 seconds (263Mb)
Synthesizing double_exp_24:
- Instantiated parameters: 0 seconds (269Mb)
- Elaborated modules: 18 seconds (348Mb)
- - Connected wires: 0 seconds (349Mb)
- - Propagated constant wires: 1 second (376Mb)
- - Connected wires: 0 seconds (377Mb)
- - Propagated constant wires: 0 seconds (384Mb)
- - Connected wires: 0 seconds (384Mb)
- - Propagated constant wires: 0 seconds (388Mb)
- - Connected wires: 0 seconds (388Mb)
- - Propagated constant wires: 0 seconds (390Mb)
- - Connected wires: 0 seconds (390Mb)
- - Propagated constant wires: 0 seconds (390Mb)
- - Connected wires: 0 seconds (390Mb)
- Simplified circuit: 42 seconds (390Mb)
- - Interposed wires before primary outputs: 0 seconds (404Mb)
- - Cleaned up: 0 seconds (404Mb)
- Rescued primary outputs: 8 seconds (404Mb)
- Merged identical logic: 0 seconds (404Mb)
- Deleted dead logic: 0 seconds (404Mb)
- Renamed wires: 1 second (405Mb)
- Generated verilog module: 4 seconds (404Mb)
- Generated verilog testbench: 0 seconds (404Mb)
- Passed a random test: 5 seconds (404Mb)
- TOTAL: 118 seconds (263Mb)
Synthesizing double_exp_32:
- Instantiated parameters: 0 seconds (271Mb)
- Elaborated modules: 31 seconds (374Mb)
- - Connected wires: 0 seconds (375Mb)
- - Propagated constant wires: 2 seconds (422Mb)
- - Connected wires: 0 seconds (423Mb)
- - Propagated constant wires: 0 seconds (436Mb)
- - Connected wires: 0 seconds (436Mb)
- - Propagated constant wires: 0 seconds (443Mb)
- - Connected wires: 0 seconds (443Mb)
- - Propagated constant wires: 0 seconds (446Mb)
- - Connected wires: 0 seconds (446Mb)
- - Propagated constant wires: 0 seconds (446Mb)
- - Connected wires: 0 seconds (446Mb)
- Simplified circuit: 49 seconds (446Mb)
- - Interposed wires before primary outputs: 1 second (471Mb)
- - Cleaned up: 0 seconds (471Mb)
- Rescued primary outputs: 9 seconds (471Mb)
- Merged identical logic: 0 seconds (471Mb)
- Deleted dead logic: 1 second (471Mb)
- Renamed wires: 1 second (471Mb)
- Generated verilog module: 8 seconds (471Mb)
- Generated verilog testbench: 0 seconds (471Mb)
- Passed a random test: 8 seconds (471Mb)
- TOTAL: 153 seconds (263Mb)
Synthesizing double_exp_40:
- Instantiated parameters: 0 seconds (273Mb)
- Elaborated modules: 47 seconds (399Mb)
- - Connected wires: 0 seconds (400Mb)
- - Propagated constant wires: 3 seconds (472Mb)
- - Connected wires: 0 seconds (472Mb)
- - Propagated constant wires: 1 second (493Mb)
- - Connected wires: 0 seconds (493Mb)
- - Propagated constant wires: 0 seconds (503Mb)
- - Connected wires: 0 seconds (503Mb)
- - Propagated constant wires: 0 seconds (508Mb)
- - Connected wires: 0 seconds (508Mb)
- - Propagated constant wires: 0 seconds (508Mb)
- - Connected wires: 0 seconds (508Mb)
- Simplified circuit: 57 seconds (508Mb)
- - Interposed wires before primary outputs: 1 second (546Mb)
- - Cleaned up: 0 seconds (546Mb)
- Rescued primary outputs: 11 seconds (546Mb)
- Merged identical logic: 0 seconds (546Mb)
- Deleted dead logic: 2 seconds (546Mb)
- Renamed wires: 2 seconds (546Mb)
- Generated verilog module: 12 seconds (546Mb)
- Generated verilog testbench: 0 seconds (546Mb)
- Passed a random test: 12 seconds (546Mb)
- TOTAL: 195 seconds (263Mb)
Synthesizing double_exp_48:
- Instantiated parameters: 0 seconds (275Mb)
- Elaborated modules: 67 seconds (424Mb)
- - Connected wires: 0 seconds (425Mb)
- - Propagated constant wires: 4 seconds (527Mb)
- - Connected wires: 0 seconds (527Mb)
- - Propagated constant wires: 1 second (557Mb)
- - Connected wires: 0 seconds (557Mb)
- - Propagated constant wires: 0 seconds (571Mb)
- - Connected wires: 0 seconds (572Mb)
- - Propagated constant wires: 0 seconds (579Mb)
- - Connected wires: 0 seconds (579Mb)
- - Propagated constant wires: 0 seconds (579Mb)
- - Connected wires: 0 seconds (579Mb)
- Simplified circuit: 66 seconds (579Mb)
- - Interposed wires before primary outputs: 2 seconds (633Mb)
- - Cleaned up: 0 seconds (633Mb)
- Rescued primary outputs: 14 seconds (632Mb)
- Merged identical logic: 0 seconds (632Mb)
- Deleted dead logic: 3 seconds (633Mb)
- Renamed wires: 3 seconds (633Mb)
- Generated verilog module: 22 seconds (633Mb)
- Generated verilog testbench: 0 seconds (633Mb)
- Passed a random test: 18 seconds (633Mb)
- TOTAL: 250 seconds (263Mb)
Synthesizing double_exp_56:
- Instantiated parameters: 0 seconds (278Mb)
- Elaborated modules: 92 seconds (450Mb)
- - Connected wires: 1 second (450Mb)
- - Propagated constant wires: 6 seconds (587Mb)
- - Connected wires: 0 seconds (588Mb)
- - Propagated constant wires: 1 second (627Mb)
- - Connected wires: 0 seconds (627Mb)
- - Propagated constant wires: 1 second (646Mb)
- - Connected wires: 0 seconds (646Mb)
- - Propagated constant wires: 0 seconds (655Mb)
- - Connected wires: 0 seconds (655Mb)
- - Propagated constant wires: 0 seconds (656Mb)
- - Connected wires: 0 seconds (656Mb)
- Simplified circuit: 76 seconds (655Mb)
- - Interposed wires before primary outputs: 3 seconds (727Mb)
- - Cleaned up: 0 seconds (728Mb)
- Rescued primary outputs: 16 seconds (727Mb)
- Merged identical logic: 0 seconds (727Mb)
- Deleted dead logic: 4 seconds (727Mb)
- Renamed wires: 5 seconds (728Mb)
- Generated verilog module: 34 seconds (728Mb)
- Generated verilog testbench: 0 seconds (728Mb)
- Passed a random test: 24 seconds (728Mb)
- TOTAL: 317 seconds (263Mb)
Synthesizing double_exp_64:
- Instantiated parameters: 1 second (281Mb)
- Elaborated modules: 122 seconds (477Mb)
- - Connected wires: 1 second (477Mb)
- - Propagated constant wires: 8 seconds (655Mb)
- - Connected wires: 0 seconds (656Mb)
- - Propagated constant wires: 2 seconds (707Mb)
- - Connected wires: 1 second (707Mb)
- - Propagated constant wires: 1 second (731Mb)
- - Connected wires: 0 seconds (732Mb)
- - Propagated constant wires: 0 seconds (744Mb)
- - Connected wires: 0 seconds (744Mb)
- - Propagated constant wires: 0 seconds (744Mb)
- - Connected wires: 0 seconds (744Mb)
- Simplified circuit: 88 seconds (744Mb)
- - Interposed wires before primary outputs: 5 seconds (837Mb)
- - Cleaned up: 0 seconds (837Mb)
- Rescued primary outputs: 20 seconds (837Mb)
- Merged identical logic: 0 seconds (837Mb)
- Deleted dead logic: 5 seconds (837Mb)
- Renamed wires: 7 seconds (838Mb)
- Generated verilog module: 46 seconds (838Mb)
- Generated verilog testbench: 0 seconds (838Mb)
- Passed a random test: 32 seconds (838Mb)
- TOTAL: 396 seconds (263Mb)
Synthesizing double_exp_72:
- Instantiated parameters: 1 second (283Mb)
- Elaborated modules: 157 seconds (502Mb)
- - Connected wires: 1 second (503Mb)
- - Propagated constant wires: 11 seconds (726Mb)
- - Connected wires: 1 second (726Mb)
- - Propagated constant wires: 3 seconds (794Mb)
- - Connected wires: 1 second (795Mb)
- - Propagated constant wires: 1 second (827Mb)
- - Connected wires: 0 seconds (827Mb)
- - Propagated constant wires: 0 seconds (841Mb)
- - Connected wires: 0 seconds (841Mb)
- - Propagated constant wires: 0 seconds (841Mb)
- - Connected wires: 0 seconds (841Mb)
- Simplified circuit: 102 seconds (841Mb)
- - Interposed wires before primary outputs: 6 seconds (958Mb)
- - Cleaned up: 0 seconds (958Mb)
- Rescued primary outputs: 23 seconds (958Mb)
- Merged identical logic: 0 seconds (958Mb)
- Deleted dead logic: 6 seconds (958Mb)
- Renamed wires: 8 seconds (959Mb)
- Generated verilog module: 60 seconds (959Mb)
- Generated verilog testbench: 0 seconds (959Mb)
- Passed a random test: 43 seconds (959Mb)
- TOTAL: 484 seconds (263Mb)
Synthesizing double_exp_80:
- Instantiated parameters: 1 second (286Mb)
- Elaborated modules: 198 seconds (529Mb)
- - Connected wires: 2 seconds (529Mb)
- - Propagated constant wires: 14 seconds (803Mb)
- - Connected wires: 1 second (803Mb)
- - Propagated constant wires: 3 seconds (884Mb)
- - Connected wires: 1 second (884Mb)
- - Propagated constant wires: 2 seconds (923Mb)
- - Connected wires: 0 seconds (924Mb)
- - Propagated constant wires: 1 second (944Mb)
- - Connected wires: 0 seconds (944Mb)
- - Propagated constant wires: 0 seconds (944Mb)
- - Connected wires: 0 seconds (944Mb)
- Simplified circuit: 117 seconds (944Mb)
- - Interposed wires before primary outputs: 8 seconds (1087Mb)
- - Cleaned up: 0 seconds (1088Mb)
- Rescued primary outputs: 27 seconds (1087Mb)
- Merged identical logic: 0 seconds (1087Mb)
- Deleted dead logic: 8 seconds (1087Mb)
- Renamed wires: 11 seconds (1088Mb)
- Generated verilog module: 73 seconds (1088Mb)
- Generated verilog testbench: 0 seconds (1088Mb)
- Passed a random test: 53 seconds (1088Mb)
- TOTAL: 584 seconds (263Mb)
Synthesizing double_exp_88:
- Instantiated parameters: 1 second (288Mb)
- Elaborated modules: 245 seconds (555Mb)
- - Connected wires: 2 seconds (555Mb)
- - Propagated constant wires: 17 seconds (884Mb)
- - Connected wires: 1 second (885Mb)
- - Propagated constant wires: 4 seconds (985Mb)
- - Connected wires: 2 seconds (985Mb)
- - Propagated constant wires: 2 seconds (1034Mb)
- - Connected wires: 1 second (1034Mb)
- - Propagated constant wires: 1 second (1058Mb)
- - Connected wires: 0 seconds (1058Mb)
- - Propagated constant wires: 0 seconds (1058Mb)
- - Connected wires: 0 seconds (1058Mb)
- Simplified circuit: 138 seconds (1058Mb)
- - Interposed wires before primary outputs: 10 seconds (1230Mb)
- - Cleaned up: 0 seconds (1230Mb)
- Rescued primary outputs: 33 seconds (1230Mb)
- Merged identical logic: 0 seconds (1230Mb)
- Deleted dead logic: 10 seconds (1230Mb)
- Renamed wires: 13 seconds (1231Mb)
- Generated verilog module: 92 seconds (1230Mb)
- Generated verilog testbench: 0 seconds (1230Mb)
- Passed a random test: 65 seconds (1230Mb)
- TOTAL: 709 seconds (263Mb)
Synthesizing double_exp_96:
- Instantiated parameters: 1 second (291Mb)
- Elaborated modules: 299 seconds (582Mb)
- - Connected wires: 2 seconds (583Mb)
- - Propagated constant wires: 20 seconds (972Mb)
- - Connected wires: 2 seconds (973Mb)
- - Propagated constant wires: 5 seconds (1094Mb)
- - Connected wires: 2 seconds (1094Mb)
- - Propagated constant wires: 3 seconds (1154Mb)
- - Connected wires: 1 second (1155Mb)
- - Propagated constant wires: 1 second (1183Mb)
- - Connected wires: 0 seconds (1183Mb)
- - Propagated constant wires: 0 seconds (1183Mb)
- - Connected wires: 0 seconds (1183Mb)
- Simplified circuit: 156 seconds (1183Mb)
- - Interposed wires before primary outputs: 12 seconds (1386Mb)
- - Cleaned up: 0 seconds (1386Mb)
- Rescued primary outputs: 38 seconds (1386Mb)
- Merged identical logic: 0 seconds (1386Mb)
- Deleted dead logic: 12 seconds (1386Mb)
- Renamed wires: 15 seconds (1387Mb)
- Generated verilog module: 106 seconds (1387Mb)
- Generated verilog testbench: 0 seconds (1387Mb)
- Passed a random test: 79 seconds (1387Mb)
- TOTAL: 834 seconds (263Mb)
Synthesizing double_exp_104:
- Instantiated parameters: 2 seconds (292Mb)
- Elaborated modules: 360 seconds (608Mb)
- - Connected wires: 3 seconds (609Mb)
- - Propagated constant wires: 24 seconds (1064Mb)
- - Connected wires: 2 seconds (1065Mb)
- - Propagated constant wires: 6 seconds (1205Mb)
- - Connected wires: 3 seconds (1205Mb)
- - Propagated constant wires: 3 seconds (1276Mb)
- - Connected wires: 1 second (1276Mb)
- - Propagated constant wires: 1 second (1309Mb)
- - Connected wires: 0 seconds (1309Mb)
- - Propagated constant wires: 0 seconds (1309Mb)
- - Connected wires: 0 seconds (1309Mb)
- Simplified circuit: 181 seconds (1309Mb)
- - Interposed wires before primary outputs: 14 seconds (1547Mb)
- - Cleaned up: 0 seconds (1547Mb)
- Rescued primary outputs: 46 seconds (1546Mb)
- Merged identical logic: 0 seconds (1546Mb)
- Deleted dead logic: 14 seconds (1547Mb)
- Renamed wires: 18 seconds (1548Mb)
- Generated verilog module: 120 seconds (1547Mb)
- Generated verilog testbench: 0 seconds (1547Mb)
- Passed a random test: 101 seconds (1547Mb)
- TOTAL: 991 seconds (263Mb)
Synthesizing double_exp_112:
- Instantiated parameters: 2 seconds (296Mb)
- Elaborated modules: 430 seconds (638Mb)
- - Connected wires: 3 seconds (639Mb)
- - Propagated constant wires: 28 seconds (1165Mb)
- - Connected wires: 2 seconds (1166Mb)
- - Propagated constant wires: 7 seconds (1329Mb)
- - Connected wires: 3 seconds (1329Mb)
- - Propagated constant wires: 4 seconds (1409Mb)
- - Connected wires: 1 second (1410Mb)
- - Propagated constant wires: 2 seconds (1447Mb)
- - Connected wires: 0 seconds (1447Mb)
- - Propagated constant wires: 0 seconds (1447Mb)
- - Connected wires: 0 seconds (1447Mb)
- Simplified circuit: 211 seconds (1447Mb)
- - Interposed wires before primary outputs: 17 seconds (1722Mb)
- - Cleaned up: 0 seconds (1722Mb)
- Rescued primary outputs: 54 seconds (1722Mb)
- Merged identical logic: 0 seconds (1722Mb)
- Deleted dead logic: 16 seconds (1722Mb)
- Renamed wires: 21 seconds (1723Mb)
- Generated verilog module: 160 seconds (1723Mb)
- Generated verilog testbench: 0 seconds (1723Mb)
- Passed a random test: 124 seconds (1723Mb)
- TOTAL: 1196 seconds (263Mb)
Synthesizing double_exp_120:
- Instantiated parameters: 2 seconds (299Mb)
- Elaborated modules: 508 seconds (668Mb)
- - Connected wires: 4 seconds (668Mb)
- - Propagated constant wires: 33 seconds (1271Mb)
- - Connected wires: 3 seconds (1271Mb)
- - Propagated constant wires: 9 seconds (1452Mb)
- - Connected wires: 4 seconds (1453Mb)
- - Propagated constant wires: 4 seconds (1544Mb)
- - Connected wires: 1 second (1544Mb)
- - Propagated constant wires: 2 seconds (1589Mb)
- - Connected wires: 0 seconds (1589Mb)
- - Propagated constant wires: 0 seconds (1590Mb)
- - Connected wires: 0 seconds (1590Mb)
- Simplified circuit: 241 seconds (1589Mb)
- - Interposed wires before primary outputs: 19 seconds (1905Mb)
- - Cleaned up: 0 seconds (1905Mb)
- Rescued primary outputs: 64 seconds (1904Mb)
- Merged identical logic: 0 seconds (1904Mb)
- Deleted dead logic: 19 seconds (1905Mb)
- Renamed wires: 24 seconds (1906Mb)
