{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 12:18:28 2011 " "Info: Processing started: Wed May 25 12:18:28 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off First -c First " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off First -c First" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Schema.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Schema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schema " "Info: Found entity 1: Schema" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/Schema.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-Montage_1 " "Info: Found design unit 1: rs232in-Montage_1" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/rs232in.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Info: Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/rs232in.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-Montage_1 " "Info: Found design unit 1: rs232out-Montage_1" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/rs232out.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Info: Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/rs232out.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement busToRS232.vhd(56) " "Error (10500): VHDL syntax error at busToRS232.vhd(56) near text \"PROCESS\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/busToRS232.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" busToRS232.vhd(57) " "Error (10500): VHDL syntax error at busToRS232.vhd(57) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/busToRS232.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \"when\" busToRS232.vhd(61) " "Error (10500): VHDL syntax error at busToRS232.vhd(61) near text \"END\";  expecting \"when\"" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/busToRS232.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" busToRS232.vhd(63) " "Error (10500): VHDL syntax error at busToRS232.vhd(63) near text \"PROCESS\";  expecting \"if\"" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/busToRS232.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busToRS232.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file busToRS232.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder12-Montage " "Info: Found design unit 1: adder12-Montage" {  } { { "adder12.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/adder12.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder12 " "Info: Found entity 1: adder12" {  } { { "adder12.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/adder12.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busFromRS232.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file busFromRS232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busFromRS232-Montage " "Info: Found design unit 1: busFromRS232-Montage" {  } { { "busFromRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/busFromRS232.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 busFromRS232 " "Info: Found entity 1: busFromRS232" {  } { { "busFromRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Downloads/Projet_VHDL/quartus/busFromRS232.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Error: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 25 12:18:30 2011 " "Error: Processing ended: Wed May 25 12:18:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
