#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue May 21 14:54:48 2024
# Process ID: 66561
# Current directory: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.runs/configReg_interface_bd_proc_sys_reset_0_0_synth_1
# Command line: vivado -log configReg_interface_bd_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source configReg_interface_bd_proc_sys_reset_0_0.tcl
# Log file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.runs/configReg_interface_bd_proc_sys_reset_0_0_synth_1/configReg_interface_bd_proc_sys_reset_0_0.vds
# Journal file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.runs/configReg_interface_bd_proc_sys_reset_0_0_synth_1/vivado.jou
# Running On: fasic-beast2.fnal.gov, OS: Linux, CPU Frequency: 1286.108 MHz, CPU Physical cores: 32, Host memory: 540748 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source configReg_interface_bd_proc_sys_reset_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2998.168 ; gain = 2.023 ; free physical = 46292 ; free virtual = 398471
Command: synth_design -top configReg_interface_bd_proc_sys_reset_0_0 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 67048
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3246.195 ; gain = 219.812 ; free physical = 35264 ; free virtual = 387442
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'configReg_interface_bd_proc_sys_reset_0_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/synth/configReg_interface_bd_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/synth/configReg_interface_bd_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/asic/cad/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/asic/cad/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/asic/cad/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'configReg_interface_bd_proc_sys_reset_0_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/synth/configReg_interface_bd_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3311.148 ; gain = 284.766 ; free physical = 38892 ; free virtual = 391073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3328.949 ; gain = 302.566 ; free physical = 39012 ; free virtual = 391192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3328.949 ; gain = 302.566 ; free physical = 39012 ; free virtual = 391192
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.887 ; gain = 0.000 ; free physical = 39957 ; free virtual = 392137
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/configReg_interface_bd_proc_sys_reset_0_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3500.637 ; gain = 0.000 ; free physical = 39821 ; free virtual = 392002
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/configReg_interface_bd_proc_sys_reset_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/configReg_interface_bd_proc_sys_reset_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/configReg_interface_bd_proc_sys_reset_0_0_board.xdc] for cell 'U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/configReg_interface_bd_proc_sys_reset_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_proc_sys_reset_0_0/configReg_interface_bd_proc_sys_reset_0_0.xdc] for cell 'U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.runs/configReg_interface_bd_proc_sys_reset_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.runs/configReg_interface_bd_proc_sys_reset_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3500.637 ; gain = 0.000 ; free physical = 39829 ; free virtual = 392011
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3500.641 ; gain = 0.004 ; free physical = 39826 ; free virtual = 392008
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3500.641 ; gain = 474.258 ; free physical = 40172 ; free virtual = 392363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3500.641 ; gain = 474.258 ; free physical = 40184 ; free virtual = 392374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.runs/configReg_interface_bd_proc_sys_reset_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3500.641 ; gain = 474.258 ; free physical = 40178 ; free virtual = 392368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3500.641 ; gain = 474.258 ; free physical = 40153 ; free virtual = 392344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3500.641 ; gain = 474.258 ; free physical = 40116 ; free virtual = 392311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3809.336 ; gain = 782.953 ; free physical = 38643 ; free virtual = 390856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3809.336 ; gain = 782.953 ; free physical = 38642 ; free virtual = 390855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3838.375 ; gain = 811.992 ; free physical = 38620 ; free virtual = 390833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.379 ; gain = 811.996 ; free physical = 38576 ; free virtual = 390789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.379 ; gain = 811.996 ; free physical = 38576 ; free virtual = 390789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.379 ; gain = 811.996 ; free physical = 38575 ; free virtual = 390788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.379 ; gain = 811.996 ; free physical = 38574 ; free virtual = 390787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.379 ; gain = 811.996 ; free physical = 38574 ; free virtual = 390787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.379 ; gain = 811.996 ; free physical = 38574 ; free virtual = 390787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.379 ; gain = 811.996 ; free physical = 38573 ; free virtual = 390786
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3838.379 ; gain = 640.305 ; free physical = 38630 ; free virtual = 390843
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.383 ; gain = 811.996 ; free physical = 38630 ; free virtual = 390843
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3838.383 ; gain = 0.000 ; free physical = 38618 ; free virtual = 390831
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3908.051 ; gain = 0.000 ; free physical = 38537 ; free virtual = 390750
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 35170e78
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 3908.051 ; gain = 909.883 ; free physical = 38926 ; free virtual = 391142
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.runs/configReg_interface_bd_proc_sys_reset_0_0_synth_1/configReg_interface_bd_proc_sys_reset_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP configReg_interface_bd_proc_sys_reset_0_0, cache-ID = 9aa4c967462fea06
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.runs/configReg_interface_bd_proc_sys_reset_0_0_synth_1/configReg_interface_bd_proc_sys_reset_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file configReg_interface_bd_proc_sys_reset_0_0_utilization_synth.rpt -pb configReg_interface_bd_proc_sys_reset_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 21 14:56:11 2024...
