## t602xscodec.im4p

> `t602xscodec.im4p`

```diff

 
-  __TEXT.__text: 0x43118
-  __TEXT.__const: 0x2be8
-  __TEXT.__cstring: 0x306d
-  __TEXT.__chain_starts: 0x0
-  __TEXT.__constructor: 0x0
+  __TEXT.__text: 0x4332c
+  __TEXT.__const: 0x35c8
   __TEXT._rtk_mtab: 0x2c0
-  __DATA.__const: 0x5298
-  __DATA.__data: 0x1590
+  __TEXT.__cstring: 0x327b
+  __TEXT.__constructor: 0x0
+  __TEXT.__chain_starts: 0x0
+  __DATA.__mod_init_func: 0x38
+  __DATA.__const: 0x7d18
+  __DATA.__data: 0x1408
   __DATA._rtk_init_stack: 0x1000
   __DATA._rtk_irq_stack: 0x1000
   __DATA._rtk_exc_stack: 0x1000

   __DATA._rtk_boot_l1: 0x10
   __DATA._rtk_power: 0x368
   __DATA._rtk_page_tables: 0x8000
-  __DATA.__afk_obj_num: 0x90
-  __DATA._rtk_patchbay: 0x214
+  __DATA._rtk_patchbay: 0x234
+  __DATA.__gxf_data: 0x10
   __DATA._rtk_tunables: 0x5b0
+  __DATA._afk_sys_objt: 0x320
+  __DATA.__afk_obj_num: 0x90
   __DATA._afk_sys_drv: 0x100
   __DATA._rtk_data_uuid: 0x0
   __DATA._rtk_heap: 0x0
   __DATA._rtk_threads: 0x0
-  __DATA.__gxf_data: 0x10
-  __DATA.__mod_init_func: 0x38
-  __DATA._afk_sys_objt: 0x320
-  __DATA.__zerofill: 0x89310
-  __OS_LOG.__string: 0x2952
-  UUID: ABA45449-397F-3684-B383-C5326EBEB659
+  __DATA.__zerofill: 0x893f0
+  __OS_LOG.__string: 0x2daa
+  UUID: 2B54DC1A-F660-3B75-B847-DA0A911602F9
   Functions: 0
-  Symbols:   12894
-  CStrings:  528
+  Symbols:   14015
+  CStrings:  791
 
Symbols:
+ /AppleInternal/Library/BuildRoots/01adf19d-fba1-11ef-a947-f2a857e00a32/Applications/Xcode.app/Contents/Developer/Platforms/MacOSX.platform/Developer/SDKs/MacOSX15.4.Internal.sdk/usr/local/standalone/RTKit/usr/lib/Debug/armv8_chinook_Oz_flto/libc11.a(stack_protector.c~armv8_chinook_Oz_flto.o)
+ /AppleInternal/Library/BuildRoots/01adf19d-fba1-11ef-a947-f2a857e00a32/Library/Caches/com.apple.xbs/Sources/AppleSCFirmware/./build/t602x/t602xscodec.o
+ /AppleInternal/Library/BuildRoots/01adf19d-fba1-11ef-a947-f2a857e00a32/Library/Caches/com.apple.xbs/Sources/AppleSCFirmware/source/
+ /AppleInternal/Library/BuildRoots/01adf19d-fba1-11ef-a947-f2a857e00a32/Library/Caches/com.apple.xbs/Sources/RTKit/src/lib/c11/
+ RTK_dev_control.1008
+ RTK_dev_control.1291
+ RTK_dev_control.1495
+ RTK_dev_control.565
+ RTK_dev_control.604
+ RTK_dev_control.839
+ RTK_dev_control.956
+ RTK_interrupt_enable_vector.929
+ RTK_timebase_get_ticks.1292
+ RTK_timebase_get_ticks.1305
+ RTK_timebase_get_ticks.1504
+ RTK_timebase_get_ticks.963
+ RTK_timebase_ticks_to_time.1295
+ _MergedGlobals.2885
+ _MergedGlobals.2886
+ _MergedGlobals.2887
+ _OUTLINED_FUNCTION_109
+ _OUTLINED_FUNCTION_199
+ _OUTLINED_FUNCTION_215
+ _OUTLINED_FUNCTION_320
+ _OUTLINED_FUNCTION_326
+ _OUTLINED_FUNCTION_347
+ _OUTLINED_FUNCTION_397
+ _OUTLINED_FUNCTION_400
+ _OUTLINED_FUNCTION_457
+ _OUTLINED_FUNCTION_458
+ _OUTLINED_FUNCTION_605
+ _OUTLINED_FUNCTION_650
+ _OUTLINED_FUNCTION_651
+ _OUTLINED_FUNCTION_679
+ _OUTLINED_FUNCTION_684
+ _OUTLINED_FUNCTION_685
+ _OUTLINED_FUNCTION_686
+ _OUTLINED_FUNCTION_687
+ _OUTLINED_FUNCTION_688
+ _OUTLINED_FUNCTION_689
+ _OUTLINED_FUNCTION_99
+ __Block_byref_object_copy_.2462
+ __Block_byref_object_dispose_.2463
+ __ZNSt3__115recursive_mutexD1Ev
+ ___os_log_helper_1_2_4_8_0_8_32_4_0_4_0
+ ___os_log_helper_1_2_5_8_0_8_32_4_0_4_0_4_0
+ ___os_log_helper_1_2_5_8_0_8_32_4_0_4_0_8_0
+ ___os_log_helper_1_2_6_8_0_8_32_4_0_4_0_4_0_4_0
+ __block_descriptor_tmp.10.1736
+ __block_descriptor_tmp.10.1900
+ __block_descriptor_tmp.10.2483
+ __block_descriptor_tmp.12.1986
+ __block_descriptor_tmp.13.1760
+ __block_descriptor_tmp.13.1990
+ __block_descriptor_tmp.13.2484
+ __block_descriptor_tmp.14.1759
+ __block_descriptor_tmp.15.1755
+ __block_descriptor_tmp.15.1895
+ __block_descriptor_tmp.15.1993
+ __block_descriptor_tmp.16.1754
+ __block_descriptor_tmp.16.1919
+ __block_descriptor_tmp.17.1886
+ __block_descriptor_tmp.1742
+ __block_descriptor_tmp.1752
+ __block_descriptor_tmp.1787
+ __block_descriptor_tmp.18.1922
+ __block_descriptor_tmp.1890
+ __block_descriptor_tmp.19.1925
+ __block_descriptor_tmp.19.2522
+ __block_descriptor_tmp.1983
+ __block_descriptor_tmp.20.1997
+ __block_descriptor_tmp.2143
+ __block_descriptor_tmp.2192
+ __block_descriptor_tmp.22.2001
+ __block_descriptor_tmp.23.2000
+ __block_descriptor_tmp.2487
+ __block_descriptor_tmp.2612
+ __block_descriptor_tmp.2780
+ __block_descriptor_tmp.2840
+ __block_descriptor_tmp.30.2325
+ __block_descriptor_tmp.31.2464
+ __block_descriptor_tmp.33.2323
+ __block_descriptor_tmp.6.2610
+ __block_descriptor_tmp.8.1783
+ __block_descriptor_tmp.8.1896
+ __block_descriptor_tmp.9.1785
+ __block_descriptor_tmp.9.1901
+ __block_descriptor_tmp.9.1988
+ __rtk_patch_RTK_platform_flags
+ __rtk_patch__pac_entropy
+ __rtk_power_notify_remote
+ _dp_hexdump
+ _fig_0_32_3_3_null
+ _fig_10000_32_3_3_null
+ _fig_1000_32_3ffffff_80200_null
+ _fig_1000_32_7f11_7f00_null
+ _fig_1008_32_7fffff7f_0_null
+ _fig_100c_32_7fffff7f_0_null
+ _fig_1010_32_7fffff7f_0_null
+ _fig_1014_32_7fffff7f_0_null
+ _fig_1018_32_7fffff7f_0_null
+ _fig_101c_32_7fffff7f_0_null
+ _fig_1020_32_7fffff7f_0_null
+ _fig_1030_32_1ff01ff_0_null
+ _fig_1034_32_1ff01ff_0_null
+ _fig_1038_32_1ff01ff_0_null
+ _fig_103c_32_1ff01ff_0_null
+ _fig_1044_32_1ff7fdff_0_null
+ _fig_1048_32_1ff7fdff_0_null
+ _fig_104c_32_1ff7fdff_0_null
+ _fig_1050_32_1ff7fdff_0_null
+ _fig_1054_32_1ff7fdff_0_null
+ _fig_1058_32_1ff7fdff_0_null
+ _fig_105c_32_fff0fff_0_null
+ _fig_1060_32_fff0fff_0_null
+ _fig_1064_32_fff0fff_0_null
+ _fig_1068_32_fff0fff_0_null
+ _fig_106c_32_fff0fff_0_null
+ _fig_1070_32_fff0fff_0_null
+ _fig_1074_32_fff0fff_0_null
+ _fig_1078_32_7f11_7f00_null
+ _fig_107c_32_3ff03ff_0_null
+ _fig_1080_32_3ffffff_80600_null
+ _fig_1080_32_7fffff7f_0_null
+ _fig_1084_32_7fffff7f_0_null
+ _fig_1088_32_7fffff7f_0_null
+ _fig_108c_32_7fffff7f_0_null
+ _fig_1090_32_7fffff7f_0_null
+ _fig_1094_32_7fffff7f_0_null
+ _fig_1098_32_7fffff7f_0_null
+ _fig_109c_32_1ff01ff_0_null
+ _fig_10a0_32_1ff01ff_0_null
+ _fig_10a4_32_1ff01ff_0_null
+ _fig_10a8_32_1ff01ff_0_null
+ _fig_10ac_32_1ff01ff_0_null
+ _fig_10b0_32_1ff01ff_0_null
+ _fig_10b4_32_1ff01ff_0_null
+ _fig_10b8_32_1ff7fdff_0_null
+ _fig_10bc_32_1ff7fdff_0_null
+ _fig_10c0_32_1ff7fdff_0_null
+ _fig_10c4_32_1ff7fdff_0_null
+ _fig_10c8_32_1ff7fdff_0_null
+ _fig_10cc_32_1ff7fdff_0_null
+ _fig_10d0_32_1ff7fdff_0_null
+ _fig_10d4_32_fff0fff_0_null
+ _fig_10d8_32_fff0fff_0_null
+ _fig_10dc_32_fff0fff_0_null
+ _fig_10e0_32_fff0fff_0_null
+ _fig_10e4_32_fff0fff_0_null
+ _fig_10e8_32_fff0fff_0_null
+ _fig_10ec_32_fff0fff_0_null
+ _fig_10fc_32_7fffff7f_0_null
+ _fig_11000_32_3ffffff_80200_null
+ _fig_11000_32_ff00_100_null
+ _fig_1100_32_3ffffff_80a00_null
+ _fig_1100_32_7fffff7f_0_null
+ _fig_1104_32_7fffff7f_0_null
+ _fig_11080_32_3ffffff_80600_null
+ _fig_11080_32_ff00_500_null
+ _fig_1108_32_7fffff7f_0_null
+ _fig_110c_32_7fffff7f_0_null
+ _fig_11100_32_3ffffff_80a00_null
+ _fig_11100_32_ff00_900_null
+ _fig_1110_32_7fffff7f_0_null
+ _fig_1114_32_7fffff7f_0_null
+ _fig_11180_32_3ffffff_80e00_null
+ _fig_11180_32_ff00_d00_null
+ _fig_1118_32_7fffff7f_0_null
+ _fig_111c_32_7fffff7f_0_null
+ _fig_11200_32_3ffffff_81200_null
+ _fig_11200_32_ff00_1100_null
+ _fig_1120_32_7fffff7f_0_null
+ _fig_1124_32_7fffff7f_0_null
+ _fig_11280_32_3ffffff_81600_null
+ _fig_11280_32_ff00_1500_null
+ _fig_1128_32_7fffff7f_0_null
+ _fig_112c_32_7fffff7f_0_null
+ _fig_11300_32_3ffffff_81a00_null
+ _fig_11300_32_ff00_1900_null
+ _fig_1130_32_7fffff7f_0_null
+ _fig_11380_32_3ffffff_81e00_null
+ _fig_11380_32_ff00_1d00_null
+ _fig_11400_32_3ffffff_82200_null
+ _fig_11400_32_ff00_2100_null
+ _fig_11480_32_3ffffff_82600_null
+ _fig_11480_32_ff00_2500_null
+ _fig_11500_32_3ffffff_82a00_null
+ _fig_11500_32_ff00_2900_null
+ _fig_11580_32_3ffffff_82e00_null
+ _fig_11580_32_ff00_2d00_null
+ _fig_11600_32_3ffffff_83200_null
+ _fig_11600_32_ff00_3100_null
+ _fig_11680_32_3ffffff_83600_null
+ _fig_11680_32_ff00_3500_null
+ _fig_11700_32_3ffffff_83a00_null
+ _fig_11700_32_ff00_3900_null
+ _fig_11780_32_3ffffff_83e00_null
+ _fig_11780_32_ff00_3d00_null
+ _fig_11800_32_3ffffff_84200_null
+ _fig_11800_32_ff00_4100_null
+ _fig_1180_32_3ffffff_80e00_null
+ _fig_11880_32_3ffffff_84600_null
+ _fig_11880_32_ff00_4500_null
+ _fig_118_32_7ff07ff_600_null
+ _fig_118_32_fff0fff_800_null
+ _fig_11900_32_3ffffff_84a00_null
+ _fig_11900_32_ff00_4900_null
+ _fig_11980_32_3ffffff_84e00_null
+ _fig_11980_32_ff00_4d00_null
+ _fig_11a00_32_3ffffff_85200_null
+ _fig_11a00_32_ff00_5100_null
+ _fig_11a80_32_3ffffff_85600_null
+ _fig_11a80_32_ff00_5500_null
+ _fig_11b00_32_3ffffff_85a00_null
+ _fig_11b00_32_ff00_5900_null
+ _fig_11b80_32_3ffffff_85e00_null
+ _fig_11b80_32_ff00_5d00_null
+ _fig_11c00_32_3ffffff_86200_null
+ _fig_11c00_32_ff00_6100_null
+ _fig_11c80_32_3ffffff_86600_null
+ _fig_11c80_32_ff00_6500_null
+ _fig_11c_32_fff0fff_740_null
+ _fig_11d00_32_3ffffff_86a00_null
+ _fig_11d00_32_ff00_6900_null
+ _fig_11d80_32_3ffffff_86e00_null
+ _fig_11d80_32_ff00_6d00_null
+ _fig_11e00_32_3ffffff_87200_null
+ _fig_11e00_32_ff00_7100_null
+ _fig_11e80_32_3ffffff_87600_null
+ _fig_11e80_32_ff00_7500_null
+ _fig_11f00_32_3ffffff_87a00_null
+ _fig_11f00_32_ff00_7900_null
+ _fig_11f80_32_3ffffff_87e00_null
+ _fig_11f80_32_ff00_7d00_null
+ _fig_12000_32_3ffffff_88200_null
+ _fig_12000_32_ff00_0_null
+ _fig_1200_32_3ffffff_81200_null
+ _fig_12080_32_3ffffff_88600_null
+ _fig_12080_32_ff00_0_null
+ _fig_12100_32_3ffffff_88a00_null
+ _fig_12100_32_ff00_0_null
+ _fig_12180_32_3ffffff_88e00_null
+ _fig_12180_32_ff00_0_null
+ _fig_12200_32_3ffffff_89200_null
+ _fig_12200_32_ff00_0_null
+ _fig_12280_32_3ffffff_89600_null
+ _fig_12280_32_ff00_0_null
+ _fig_12300_32_3ffffff_89a00_null
+ _fig_12300_32_ff00_0_null
+ _fig_12380_32_3ffffff_89e00_null
+ _fig_12380_32_ff00_0_null
+ _fig_12400_32_3ffffff_8a200_null
+ _fig_12400_32_ff00_0_null
+ _fig_12480_32_3ffffff_8a600_null
+ _fig_12480_32_ff00_0_null
+ _fig_12500_32_3ffffff_8aa00_null
+ _fig_12500_32_ff00_0_null
+ _fig_12580_32_3ffffff_8aa00_null
+ _fig_12580_32_ff00_0_null
+ _fig_12600_32_3ffffff_8aa00_null
+ _fig_12600_32_ff00_0_null
+ _fig_12680_32_3ffffff_8aa00_null
+ _fig_12680_32_ff00_0_null
+ _fig_12700_32_3ffffff_8aa00_null
+ _fig_12700_32_ff00_0_null
+ _fig_12780_32_3ffffff_8aa00_null
+ _fig_12780_32_ff00_0_null
+ _fig_1280_32_3ffffff_81600_null
+ _fig_1300_32_3ffffff_81a00_null
+ _fig_1380_32_3ffffff_81e00_null
+ _fig_14008_32_1ffff_10080_null
+ _fig_14008_32_ff8000_400000_null
+ _fig_14008_32_ffffff_407f80_null
+ _fig_1400_32_3ffffff_82200_null
+ _fig_1480_32_3ffffff_82600_null
+ _fig_15004_32_1f_9_null
+ _fig_15008_32_1ffff_10080_null
+ _fig_15008_32_ff8000_400000_null
+ _fig_15008_32_ffffff_407f80_null
+ _fig_1500_32_3ffffff_82a00_null
+ _fig_1504c_32_7f007f_11_null
+ _fig_1580_32_3ffffff_82e00_null
+ _fig_16004_32_7f007f_11000b_null
+ _fig_16008_32_7f007f_1c000b_null
+ _fig_1600_32_3ffffff_83200_null
+ _fig_1600c_32_7f007f_27000b_null
+ _fig_16010_32_7f007f_32000b_null
+ _fig_16014_32_7f007f_3d000b_null
+ _fig_16018_32_7f007f_48000b_null
+ _fig_1601c_32_7f007f_53000b_null
+ _fig_16020_32_7f007f_5e000b_null
+ _fig_1680_32_3ffffff_83600_null
+ _fig_17004_32_1_1_null
+ _fig_1700_32_3ffffff_83a00_null
+ _fig_17084_32_1_1_null
+ _fig_17104_32_1_1_null
+ _fig_17184_32_1_1_null
+ _fig_17204_32_1_1_null
+ _fig_17284_32_1_1_null
+ _fig_17304_32_1_1_null
+ _fig_17384_32_1_1_null
+ _fig_1780_32_3ffffff_83e00_null
+ _fig_1800_32_3ffffff_84200_null
+ _fig_180_32_8fff3fff_800a0600_null
+ _fig_1880_32_3ffffff_84600_null
+ _fig_188_32_7ff07ff_7c00040_null
+ _fig_188_32_fff0fff_bb80038_null
+ _fig_1900_32_3ffffff_84a00_null
+ _fig_1980_32_3ffffff_84e00_null
+ _fig_1a00_32_3ffffff_85200_null
+ _fig_1a80_32_3ffffff_85600_null
+ _fig_1b00_32_3ffffff_85a00_null
+ _fig_1b80_32_3ffffff_85e00_null
+ _fig_1c00_32_3ffffff_86200_null
+ _fig_1c0_32_8fff3fff_80040600_null
+ _fig_1c80_32_3ffffff_86600_null
+ _fig_1c8_32_7ff07ff_60000c0_null
+ _fig_1c8_32_fff0fff_a0000c0_null
+ _fig_1c_32_ffff007f_a0000038_null
+ _fig_1c_32_ffff007f_a000003b_null
+ _fig_1d00_32_3ffffff_86a00_null
+ _fig_1d80_32_3ffffff_86e00_null
+ _fig_1e00_32_3ffffff_87200_null
+ _fig_1e80_32_3ffffff_87600_null
+ _fig_1f00_32_3ffffff_87a00_null
+ _fig_1f80_32_3ffffff_87e00_null
+ _fig_200_32_8fff3fff_80050600_null
+ _fig_208_32_7ff07ff_6c000c0_null
+ _fig_208_32_fff0fff_ac000c0_null
+ _fig_20_32_fff0fff_1300d8_null
+ _fig_240_32_8fff3fff_800007ff_null
+ _fig_24_32_ffff007f_a0000038_null
+ _fig_24_32_ffff007f_a000003b_null
+ _fig_2804_32_7f01ff_a00a0_null
+ _fig_280_32_8fff3fff_80010600_null
+ _fig_2818_32_7f01ff_a00a0_null
+ _fig_28f0_32_ff00ff_700f5_null
+ _fig_28f0_32_ffff007f_a0000038_null
+ _fig_28f0_32_ffff007f_a000003b_null
+ _fig_2c0_32_8fff3fff_80020600_null
+ _fig_300_32_8fff3fff_80030600_null
+ _fig_340_32_bfffff86_81070786_null
+ _fig_348_32_ff_20_null
+ _fig_348_32_ffff_820_null
+ _fig_34c_32_ff_ff_null
+ _fig_34c_32_fffff_1580_null
+ _fig_380_32_8fff3fff_800b0a00_null
+ _fig_388_32_7ff07ff_7800040_null
+ _fig_388_32_fff0fff_b800038_null
+ _fig_394_32_ffffffc0_200000_null
+ _fig_3c0_32_8fff3fff_800b0a00_null
+ _fig_3c4_32_ff_19_null
+ _fig_3c8_32_fff0fff_bf00010_null
+ _fig_400c_32_ff8000_800000_null
+ _fig_4c0_32_800f3fff_800b09ff_null
+ _fig_4c4_32_ff_1b_null
+ _fig_4c8_32_fff0fff_b300010_null
+ _fig_5004_32_1f_9_null
+ _fig_500_32_800f3fff_800605ff_null
+ _fig_500c_32_ff8000_800000_null
+ _fig_500c_32_ffffff_807f10_null
+ _fig_508_32_7ff07ff_6c000a0_null
+ _fig_508_32_fff0fff_a0000a0_null
+ _fig_540_32_800f3fff_800005ff_null
+ _fig_580_32_800f3fff_800105ff_null
+ _fig_5c0_32_800f3fff_800205ff_null
+ _fig_600_32_800f3fff_800305ff_null
+ _fig_644_32_ffff_1716_null
+ _fig_644_32_ffffff_81716_null
+ _fig_648_32_ffff0003_ff0003_null
+ _fig_650_32_7ff07ff_6000040_null
+ _fig_650_32_fff0fff_7400040_null
+ _fig_684_32_ffff_1514_null
+ _fig_684_32_ffffff_81514_null
+ _fig_688_32_ffff0003_ff0003_null
+ _fig_690_32_7ff07ff_6400040_null
+ _fig_690_32_fff0fff_7800040_null
+ _fig_6c4_32_ffff_1312_null
+ _fig_6c4_32_ffffff_81312_null
+ _fig_6c8_32_ffff0003_ff0003_null
+ _fig_6d0_32_7ff07ff_6800040_null
+ _fig_6d0_32_fff0fff_7c00040_null
+ _fig_7004_32_1_1_null
+ _fig_700_32_800f3fff_800b09ff_null
+ _fig_7084_32_1_1_null
+ _fig_708_32_7ff07ff_76000a0_null
+ _fig_708_32_fff0fff_aa00060_null
+ _fig_7104_32_1_1_null
+ _fig_714_32_ffffffc0_200000_null
+ _fig_7184_32_1_1_null
+ _fig_7204_32_1_1_null
+ _fig_7284_32_1_1_null
+ _fig_7304_32_1_1_null
+ _fig_7384_32_1_1_null
+ _fig_7404_32_1_1_null
+ _fig_740_32_800f3fff_800b09ff_null
+ _fig_744_32_ff_1a_null
+ _fig_7484_32_1_1_null
+ _fig_748_32_fff0fff_b000010_null
+ _fig_7504_32_1_1_null
+ _fig_7584_32_1_1_null
+ _fig_7604_32_1_1_null
+ _fig_7684_32_1_1_null
+ _fig_7704_32_1_1_null
+ _fig_7784_32_1_1_null
+ _fig_7804_32_1_1_null
+ _fig_780_32_800f3fff_800b09ff_null
+ _fig_784_32_ff_1c_null
+ _fig_7884_32_1_1_null
+ _fig_788_32_fff0fff_b100010_null
+ _fig_7904_32_1_1_null
+ _fig_7984_32_1_1_null
+ _fig_7a04_32_1_1_null
+ _fig_7a84_32_1_1_null
+ _fig_7b04_32_1_1_null
+ _fig_7b84_32_1_1_null
+ _fig_7c04_32_1_1_null
+ _fig_7c0_32_800f3fff_800b09ff_null
+ _fig_7c4_32_ff_1d_null
+ _fig_7c84_32_1_1_null
+ _fig_7c8_32_fff0fff_b200010_null
+ _fig_7d04_32_1_1_null
+ _fig_7d84_32_1_1_null
+ _fig_7e04_32_1_1_null
+ _fig_7e84_32_1_1_null
+ _fig_7f04_32_1_1_null
+ _fig_7f84_32_1_1_null
+ _fig_8004_32_1_1_null
+ _fig_8084_32_1_1_null
+ _fig_8104_32_1_1_null
+ _fig_8184_32_1_1_null
+ _fig_8204_32_1_1_null
+ _fig_8284_32_1_1_null
+ _fig_8304_32_1_1_null
+ _payload_32_1f_9_null
+ _payload_32_1ffff_10080_null
+ _payload_32_3ffffff_80200_null
+ _payload_32_3ffffff_80600_null
+ _payload_32_3ffffff_80a00_null
+ _payload_32_3ffffff_80e00_null
+ _payload_32_3ffffff_81200_null
+ _payload_32_3ffffff_81600_null
+ _payload_32_3ffffff_81a00_null
+ _payload_32_3ffffff_81e00_null
+ _payload_32_3ffffff_82200_null
+ _payload_32_3ffffff_82600_null
+ _payload_32_3ffffff_82a00_null
+ _payload_32_3ffffff_82e00_null
+ _payload_32_3ffffff_83200_null
+ _payload_32_3ffffff_83600_null
+ _payload_32_3ffffff_83a00_null
+ _payload_32_3ffffff_83e00_null
+ _payload_32_3ffffff_84200_null
+ _payload_32_3ffffff_84600_null
+ _payload_32_3ffffff_84a00_null
+ _payload_32_3ffffff_84e00_null
+ _payload_32_3ffffff_85200_null
+ _payload_32_3ffffff_85600_null
+ _payload_32_3ffffff_85a00_null
+ _payload_32_3ffffff_85e00_null
+ _payload_32_3ffffff_86200_null
+ _payload_32_3ffffff_86600_null
+ _payload_32_3ffffff_86a00_null
+ _payload_32_3ffffff_86e00_null
+ _payload_32_3ffffff_87200_null
+ _payload_32_3ffffff_87600_null
+ _payload_32_3ffffff_87a00_null
+ _payload_32_3ffffff_87e00_null
+ _payload_32_3ffffff_88200_null
+ _payload_32_3ffffff_88600_null
+ _payload_32_3ffffff_88a00_null
+ _payload_32_3ffffff_88e00_null
+ _payload_32_3ffffff_89200_null
+ _payload_32_3ffffff_89600_null
+ _payload_32_3ffffff_89a00_null
+ _payload_32_3ffffff_89e00_null
+ _payload_32_3ffffff_8a200_null
+ _payload_32_3ffffff_8a600_null
+ _payload_32_3ffffff_8aa00_null
+ _payload_32_7f007f_11000b_null
+ _payload_32_7f007f_11_null
+ _payload_32_7f007f_1c000b_null
+ _payload_32_7f007f_27000b_null
+ _payload_32_7f007f_32000b_null
+ _payload_32_7f007f_3d000b_null
+ _payload_32_7f007f_48000b_null
+ _payload_32_7f007f_53000b_null
+ _payload_32_7f007f_5e000b_null
+ _payload_32_7f01ff_a00a0_null
+ _payload_32_7f11_7f00_null
+ _payload_32_7ff07ff_6000040_null
+ _payload_32_7ff07ff_60000c0_null
+ _payload_32_7ff07ff_600_null
+ _payload_32_7ff07ff_6400040_null
+ _payload_32_7ff07ff_6800040_null
+ _payload_32_7ff07ff_6c000a0_null
+ _payload_32_7ff07ff_6c000c0_null
+ _payload_32_7ff07ff_76000a0_null
+ _payload_32_7ff07ff_7800040_null
+ _payload_32_7ff07ff_7c00040_null
+ _payload_32_7fffff7f_0_null
+ _payload_32_800f3fff_800005ff_null
+ _payload_32_800f3fff_800105ff_null
+ _payload_32_800f3fff_800205ff_null
+ _payload_32_800f3fff_800305ff_null
+ _payload_32_800f3fff_800605ff_null
+ _payload_32_800f3fff_800b09ff_null
+ _payload_32_8fff3fff_800007ff_null
+ _payload_32_8fff3fff_80010600_null
+ _payload_32_8fff3fff_80020600_null
+ _payload_32_8fff3fff_80030600_null
+ _payload_32_8fff3fff_80040600_null
+ _payload_32_8fff3fff_80050600_null
+ _payload_32_8fff3fff_800a0600_null
+ _payload_32_8fff3fff_800b0a00_null
+ _payload_32_bfffff86_81070786_null
+ _payload_32_ff00_0_null
+ _payload_32_ff00_100_null
+ _payload_32_ff00_1100_null
+ _payload_32_ff00_1500_null
+ _payload_32_ff00_1900_null
+ _payload_32_ff00_1d00_null
+ _payload_32_ff00_2100_null
+ _payload_32_ff00_2500_null
+ _payload_32_ff00_2900_null
+ _payload_32_ff00_2d00_null
+ _payload_32_ff00_3100_null
+ _payload_32_ff00_3500_null
+ _payload_32_ff00_3900_null
+ _payload_32_ff00_3d00_null
+ _payload_32_ff00_4100_null
+ _payload_32_ff00_4500_null
+ _payload_32_ff00_4900_null
+ _payload_32_ff00_4d00_null
+ _payload_32_ff00_500_null
+ _payload_32_ff00_5100_null
+ _payload_32_ff00_5500_null
+ _payload_32_ff00_5900_null
+ _payload_32_ff00_5d00_null
+ _payload_32_ff00_6100_null
+ _payload_32_ff00_6500_null
+ _payload_32_ff00_6900_null
+ _payload_32_ff00_6d00_null
+ _payload_32_ff00_7100_null
+ _payload_32_ff00_7500_null
+ _payload_32_ff00_7900_null
+ _payload_32_ff00_7d00_null
+ _payload_32_ff00_900_null
+ _payload_32_ff00_d00_null
+ _payload_32_ff00ff_700f5_null
+ _payload_32_ff8000_400000_null
+ _payload_32_ff8000_800000_null
+ _payload_32_ff_19_null
+ _payload_32_ff_1a_null
+ _payload_32_ff_1b_null
+ _payload_32_ff_1c_null
+ _payload_32_ff_1d_null
+ _payload_32_ff_20_null
+ _payload_32_ff_ff_null
+ _payload_32_fff0fff_1300d8_null
+ _payload_32_fff0fff_7400040_null
+ _payload_32_fff0fff_740_null
+ _payload_32_fff0fff_800_null
+ _payload_32_fff0fff_a0000a0_null
+ _payload_32_fff0fff_a0000c0_null
+ _payload_32_fff0fff_aa00060_null
+ _payload_32_fff0fff_ac000c0_null
+ _payload_32_fff0fff_b000010_null
+ _payload_32_fff0fff_b100010_null
+ _payload_32_fff0fff_b200010_null
+ _payload_32_fff0fff_b300010_null
+ _payload_32_fff0fff_b800038_null
+ _payload_32_fff0fff_bb80038_null
+ _payload_32_fff0fff_bf00010_null
+ _payload_32_ffff0003_ff0003_null
+ _payload_32_ffff007f_a0000038_null
+ _payload_32_ffff007f_a000003b_null
+ _payload_32_ffff_1312_null
+ _payload_32_ffff_1514_null
+ _payload_32_ffff_1716_null
+ _payload_32_ffff_820_null
+ _payload_32_fffff_1580_null
+ _payload_32_ffffff_407f80_null
+ _payload_32_ffffff_807f10_null
+ _payload_32_ffffff_81312_null
+ _payload_32_ffffff_81514_null
+ _payload_32_ffffff_81716_null
+ _payload_32_ffffffc0_200000_null
+ _scodec_set_doorbell
+ _tunableh_prores_figs_15_apply_to
+ _tunableh_prores_figs_16_apply_to
+ _tunableh_prores_figs_8_apply_to
+ _tunableh_scodec_dma_figs_12_apply_to
+ _tunableh_scodec_dma_figs_19_apply_to
+ _tunableh_scodec_dma_figs_20_apply_to
+ _tunableh_scodec_dmx_figs_13_apply_to
+ _tunableh_scodec_dmx_figs_14_apply_to
+ _tunableh_scodec_mux_figs_15_apply_to
+ _tunableh_scodec_mux_figs_16_apply_to
+ _tunableh_scodec_mux_figs_8_apply_to
+ _tunableh_scodec_sys_figs_15_apply_to
+ _tunableh_scodec_sys_figs_16_apply_to
+ _tunableh_scodec_sys_figs_8_apply_to
+ tunableh_prores_figs_15.figs
+ tunableh_prores_figs_16.figs
+ tunableh_prores_figs_8.figs
+ tunableh_scodec_dma_figs_12.figs
+ tunableh_scodec_dma_figs_19.figs
+ tunableh_scodec_dma_figs_20.figs
+ tunableh_scodec_dmx_figs_13.figs
+ tunableh_scodec_dmx_figs_14.figs
+ tunableh_scodec_mux_figs_15.figs
+ tunableh_scodec_mux_figs_16.figs
+ tunableh_scodec_mux_figs_8.figs
+ tunableh_scodec_sys_figs_15.figs
+ tunableh_scodec_sys_figs_16.figs
+ tunableh_scodec_sys_figs_8.figs
- /AppleInternal/Library/BuildRoots/d187755d-b9a3-11ef-83e5-aabfac210453/Applications/Xcode.app/Contents/Developer/Platforms/MacOSX.platform/Developer/SDKs/MacOSX15.3.Internal.sdk/usr/local/standalone/RTKit/usr/lib/Debug/armv8_chinook_Oz_flto/libc11.a(stack_protector.c~armv8_chinook_Oz_flto.o)
- /AppleInternal/Library/BuildRoots/d187755d-b9a3-11ef-83e5-aabfac210453/Library/Caches/com.apple.xbs/Sources/AppleSCFirmware/./build/t602x/t602xscodec.o
- /AppleInternal/Library/BuildRoots/d187755d-b9a3-11ef-83e5-aabfac210453/Library/Caches/com.apple.xbs/Sources/AppleSCFirmware/source/
- /AppleInternal/Library/BuildRoots/d187755d-b9a3-11ef-83e5-aabfac210453/Library/Caches/com.apple.xbs/Sources/RTKit/src/lib/c11/
- RTK_dev_control.1277
- RTK_dev_control.1481
- RTK_dev_control.545
- RTK_dev_control.588
- RTK_dev_control.823
- RTK_dev_control.940
- RTK_dev_control.992
- RTK_interrupt_enable_vector.913
- RTK_timebase_get_ticks.1278
- RTK_timebase_get_ticks.1291
- RTK_timebase_get_ticks.1490
- RTK_timebase_get_ticks.947
- RTK_timebase_ticks_to_time.1281
- _MergedGlobals.2898
- _MergedGlobals.2899
- _MergedGlobals.2900
- _RTK_heap_free
- _RTK_platform_ack_local_power_state
- _RTK_platform_ack_remote_power_state
- _RTK_vm_allocate_virtual_space
- __Block_byref_object_copy_.2478
- __Block_byref_object_dispose_.2479
- __ZN13AFKSerializer6createEU13block_pointerFbP12AFKSerializeE
- __ZN18AFKEventSourceBaseD0Ev
- __ZN18AFKEventSourceBaseD1Ev
- __ZN20AFKEndpointInterfaceC2EP13AFKDictionary
- __ZN20AFKEndpointInterfaceD0Ev
- __ZN20AFKEndpointInterfaceD1Ev
- __ZN7AFKEPV2D2Ev
- __ZN9AFKString10makeStringI15sequence_stringIJLc115ELc116ELc97ELc116ELc115EEEEEPS_v
- __ZN9AFKString10makeStringI15sequence_stringIJLc68ELc101ELc98ELc117ELc103ELc83ELc116ELc97ELc116ELc101EEEEEPS_v
- __ZNK18AFKEventSourceBase9getTypeIDEv
- __ZNK20AFKEndpointInterface9getTypeIDEv
- __ZTV18AFKEventSourceBase
- __ZTV20AFKEndpointInterface
- __ZZN9AFKString10makeStringI15sequence_stringIJLc68ELc101ELc98ELc117ELc103ELc83ELc116ELc97ELc116ELc101EEEEEPS_vE5__str
- ____ZN10AFKService6isOpenEPS__block_invoke
- ___os_log_helper_1_0_3_8_0_8_0_8_0
- __block_descriptor_tmp.10.1721
- __block_descriptor_tmp.10.1887
- __block_descriptor_tmp.10.2499
- __block_descriptor_tmp.12.1979
- __block_descriptor_tmp.13.1745
- __block_descriptor_tmp.13.1983
- __block_descriptor_tmp.13.2500
- __block_descriptor_tmp.14.1744
- __block_descriptor_tmp.15.1740
- __block_descriptor_tmp.15.1882
- __block_descriptor_tmp.15.1988
- __block_descriptor_tmp.16.1739
- __block_descriptor_tmp.16.1906
- __block_descriptor_tmp.17.1873
- __block_descriptor_tmp.1727
- __block_descriptor_tmp.1737
- __block_descriptor_tmp.1772
- __block_descriptor_tmp.18.1909
- __block_descriptor_tmp.1877
- __block_descriptor_tmp.19.1912
- __block_descriptor_tmp.19.2538
- __block_descriptor_tmp.1976
- __block_descriptor_tmp.20.2002
- __block_descriptor_tmp.2150
- __block_descriptor_tmp.22.2008
- __block_descriptor_tmp.2205
- __block_descriptor_tmp.23.2007
- __block_descriptor_tmp.2503
- __block_descriptor_tmp.2630
- __block_descriptor_tmp.2797
- __block_descriptor_tmp.2857
- __block_descriptor_tmp.30.2341
- __block_descriptor_tmp.31.2480
- __block_descriptor_tmp.32
- __block_descriptor_tmp.33.2339
- __block_descriptor_tmp.6.2628
- __block_descriptor_tmp.8.1768
- __block_descriptor_tmp.8.1883
- __block_descriptor_tmp.9.1770
- __block_descriptor_tmp.9.1888
- __block_descriptor_tmp.9.1981
- __rtk_mc_mappings
- __rtk_mc_num_mappings
- __rtk_power_track_route_callback
- __rtk_tracekit_thread_init
- _is_rx_p2p
- _is_tx_p2p
- _mailbox_msg_handler
- _mailbox_msg_isr
- _rtk_local_boot_config
- iop_ringbuffer_init_ex.1509
CStrings:
+ "  "
+ "!instance->ap_mbox & !instance->external & instance->is_inbox"
+ "!instance->ap_mbox & instance->external & instance->is_inbox"
+ "%c"
+ "%s"
+ "%s(%s)"
+ "%s:%d"
+ "%s[startAdpsc]"
+ "%s[stopAdpsc]"
+ "(%llu)    SCODEC_CMD_DASHBOARD_UPDATE stream=%d, buffer_id=%d"
+ "(%llu)    SCODEC_CMD_READ_CRC stream=%d, clear_crc=%d crc_type=%d"
+ "(%llu)    SCODEC_CMD_UPDATE_BUFFER_FORMAT stream%d, new buffer_format%d, old buffer_format%d"
+ "(%llu)  Cannot enable display writeback in protected mode"
+ "(%llu)  Cannot enable protected streaming while display writeback is active"
+ "(%llu)  Cannot schedule new transition while previous transition is pending"
+ "(%llu)  Creating thread: name=%s"
+ "(%llu)  Disabled Dashboard interrupts"
+ "(%llu)  Disabled SPAE interrupts"
+ "(%llu)  Disabled TX and RX interrupts"
+ "(%llu)  Enabled SPAE interrupts"
+ "(%llu)  Enabled TX and RX interrupts"
+ "(%llu)  Enabling interrupts (%d): interrupts_en=0x%x"
+ "(%llu)  Flagged stream %d to switch at frame %llu, current frame %hu"
+ "(%llu)  Registered Dashboard SCodec FW interrupt handlers for host"
+ "(%llu)  Registered SPAE interrupt handlers"
+ "(%llu)  Registered TX and RX interrupt handlers"
+ "(%llu)  SC version: 0x%08x"
+ "(%llu)  SCODEC_CMD %d (stream %d) ignored because it's not initialized: cmd_context=0x%llx"
+ "(%llu)  SCODEC_CMD_DIAG_BUFFER_INFO finished."
+ "(%llu)  SCODEC_CMD_DIAG_BUFFER_UPDATE finished (status=%d)"
+ "(%llu)  SCODEC_CMD_DISPATCH_MANIFEST (%d) finished."
+ "(%llu)  SCODEC_CMD_DP_START finished (status=%d)"
+ "(%llu)  SCODEC_CMD_HANDSHAKE (%d) queued."
+ "(%llu)  SCODEC_CMD_MULTI_DISABLE (%d) %d"
+ "(%llu)  SCODEC_CMD_MULTI_DISABLE (%d) queued: fc=%d cmd_context=0x%llx"
+ "(%llu)  SCODEC_CMD_MULTI_DISABLE (%d) uninitialized: cmd_context=0x%llx"
+ "(%llu)  SCODEC_CMD_MULTI_TEARDOWN (%d) finished"
+ "(%llu)  SCODEC_CMD_MULTI_TEARDOWN (%d) queued: cmd_context=0x%llx"
+ "(%llu)  SCODEC_CMD_REPEATED_FRAME_CONTROL (%d) finished (enable repeated frame counting=%d)"
+ "(%llu)  SCODEC_CMD_RX_SYNC_NO_DATA_COUNT: priority=%d"
+ "(%llu)  SCODEC_CMD_SHUTDOWN finished (status=%d)"
+ "(%llu)  SCODEC_CMD_SLEEP finished (status=%d)"
+ "(%llu)  SCODEC_CMD_SPAE_ENABLE (%d) finished."
+ "(%llu)  SCODEC_CMD_STREAM_BUFFERS (%d) finished."
+ "(%llu)  SCODEC_CMD_STREAM_BUFFER_INFO(type=%d): status=%d"
+ "(%llu)  SCODEC_CMD_STREAM_DISABLE (%d) %d"
+ "(%llu)  SCODEC_CMD_STREAM_DISABLE (%d) queued fc=%d"
+ "(%llu)  SCODEC_CMD_STREAM_ENABLE (%d) failed due to bind error"
+ "(%llu)  SCODEC_CMD_STREAM_ENABLE (%d) finished."
+ "(%llu)  SCODEC_CMD_STREAM_INIT (%d) finished."
+ "(%llu)  SCODEC_CMD_STREAM_TEARDOWN (%d) finished"
+ "(%llu)  SCODEC_CMD_STREAM_TEARDOWN (%d) queued"
+ "(%llu)  SCODEC_CMD_WAKE finished (status=%d)"
+ "(%llu)  SCODEC_IPC_UPDATE_DIAG_BUFFER enqueue"
+ "(%llu)  SCODEC_IPC_UPDATE_DIAG_BUFFER finished (status=%d)"
+ "(%llu)  SPAE DECRYPT irq = 0x%08x, stat = 0x%08x, stat2 = 0x%08x\n"
+ "(%llu)  SPAE ENCRYPT irq = 0x%08x, stat = 0x%08x, stat2 = 0x%08x\n"
+ "(%llu)  Stream Message Cmd (%d) ignored for id=%d."
+ "(%llu)  Unknown firmware command %d"
+ "(%llu)  cannot schedule switch to protected surfaces while display writeback is active"
+ "(%llu)  stream id %d already in requested state (TransitionId=%d, is_protected=%d), not switching"
+ "(%llu)  stream id %d already in requested state, ignoring manifest"
+ "(%llu)  stream_disable (Rx dummy) %d."
+ "(%llu)  stream_teardown (Rx dummy) finished."
+ "(%llu) update diag buffer was just enqueued, ignore this one"
+ "(%llu)%s\n"
+ "(%llu)DMX crc = %x, MUX crc = %x"
+ "(%llu)DMX debug register[%d]=0x%x"
+ "(%llu)DPTX M_VID 0x%x, expected(0x%x - 0x%x)"
+ "(%llu)ERROR: %d rx_buffer_full_isr stream_id=%d occurred debug_stat=0x%x, frame_count=%d"
+ "(%llu)ERROR: %d rx_error_isr stream_id=%d occurred debug_stat=0x%x, frame_count=%d"
+ "(%llu)ERROR: %d tx_error_isr stream_id=%d occurred debug_stat=0x%x, frame_count=%d"
+ "(%llu)ERROR: Data has been dropped(0x%x); two consecutive writes happened without read in between."
+ "(%llu)ERROR: Stream (%d) has no matching buffer for buffer_id (%x)"
+ "(%llu)ERROR: polling for stream %d last frame done for than %d-ms"
+ "(%llu)ERROR: rx_desc_repeat_isr stream_id=%d"
+ "(%llu)ERROR: seeing non-grouped Tx sync stream_id %d other than 4, 7 or 8"
+ "(%llu)ERROR: stream_id %d is already in group %d"
+ "(%llu)ERROR: stream_id %d is not in group %d"
+ "(%llu)ERROR: unable to clear bb_clear in %d-ms, possible get back pressure from downstream?"
+ "(%llu)Enabled SPAE\n"
+ "(%llu)Enabled all SPAE Decrypt error interrupts\n"
+ "(%llu)Enabled all SPAE Encrypt error interrupts\n"
+ "(%llu)INFO: sc_trace allowed=%d"
+ "(%llu)INFO: sc_trace_level=%d"
+ "(%llu)Info: stream_id=%d set NEBI=%d, NEBT=%d at frame %hu"
+ "(%llu)Info: switching stream_id=%d to protected=%d at frame %hu for upcoming frame"
+ "(%llu)Invalidating secondary buffer list (num_entries = %d)"
+ "(%llu)Link training failed with status: 0x%x!"
+ "(%llu)MUX debug register[%d]=0x%x"
+ "(%llu)Programming tunables for chip t%x revision 0x%x"
+ "(%llu)RX_BB_CLEAR=0x%llx"
+ "(%llu)Rx strmsg type unknown. strmsg_msg.payload = 0x%x, 0x%x, 0x%x, 0x%x"
+ "(%llu)Rx strmsg wrong payload size %d, strmsg_rx_buffer_len=0x%x, rx_msgtail=0x%llx , rx_msghead.head=0x%x, rx_msgbase=0x%llx"
+ "(%llu)SCODEC_CMD_P2P_FIFO_INJECT"
+ "(%llu)StreamId=%d: Cannot configure secondary pool before primary"
+ "(%llu)StreamId=%d: Protection mode does not match previous buffers %d vs %d"
+ "(%llu)StreamId=%d: Secondary buffer cannot have same protection mode as primary %d vs %d"
+ "(%llu)WARNING: %d rx_buffer_full_isr stream_id=%d occurred debug_stat=0x%x, frame_count=%d"
+ "(%llu)WARNING: %d rx_error_isr stream_id=%d occurred debug_stat=0x%x, frame_count=%d"
+ "(%llu)WARNING: %d tx_error_isr stream_id=%d occurred debug_stat=0x%x, frame_count=%d"
+ "(%llu)WARNING: Invalid MaxPacket, updated to 0x%x"
+ "(%llu)WARNING: Mismatching with stream_id=%d with expected CPU buffer set, %d vs %d, didSwitchPools=%d"
+ "(%llu)WARNING: Mismatching with stream_id=%d with expected GPU buffer set, %d vs %d, didSwitchPools=%d"
+ "(%llu)WARNING: Trigger interrupt enabled for packet-triggered streams %u"
+ "(%llu)WARNING: stream_id=%d repeating frame due to mismatch at transition frame %hu"
+ "(%llu)[DBG][%s]Waiting %dus for retry #%u, total time waited = %lluus"
+ "(%llu)[DBG]count: %d value: 0x%x(lower: 0x%x, upper: %x ) "
+ "(%llu)[ERR]AUX not enabled!"
+ "(%llu)[ERR]Already inited!"
+ "(%llu)[ERR]Check RX CR failed!"
+ "(%llu)[ERR]Check RX EQ/Symbol Locked failed!"
+ "(%llu)[ERR]Endpoint %d not supported!"
+ "(%llu)[ERR]Interlane not aligned!"
+ "(%llu)[ERR]Lane 0 CR not done!"
+ "(%llu)[ERR]Lane 0 EQ/Symobl Lock not done!"
+ "(%llu)[ERR]Lane 1 CR not done!"
+ "(%llu)[ERR]Lane 1 EQ/Symobl Lock not done!"
+ "(%llu)[ERR]Lane 2 CR not done!"
+ "(%llu)[ERR]Lane 2 EQ/Symobl Lock not done!"
+ "(%llu)[ERR]Lane 3 CR not done!"
+ "(%llu)[ERR]Lane 3 EQ/Symobl Lock not done!"
+ "(%llu)[ERR]Polling aux en time out!"
+ "(%llu)[ERR]Polling int status time out!"
+ "(%llu)[ERR]Port %d not supported!"
+ "(%llu)[ERR]Read DPCD[0x000, 12] failed!"
+ "(%llu)[ERR]Read DPCD[0x090, 1] failed!"
+ "(%llu)[ERR]Read DPCD[0x200, 1] failed!"
+ "(%llu)[ERR]Read DPCD[0x68028, 1] failed!"
+ "(%llu)[ERR]TPS1 failed!"
+ "(%llu)[ERR]Unexpected TRAINING_AUX_RD_INTERVAL - 0x%x!"
+ "(%llu)[ERR]Write RX capability failed!"
+ "(%llu)[ERR]Write RX test pattern %d failed!"
+ "(%llu)[ERR]Write test pattern 0 failed!"
+ "(%llu)[ERR]Wrong lane count %d!"
+ "(%llu)[ERR][%s] Abort due to AUX NACK(st = %d)!"
+ "(%llu)[ERR][%s] Abort due to I2C NACK(st = %d)!"
+ "(%llu)[ERR][%s] Aux busy after successful AUX transaction!"
+ "(%llu)[ERR][%s] Aux busy!"
+ "(%llu)[ERR][%s] Commit aux transaction failed!"
+ "(%llu)[ERR][%s] Retry due to error(st = %d)!"
+ "(%llu)[ERR][%s] Retry due to short RX(st = %d)!"
+ "(%llu)[ERR][%s]Commit AUX transaction failed!"
+ "(%llu)[ERR]adpsc is in starting!"
+ "(%llu)[ERR]adpsc is in stopping!"
+ "(%llu)[ERR]adpsc not initialized!"
+ "(%llu)[INF](%d)vfifo_over_count: %lld, vfifo_under_count: %lld, vfifo_err_count: %d"
+ "(%llu)[INF]--- dpcd ---"
+ "(%llu)[INF]-------------"
+ "(%llu)[INF]ADPSC State: %s"
+ "(%llu)[INF]DPTX M_VID 0x%x, expected(0x%x - 0x%x)"
+ "(%llu)[INF]Disable DAL"
+ "(%llu)[INF]Disable DPTX"
+ "(%llu)[INF]Disable VFTG"
+ "(%llu)[INF]Enable DPTX"
+ "(%llu)[INF]Enable TX"
+ "(%llu)[INF]LT - Done"
+ "(%llu)[INF]LT - lanes: %d, rate: %d, ef: %u, tp3: %u"
+ "(%llu)[INF]LT_TP%d"
+ "(%llu)[INF]LT_TP1"
+ "(%llu)[INF]Polling for current VFTG frame to be completed"
+ "(%llu)[INF]VFTG Polling return %x"
+ "(%llu)[INF]auxrd_interval_cr:     %dus"
+ "(%llu)[INF]auxrd_interval_eq:     %dus"
+ "(%llu)[INF]ef_supported:          %d"
+ "(%llu)[INF]fec_supported:         %d"
+ "(%llu)[INF]max_lane_count:        %d"
+ "(%llu)[INF]max_link_rate:         0x%x"
+ "(%llu)[INF]tp3_supported:         %d"
+ "(%llu)[MRK]%s:%d <Read RX DPCD>"
+ "(%llu)[MRK]%s:%d ADPSC: state_set_rx(%d) begin"
+ "(%llu)[MRK]%s:%d ADPSC: state_set_rx(%d) end"
+ "(%llu)[MRK]%s:%d ADPSC: state_set_tx(%d) begin"
+ "(%llu)[MRK]%s:%d ADPSC: state_set_tx(%d) end"
+ "(%llu)[MRK]%s:%d ADPSC: state_start begin"
+ "(%llu)[MRK]%s:%d ADPSC: state_start end with %x"
+ "(%llu)[MRK]%s:%d ADPSC: state_stop begin"
+ "(%llu)[MRK]%s:%d ADPSC: state_stop end with %d"
+ "(%llu)[MRK]%s:%d ADPSC: state_update begin"
+ "(%llu)[MRK]%s:%d ADPSC: state_update end"
+ "(%llu)[MRK]%s:%d ADPSC: state_update[state: %d, is_rx_on: %d, is_tx_on: %d] begin"
+ "(%llu)[MRK]%s:%d Begin\n"
+ "(%llu)[MRK]%s:%d DPTX ON!"
+ "(%llu)[MRK]%s:%d End\n"
+ "(%llu)[MRK]%s:%d dptx_auxread(addr: 0x%x, len: %d)"
+ "(%llu)[MRK]%s:%d dptx_auxwrite(addr: 0x%x, len: %d)"
+ "(%llu)[MRK]%s:%d init done!"
+ "(%llu)[MRK]%s:%d lane_count: %d"
+ "(%llu)context is null when len=%u (less than cmdproc_msg_t size)"
+ "(%llu)endpoint: %u, port: %u"
+ "(%llu)grouped stream (id %d ) bit map (0x%llx) send frame repeat strmsg"
+ "(%llu)last 7 timestamps %lld, %lld, %lld, %lld, %lld, %lld, %lld"
+ "(%llu)priorities_to_clear_bb 0x%llx"
+ "(%llu)recevied STRMSG_FRAME_REPEAT on stream (%d) repeated count %d"
+ "(%llu)rxbbclear state=%i"
+ "(%llu)sID:fc %d:%d"
+ "(%llu)sID:fc %d:%d %d:%d"
+ "(%llu)sID:fc %d:%d %d:%d %d:%d"
+ "(%llu)sID:fc %d:%d %d:%d %d:%d %d:%d"
+ "(%llu)stream %d received dashboard write with buffer id %d"
+ "(%llu)stream %d received dashboard write with buffer id %d after stream disabled"
+ "(%llu)stream: %d frame: %d init: %lld update: %lld enable: %lld disable: %lld deinit: %lld"
+ "(%llu)stream_id=%d fc=1"
+ "(%llu)try to disable a teardowned stream %d "
+ "(%llu)try to enable a teardowned stream %d "
+ "(%llu)try to update a teardowned stream %d "
+ "(%llu)tx_msgbase[%d]=0x%x"
+ "(%llu)waited %u us before soft panic"
+ "(%llu)✅: Diagnostics task"
+ "(%llu)✅: cmdproc_pqueue init status=%x"
+ "(%llu)✅: descupdate_pqueue init status=%x"
+ "(%llu)✅: disablestream_pqueue init status=%x"
+ "(%llu)✅: notify_pqueue init status=%x"
+ "(%llu)✅: strmsg_queue init status=%x"
+ "."
+ "Add event source to workloop failed!"
+ "AppleSCDP: _adpscToken: %d, _rxReady: %d, _txReady: %d"
+ "AppleSCDP: _curState: %s"
+ "AppleSCDP: _prevState: %s, _curState: %s, action: %s"
+ "AppleSCDP: handling %s"
+ "AppleSCDPService::%s Endpoint is null!"
+ "AppleSCDPService::%s Start SCDP failed!"
+ "AppleSCDPService::%s Stop SCDP failed!"
+ "Attach endpoint callback failed!"
+ "Create state machine dispatch queue failed!"
+ "Createk workloop failed!"
+ "Not valid command %d!"
+ "SCodecCommsEpic::handleCommand(): interface->enqueueResponse() failed: ret=0x%x"
+ "SCodecCommsEpic::handleCommand(): unexpected packetType=0x%x"
+ "SCodecCommsEpic::handleFirmwareCommand(): firmware too big (%zu), greater than buf size=%lu"
+ "SCodecCommsEpic::handleNotification(): type=%d"
+ "SCodecCommsEpic::sendAnalytics() invalid params: data=0x%p dataSize=%lu"
+ "SCodecCommsEpic::sendAnalytics(): _epif->enqueueReport() failed: ret=0x%x"
+ "SCodecCommsEpic::sendAnalytics(): ignored as _epif is nullptr"
+ "SCodecCommsEpic::sendManifestStatus(): _epif->enqueueReport() failed: streamId=%d transitionId=%d ret=0x%x"
+ "SCodecCommsEpic::sendManifestStatus(): ignored as _epif is nullptr: streamId=%d transitionId=%d"
+ "SCodecCommsEpic::sendResponse(): _epif->enqueueResponse() failed: context=0x%llx ret=0x%x"
+ "SCodecCommsEpic::sendResponse(): ignored as _epif is nullptr: context=0x%llx"
+ "SCodecCommsEpic::start()"
+ "Send message failed!"
+ "Unsupported SOC: t%x"
+ "Wrong command %d"
+ "Wrong command ID %d!"
+ "[AFK][AFKEPInterfaceV2:%p]Unexpected Response (pktLen %i pktType 0x%x commandID:%i)"
+ "[FNC.E]%s:%d"
+ "[FNC.S]%s:%d"
+ "adpsc_dptx_on"
+ "adpsc_init"
+ "adpsc_linktraining"
+ "adpsc_read_dpcd"
+ "afk_send_analytics() ignored"
+ "afk_send_manifest_status() ignored: stream_id=%d"
+ "afk_send_response() ignored: context=0x%llx"
+ "asserted: %d"
+ "command: %d, arg: %d"
+ "endpoint: %d, adapter: %d"
+ "instance->ap_mbox & !instance->external & !instance->is_inbox"
+ "instance->ap_mbox & !instance->external & instance->is_inbox"
+ "instance->ap_mbox & instance->external & !instance->is_inbox"
+ "instance->ap_mbox & instance->external & instance->is_inbox"
+ "laneCount: %d"
+ "linkRate: %d"
+ "state_set_rx"
+ "state_set_tx"
+ "state_start"
+ "state_stop"
+ "state_update"
- "!ASLRHeapAlign"
- "commands_workloop"
- "failed processing mailbox message"
- "new_heap"

```
