#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 17 12:55:47 2022
# Process ID: 22561
# Current directory: /media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/demo_basys3/demo_basys3.runs/synth_1
# Command line: vivado -log demo_pmod_ad1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source demo_pmod_ad1.tcl
# Log file: /media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/demo_basys3/demo_basys3.runs/synth_1/demo_pmod_ad1.vds
# Journal file: /media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/demo_basys3/demo_basys3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source demo_pmod_ad1.tcl -notrace
Command: synth_design -top demo_pmod_ad1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22586 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1653.828 ; gain = 152.719 ; free physical = 2371 ; free virtual = 6171
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'demo_pmod_ad1' [/media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/demo_pmod_ad1.vhd:56]
	Parameter f_clk bound to: 100000000.000000 - type: float 
	Parameter f_spi bound to: 100000.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'spi_pmod_ad1' [/media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi_prof/pmod_ad1/rtl/spi_pmod_ad1.vhd:61]
	Parameter N bound to: 12 - type: integer 
	Parameter f_clk bound to: 100000000.000000 - type: float 
	Parameter f_spi bound to: 100000.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'spi_pmod_ad1' (1#1) [/media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi_prof/pmod_ad1/rtl/spi_pmod_ad1.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'demo_pmod_ad1' (2#1) [/media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/demo_pmod_ad1.vhd:56]
WARNING: [Synth 8-3917] design demo_pmod_ad1 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design demo_pmod_ad1 has port led[12] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1708.578 ; gain = 207.469 ; free physical = 2374 ; free virtual = 6174
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1712.547 ; gain = 211.438 ; free physical = 2370 ; free virtual = 6170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1712.547 ; gain = 211.438 ; free physical = 2370 ; free virtual = 6170
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/basys3.xdc]
Finished Parsing XDC File [/media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demo_pmod_ad1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demo_pmod_ad1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.211 ; gain = 0.000 ; free physical = 2200 ; free virtual = 6000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.211 ; gain = 0.000 ; free physical = 2200 ; free virtual = 6000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2346 ; free virtual = 6146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2346 ; free virtual = 6146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2346 ; free virtual = 6146
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_pmod_ad1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    data |                               01 |                               01
                 synchro |                               10 |                               10
                synchro2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'spi_pmod_ad1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2338 ; free virtual = 6138
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module demo_pmod_ad1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spi_pmod_ad1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design demo_pmod_ad1 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design demo_pmod_ad1 has port led[12] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2327 ; free virtual = 6127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2206 ; free virtual = 6006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |    14|
|5     |LUT4 |     6|
|6     |LUT5 |     4|
|7     |LUT6 |    14|
|8     |FDCE |    64|
|9     |FDPE |     4|
|10    |IBUF |     7|
|11    |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   136|
|2     |  dut    |spi_pmod_ad1 |    69|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.211 ; gain = 340.102 ; free physical = 2205 ; free virtual = 6005
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1841.211 ; gain = 211.438 ; free physical = 2255 ; free virtual = 6055
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.219 ; gain = 340.102 ; free physical = 2269 ; free virtual = 6069
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.219 ; gain = 0.000 ; free physical = 2205 ; free virtual = 6005
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1841.219 ; gain = 466.422 ; free physical = 2299 ; free virtual = 6099
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.219 ; gain = 0.000 ; free physical = 2299 ; free virtual = 6099
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/sf_ESIEE/enseignement/2022_2023/sei_4101a/td_tp_spi/tp_spi/pmod_ad1/impl/demo_basys3/demo_basys3.runs/synth_1/demo_pmod_ad1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file demo_pmod_ad1_utilization_synth.rpt -pb demo_pmod_ad1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 12:56:18 2022...
