

================================================================
== Vivado HLS Report for 'subconv_1x1_3214'
================================================================
* Date:           Mon Dec 10 14:57:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6735409|  6735409|  6735409|  6735409|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  6735408|  6735408|    280642|          -|          -|    24|    no    |
        | + Loop 1.1          |   280640|   280640|      8770|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1      |     8768|     8768|       274|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1  |      264|      264|        11|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	16  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	5  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:38
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_10, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:38
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_10 (10)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:38
.loopexit:3  %co_10 = add i5 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:38
.loopexit:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
.preheader5.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:38
.preheader5.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:38
.preheader5.preheader:2  %p_shl_cast = zext i10 %tmp_s to i11

ST_2: tmp_116 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:38
.preheader5.preheader:3  %tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

ST_2: p_shl1_cast (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
.preheader5.preheader:4  %p_shl1_cast = zext i8 %tmp_116 to i11

ST_2: tmp_117 (18)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:43
.preheader5.preheader:5  %tmp_117 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: bias_addr (19)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45
.preheader5.preheader:6  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_37 (20)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:39
.preheader5.preheader:7  br label %.preheader5

ST_2: StgValue_38 (87)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:51
:0  ret void


 <State 3>: 3.88ns
ST_3: h (22)  [1/1] 0.00ns
.preheader5:0  %h = phi i6 [ 0, %.preheader5.preheader ], [ %h_10, %.preheader5.loopexit ]

ST_3: exitcond2 (23)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:39
.preheader5:1  %exitcond2 = icmp eq i6 %h, -32

ST_3: empty_54 (24)  [1/1] 0.00ns
.preheader5:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: h_10 (25)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:39
.preheader5:3  %h_10 = add i6 %h, 1

ST_3: StgValue_43 (26)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:39
.preheader5:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46
.preheader4.preheader:0  %tmp_cast = zext i6 %h to i11

ST_3: tmp_118 (29)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:46
.preheader4.preheader:1  %tmp_118 = add i11 %tmp_cast, %p_shl_cast

ST_3: tmp_177_cast (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:40
.preheader4.preheader:2  %tmp_177_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_118, i5 0)

ST_3: StgValue_47 (31)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:40
.preheader4.preheader:3  br label %.preheader4

ST_3: StgValue_48 (85)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.88ns
ST_4: w (33)  [1/1] 0.00ns
.preheader4:0  %w = phi i6 [ %w_10, %2 ], [ 0, %.preheader4.preheader ]

ST_4: exitcond1 (34)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:40
.preheader4:1  %exitcond1 = icmp eq i6 %w, -32

ST_4: empty_55 (35)  [1/1] 0.00ns
.preheader4:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: w_10 (36)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:40
.preheader4:3  %w_10 = add i6 %w, 1

ST_4: StgValue_53 (37)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:40
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

ST_4: tmp_88_cast (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46
.preheader.preheader:0  %tmp_88_cast = zext i6 %w to i16

ST_4: tmp_119 (40)  [1/1] 2.39ns  loc: accelerator_hls/components.cpp:46
.preheader.preheader:1  %tmp_119 = add i16 %tmp_177_cast, %tmp_88_cast

ST_4: tmp_178_cast (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46
.preheader.preheader:2  %tmp_178_cast = zext i16 %tmp_119 to i64

ST_4: output_addr (42)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46
.preheader.preheader:3  %output_addr = getelementptr [24576 x float]* %output_r, i64 0, i64 %tmp_178_cast

ST_4: StgValue_58 (43)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:42
.preheader.preheader:4  br label %.preheader

ST_4: StgValue_59 (83)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 7.97ns
ST_5: sum (45)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_11, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (46)  [1/1] 0.00ns
.preheader:1  %ci = phi i5 [ %ci_4, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (47)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:42
.preheader:2  %exitcond = icmp eq i5 %ci, -8

ST_5: empty_56 (48)  [1/1] 0.00ns
.preheader:3  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: ci_4 (49)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:42
.preheader:4  %ci_4 = add i5 %ci, 1

ST_5: StgValue_65 (50)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:42
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_89_cast (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:42
:0  %tmp_89_cast = zext i5 %ci to i11

ST_5: tmp_120 (53)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:42
:1  %tmp_120 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ci, i5 0)

ST_5: tmp_180_cast (54)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:2  %tmp_180_cast = zext i10 %tmp_120 to i11

ST_5: tmp_121 (55)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:43
:3  %tmp_121 = add i11 %tmp_cast, %tmp_180_cast

ST_5: tmp_183_cast (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:4  %tmp_183_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_121, i5 0)

ST_5: tmp_122 (57)  [1/1] 2.39ns  loc: accelerator_hls/components.cpp:43
:5  %tmp_122 = add i16 %tmp_88_cast, %tmp_183_cast

ST_5: tmp_184_cast (58)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:6  %tmp_184_cast = zext i16 %tmp_122 to i64

ST_5: input_addr (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:7  %input_addr = getelementptr [24576 x float]* %input_r, i64 0, i64 %tmp_184_cast

ST_5: tmp_123 (60)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:43
:8  %tmp_123 = add i11 %tmp_89_cast, %tmp_117

ST_5: tmp_185_cast (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:9  %tmp_185_cast = sext i11 %tmp_123 to i64

ST_5: weight_addr (62)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:10  %weight_addr = getelementptr [576 x float]* %weight, i64 0, i64 %tmp_185_cast

ST_5: weight_load (63)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:43
:11  %weight_load = load float* %weight_addr, align 4

ST_5: input_load (64)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:43
:12  %input_load = load float* %input_addr, align 4

ST_5: bias_load (69)  [2/2] 2.32ns  loc: accelerator_hls/components.cpp:45
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 3.25ns
ST_6: weight_load (63)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:43
:11  %weight_load = load float* %weight_addr, align 4

ST_6: input_load (64)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:43
:12  %input_load = load float* %input_addr, align 4


 <State 7>: 5.70ns
ST_7: tmp_90 (65)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:43
:13  %tmp_90 = fmul float %weight_load, %input_load


 <State 8>: 5.70ns
ST_8: tmp_90 (65)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:43
:13  %tmp_90 = fmul float %weight_load, %input_load


 <State 9>: 5.70ns
ST_9: tmp_90 (65)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:43
:13  %tmp_90 = fmul float %weight_load, %input_load


 <State 10>: 5.70ns
ST_10: tmp_90 (65)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:43
:13  %tmp_90 = fmul float %weight_load, %input_load


 <State 11>: 7.26ns
ST_11: sum_11 (66)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90


 <State 12>: 7.26ns
ST_12: sum_11 (66)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90


 <State 13>: 7.26ns
ST_13: sum_11 (66)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90


 <State 14>: 7.26ns
ST_14: sum_11 (66)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90


 <State 15>: 7.26ns
ST_15: sum_11 (66)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90

ST_15: StgValue_91 (67)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:42
:15  br label %.preheader


 <State 16>: 2.32ns
ST_16: bias_load (69)  [1/2] 2.32ns  loc: accelerator_hls/components.cpp:45
:0  %bias_load = load float* %bias_addr, align 4


 <State 17>: 7.26ns
ST_17: result (70)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 18>: 7.26ns
ST_18: result (70)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (70)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (70)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (70)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 22>: 6.79ns
ST_22: tmp_19 (77)  [1/1] 6.79ns  loc: accelerator_hls/components.cpp:46
:8  %tmp_19 = fcmp ogt float %result, 0.000000e+00


 <State 23>: 8.53ns
ST_23: result_to_int (71)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45
:2  %result_to_int = bitcast float %result to i32

ST_23: tmp_16 (72)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45
:3  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_23: tmp_91 (73)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45
:4  %tmp_91 = trunc i32 %result_to_int to i23

ST_23: notlhs (74)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:45
:5  %notlhs = icmp ne i8 %tmp_16, -1

ST_23: notrhs (75)  [1/1] 3.20ns  loc: accelerator_hls/components.cpp:45
:6  %notrhs = icmp eq i23 %tmp_91, 0

ST_23: tmp_18 (76)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45 (grouped into LUT with out node result_4)
:7  %tmp_18 = or i1 %notrhs, %notlhs

ST_23: tmp_20 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46 (grouped into LUT with out node result_4)
:9  %tmp_20 = and i1 %tmp_18, %tmp_19

ST_23: result_4 (79)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:46 (out node of the LUT)
:10  %result_4 = select i1 %tmp_20, float %result, float 0.000000e+00

ST_23: StgValue_107 (80)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:46
:11  store float %result_4, float* %output_addr, align 4

ST_23: StgValue_108 (81)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:40
:12  br label %.preheader4



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:38) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:38) [7]  (0 ns)
	'icmp' operation ('exitcond3', accelerator_hls/components.cpp:38) [8]  (3.31 ns)

 <State 3>: 3.88ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_hls/components.cpp:39) [22]  (0 ns)
	'icmp' operation ('exitcond2', accelerator_hls/components.cpp:39) [23]  (3.88 ns)

 <State 4>: 3.88ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_hls/components.cpp:40) [33]  (0 ns)
	'icmp' operation ('exitcond1', accelerator_hls/components.cpp:40) [34]  (3.88 ns)

 <State 5>: 7.97ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', accelerator_hls/components.cpp:42) [46]  (0 ns)
	'add' operation ('tmp_121', accelerator_hls/components.cpp:43) [55]  (2.32 ns)
	'add' operation ('tmp_122', accelerator_hls/components.cpp:43) [57]  (2.39 ns)
	'getelementptr' operation ('input_addr', accelerator_hls/components.cpp:43) [59]  (0 ns)
	'load' operation ('input_load', accelerator_hls/components.cpp:43) on array 'input_r' [64]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_load', accelerator_hls/components.cpp:43) on array 'weight' [63]  (3.25 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_90', accelerator_hls/components.cpp:43) [65]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_90', accelerator_hls/components.cpp:43) [65]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_90', accelerator_hls/components.cpp:43) [65]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_90', accelerator_hls/components.cpp:43) [65]  (5.7 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:43) [66]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:43) [66]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:43) [66]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:43) [66]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:43) [66]  (7.26 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_load', accelerator_hls/components.cpp:45) on array 'bias' [69]  (2.32 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:45) [70]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:45) [70]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:45) [70]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:45) [70]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:45) [70]  (7.26 ns)

 <State 22>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', accelerator_hls/components.cpp:46) [77]  (6.79 ns)

 <State 23>: 8.53ns
The critical path consists of the following:
	'icmp' operation ('notrhs', accelerator_hls/components.cpp:45) [75]  (3.2 ns)
	'or' operation ('tmp_18', accelerator_hls/components.cpp:45) [76]  (0 ns)
	'and' operation ('tmp_20', accelerator_hls/components.cpp:46) [78]  (0 ns)
	'select' operation ('result', accelerator_hls/components.cpp:46) [79]  (2.07 ns)
	'store' operation (accelerator_hls/components.cpp:46) of variable 'result', accelerator_hls/components.cpp:46 on array 'output_r' [80]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
