INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_device_IP_v2_v1_0_S00_AXI
WARNING: [VRFC 10-3248] data object 'wr_mod_fifo' is already declared [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:469]
WARNING: [VRFC 10-3703] second declaration of 'wr_mod_fifo' ignored [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:469]
INFO: [VRFC 10-2458] undeclared symbol outp_dev_reg, assumed default net type wire [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:518]
WARNING: [VRFC 10-3380] identifier 'mod_decrease' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:141]
WARNING: [VRFC 10-3380] identifier 'ctrl_dataIn' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:142]
WARNING: [VRFC 10-3380] identifier 'enc_fin' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:144]
WARNING: [VRFC 10-3380] identifier 'dec_fin' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:145]
WARNING: [VRFC 10-3380] identifier 'kg_fin' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:146]
WARNING: [VRFC 10-3380] identifier 'enc_fin' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:312]
WARNING: [VRFC 10-3380] identifier 'dec_fin' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:315]
WARNING: [VRFC 10-3380] identifier 'kg_fin' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:318]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/dec/AES256_dec_FSM_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/AES256_device_FSM_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_device
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_FSM_AXI.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'AES_ROUNDS' redefined [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_FSM_AXI.sv:19]
INFO: [VRFC 10-311] analyzing module AES256_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_keygen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/dec/mod_dec_addRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_dec_addRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/dec/mod_dec_mixColumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_dec_mixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/dec/mod_dec_rom256.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_dec_rom256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/dec/mod_dec_shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_dec_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_addRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_mixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_rom256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo_1to4.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'FIFO_SZ' redefined [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo_1to4.sv:2]
INFO: [VRFC 10-311] analyzing module mod_fifo_1to4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo_1to8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_fifo_1to8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/mod_kg_rotWord.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_kg_rotWord
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/mod_kg_subWord.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_kg_subWord
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mux_2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16_16to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_1to16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16_1to16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_romKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_AXI_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AES256_AXI_v2
INFO: [VRFC 10-2458] undeclared symbol data1Test, assumed default net type wire [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_AXI_v2.sv:111]
