
Hexapod_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000081d8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004081d8  004081d8  000181d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20400000  004081e0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000bbd8  2040088c  00408a6c  0002088c  2**2
                  ALLOC
  4 .stack        00002004  2040c464  00414644  0002088c  2**0
                  ALLOC
  5 .heap         00000200  2040e468  00416648  0002088c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002088c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208ba  2**0
                  CONTENTS, READONLY
  8 .debug_info   000140fe  00000000  00000000  00020913  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000355b  00000000  00000000  00034a11  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a334  00000000  00000000  00037f6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f50  00000000  00000000  000422a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000fe8  00000000  00000000  000431f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000c8e4  00000000  00000000  000441d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00013295  00000000  00000000  00050abc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008235c  00000000  00000000  00063d51  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002d78  00000000  00000000  000e60b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2040e468 	.word	0x2040e468
  400004:	004028b9 	.word	0x004028b9
  400008:	004028b5 	.word	0x004028b5
  40000c:	004028b5 	.word	0x004028b5
  400010:	004028b5 	.word	0x004028b5
  400014:	004028b5 	.word	0x004028b5
  400018:	004028b5 	.word	0x004028b5
	...
  40002c:	004005ad 	.word	0x004005ad
  400030:	004028b5 	.word	0x004028b5
  400034:	00000000 	.word	0x00000000
  400038:	0040064d 	.word	0x0040064d
  40003c:	004006b5 	.word	0x004006b5
  400040:	004028b5 	.word	0x004028b5
  400044:	004028b5 	.word	0x004028b5
  400048:	004028b5 	.word	0x004028b5
  40004c:	004028b5 	.word	0x004028b5
  400050:	004028b5 	.word	0x004028b5
  400054:	004028b5 	.word	0x004028b5
  400058:	004028b5 	.word	0x004028b5
  40005c:	004028b5 	.word	0x004028b5
  400060:	004028b5 	.word	0x004028b5
  400064:	00000000 	.word	0x00000000
  400068:	00403165 	.word	0x00403165
  40006c:	004002f9 	.word	0x004002f9
  400070:	00000000 	.word	0x00000000
  400074:	004028b5 	.word	0x004028b5
  400078:	004028b5 	.word	0x004028b5
  40007c:	004028b5 	.word	0x004028b5
  400080:	0040030d 	.word	0x0040030d
  400084:	00000000 	.word	0x00000000
  400088:	004028b5 	.word	0x004028b5
  40008c:	004028b5 	.word	0x004028b5
  400090:	004028b5 	.word	0x004028b5
  400094:	004028b5 	.word	0x004028b5
  400098:	004028b5 	.word	0x004028b5
  40009c:	004028b5 	.word	0x004028b5
  4000a0:	004028b5 	.word	0x004028b5
  4000a4:	004028b5 	.word	0x004028b5
	...
  4000b4:	004022a5 	.word	0x004022a5
  4000b8:	00000000 	.word	0x00000000
  4000bc:	004028b5 	.word	0x004028b5
  4000c0:	004028b5 	.word	0x004028b5
  4000c4:	004028b5 	.word	0x004028b5
  4000c8:	004028b5 	.word	0x004028b5
	...
  4000e0:	004022b9 	.word	0x004022b9
  4000e4:	004028b5 	.word	0x004028b5
  4000e8:	004028b5 	.word	0x004028b5
  4000ec:	004028b5 	.word	0x004028b5
  4000f0:	004028b5 	.word	0x004028b5
  4000f4:	004028b5 	.word	0x004028b5
  4000f8:	004028b5 	.word	0x004028b5
	...
  400108:	004028b5 	.word	0x004028b5
  40010c:	004028b5 	.word	0x004028b5
  400110:	004028b5 	.word	0x004028b5
	...
  400120:	004028b5 	.word	0x004028b5
  400124:	004028b5 	.word	0x004028b5
  400128:	004028b5 	.word	0x004028b5
  40012c:	004028b5 	.word	0x004028b5
  400130:	004028b5 	.word	0x004028b5
	...
  40013c:	004028b5 	.word	0x004028b5

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040088c 	.word	0x2040088c
  40015c:	00000000 	.word	0x00000000
  400160:	004081e0 	.word	0x004081e0

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400890 	.word	0x20400890
  400190:	004081e0 	.word	0x004081e0
  400194:	004081e0 	.word	0x004081e0
  400198:	00000000 	.word	0x00000000

0040019c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  40019c:	b510      	push	{r4, lr}
  40019e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <spi_master_init+0x48>)
  4001a2:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4001a4:	2380      	movs	r3, #128	; 0x80
  4001a6:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4001a8:	6863      	ldr	r3, [r4, #4]
  4001aa:	f043 0301 	orr.w	r3, r3, #1
  4001ae:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4001b0:	6863      	ldr	r3, [r4, #4]
  4001b2:	f043 0310 	orr.w	r3, r3, #16
  4001b6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4001b8:	6863      	ldr	r3, [r4, #4]
  4001ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4001be:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4001c0:	2100      	movs	r1, #0
  4001c2:	4620      	mov	r0, r4
  4001c4:	4b08      	ldr	r3, [pc, #32]	; (4001e8 <spi_master_init+0x4c>)
  4001c6:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001c8:	6863      	ldr	r3, [r4, #4]
  4001ca:	f023 0302 	bic.w	r3, r3, #2
  4001ce:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001d0:	6863      	ldr	r3, [r4, #4]
  4001d2:	f023 0304 	bic.w	r3, r3, #4
  4001d6:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001d8:	2100      	movs	r1, #0
  4001da:	4620      	mov	r0, r4
  4001dc:	4b03      	ldr	r3, [pc, #12]	; (4001ec <spi_master_init+0x50>)
  4001de:	4798      	blx	r3
  4001e0:	bd10      	pop	{r4, pc}
  4001e2:	bf00      	nop
  4001e4:	00400321 	.word	0x00400321
  4001e8:	0040034d 	.word	0x0040034d
  4001ec:	00400365 	.word	0x00400365

004001f0 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001f4:	4604      	mov	r4, r0
  4001f6:	460d      	mov	r5, r1
  4001f8:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4001fa:	4915      	ldr	r1, [pc, #84]	; (400250 <spi_master_setup_device+0x60>)
  4001fc:	4618      	mov	r0, r3
  4001fe:	4b15      	ldr	r3, [pc, #84]	; (400254 <spi_master_setup_device+0x64>)
  400200:	4798      	blx	r3
  400202:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400204:	2300      	movs	r3, #0
  400206:	461a      	mov	r2, r3
  400208:	6829      	ldr	r1, [r5, #0]
  40020a:	4620      	mov	r0, r4
  40020c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 40026c <spi_master_setup_device+0x7c>
  400210:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400212:	2208      	movs	r2, #8
  400214:	6829      	ldr	r1, [r5, #0]
  400216:	4620      	mov	r0, r4
  400218:	4b0f      	ldr	r3, [pc, #60]	; (400258 <spi_master_setup_device+0x68>)
  40021a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  40021c:	b2fa      	uxtb	r2, r7
  40021e:	6829      	ldr	r1, [r5, #0]
  400220:	4620      	mov	r0, r4
  400222:	4b0e      	ldr	r3, [pc, #56]	; (40025c <spi_master_setup_device+0x6c>)
  400224:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400226:	2208      	movs	r2, #8
  400228:	6829      	ldr	r1, [r5, #0]
  40022a:	4620      	mov	r0, r4
  40022c:	4b0c      	ldr	r3, [pc, #48]	; (400260 <spi_master_setup_device+0x70>)
  40022e:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400230:	0872      	lsrs	r2, r6, #1
  400232:	6829      	ldr	r1, [r5, #0]
  400234:	4620      	mov	r0, r4
  400236:	4b0b      	ldr	r3, [pc, #44]	; (400264 <spi_master_setup_device+0x74>)
  400238:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  40023a:	f086 0201 	eor.w	r2, r6, #1
  40023e:	f002 0201 	and.w	r2, r2, #1
  400242:	6829      	ldr	r1, [r5, #0]
  400244:	4620      	mov	r0, r4
  400246:	4b08      	ldr	r3, [pc, #32]	; (400268 <spi_master_setup_device+0x78>)
  400248:	4798      	blx	r3
  40024a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40024e:	bf00      	nop
  400250:	11e1a300 	.word	0x11e1a300
  400254:	0040047d 	.word	0x0040047d
  400258:	00400469 	.word	0x00400469
  40025c:	00400495 	.word	0x00400495
  400260:	00400425 	.word	0x00400425
  400264:	004003e5 	.word	0x004003e5
  400268:	00400405 	.word	0x00400405
  40026c:	004004c1 	.word	0x004004c1

00400270 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400270:	b922      	cbnz	r2, 40027c <spi_write_packet+0xc>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400272:	2000      	movs	r0, #0
}
  400274:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  400276:	3b01      	subs	r3, #1
  400278:	d105      	bne.n	400286 <spi_write_packet+0x16>
  40027a:	e00f      	b.n	40029c <spi_write_packet+0x2c>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  40027c:	b410      	push	{r4}
  40027e:	4614      	mov	r4, r2
  400280:	3901      	subs	r1, #1
  400282:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400286:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  400288:	f012 0f02 	tst.w	r2, #2
  40028c:	d0f3      	beq.n	400276 <spi_write_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40028e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  400292:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400294:	3c01      	subs	r4, #1
  400296:	d1f4      	bne.n	400282 <spi_write_packet+0x12>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400298:	2000      	movs	r0, #0
  40029a:	e001      	b.n	4002a0 <spi_write_packet+0x30>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  40029c:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  4002a0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002a4:	4770      	bx	lr
  4002a6:	bf00      	nop

004002a8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4002a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002ac:	4604      	mov	r4, r0
  4002ae:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4002b0:	4b0e      	ldr	r3, [pc, #56]	; (4002ec <pio_handler_process+0x44>)
  4002b2:	4798      	blx	r3
  4002b4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4002b6:	4620      	mov	r0, r4
  4002b8:	4b0d      	ldr	r3, [pc, #52]	; (4002f0 <pio_handler_process+0x48>)
  4002ba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4002bc:	4005      	ands	r5, r0
  4002be:	d013      	beq.n	4002e8 <pio_handler_process+0x40>
  4002c0:	4c0c      	ldr	r4, [pc, #48]	; (4002f4 <pio_handler_process+0x4c>)
  4002c2:	f104 07e0 	add.w	r7, r4, #224	; 0xe0
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4002c6:	6823      	ldr	r3, [r4, #0]
  4002c8:	4543      	cmp	r3, r8
  4002ca:	d108      	bne.n	4002de <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4002cc:	6861      	ldr	r1, [r4, #4]
  4002ce:	4229      	tst	r1, r5
  4002d0:	d005      	beq.n	4002de <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4002d2:	68e3      	ldr	r3, [r4, #12]
  4002d4:	4640      	mov	r0, r8
  4002d6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4002d8:	6863      	ldr	r3, [r4, #4]
  4002da:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4002de:	42bc      	cmp	r4, r7
  4002e0:	d002      	beq.n	4002e8 <pio_handler_process+0x40>
  4002e2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4002e4:	2d00      	cmp	r5, #0
  4002e6:	d1ee      	bne.n	4002c6 <pio_handler_process+0x1e>
  4002e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ec:	00402421 	.word	0x00402421
  4002f0:	00402425 	.word	0x00402425
  4002f4:	204008a8 	.word	0x204008a8

004002f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4002f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4002fa:	210b      	movs	r1, #11
  4002fc:	4801      	ldr	r0, [pc, #4]	; (400304 <PIOB_Handler+0xc>)
  4002fe:	4b02      	ldr	r3, [pc, #8]	; (400308 <PIOB_Handler+0x10>)
  400300:	4798      	blx	r3
  400302:	bd08      	pop	{r3, pc}
  400304:	400e1000 	.word	0x400e1000
  400308:	004002a9 	.word	0x004002a9

0040030c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40030c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40030e:	2110      	movs	r1, #16
  400310:	4801      	ldr	r0, [pc, #4]	; (400318 <PIOD_Handler+0xc>)
  400312:	4b02      	ldr	r3, [pc, #8]	; (40031c <PIOD_Handler+0x10>)
  400314:	4798      	blx	r3
  400316:	bd08      	pop	{r3, pc}
  400318:	400e1400 	.word	0x400e1400
  40031c:	004002a9 	.word	0x004002a9

00400320 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400320:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400322:	4b07      	ldr	r3, [pc, #28]	; (400340 <spi_enable_clock+0x20>)
  400324:	4298      	cmp	r0, r3
  400326:	d103      	bne.n	400330 <spi_enable_clock+0x10>
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400328:	2015      	movs	r0, #21
  40032a:	4b06      	ldr	r3, [pc, #24]	; (400344 <spi_enable_clock+0x24>)
  40032c:	4798      	blx	r3
  40032e:	bd08      	pop	{r3, pc}
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400330:	4b05      	ldr	r3, [pc, #20]	; (400348 <spi_enable_clock+0x28>)
  400332:	4298      	cmp	r0, r3
  400334:	d102      	bne.n	40033c <spi_enable_clock+0x1c>
  400336:	202a      	movs	r0, #42	; 0x2a
  400338:	4b02      	ldr	r3, [pc, #8]	; (400344 <spi_enable_clock+0x24>)
  40033a:	4798      	blx	r3
  40033c:	bd08      	pop	{r3, pc}
  40033e:	bf00      	nop
  400340:	40008000 	.word	0x40008000
  400344:	00402551 	.word	0x00402551
  400348:	40058000 	.word	0x40058000

0040034c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40034c:	6843      	ldr	r3, [r0, #4]
  40034e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400352:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400354:	6843      	ldr	r3, [r0, #4]
  400356:	0409      	lsls	r1, r1, #16
  400358:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40035c:	430b      	orrs	r3, r1
  40035e:	6043      	str	r3, [r0, #4]
  400360:	4770      	bx	lr
  400362:	bf00      	nop

00400364 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400364:	6843      	ldr	r3, [r0, #4]
  400366:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40036a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  40036c:	6843      	ldr	r3, [r0, #4]
  40036e:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400372:	6041      	str	r1, [r0, #4]
  400374:	4770      	bx	lr
  400376:	bf00      	nop

00400378 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  400378:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  40037a:	f643 2399 	movw	r3, #15001	; 0x3a99
  40037e:	e001      	b.n	400384 <spi_read+0xc>
		if (!timeout--) {
  400380:	3b01      	subs	r3, #1
  400382:	d00e      	beq.n	4003a2 <spi_read+0x2a>
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  400384:	6904      	ldr	r4, [r0, #16]
  400386:	f014 0f01 	tst.w	r4, #1
  40038a:	d0f9      	beq.n	400380 <spi_read+0x8>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	reg_value = p_spi->SPI_RDR;
  40038c:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40038e:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  400390:	f010 0f02 	tst.w	r0, #2
  400394:	d002      	beq.n	40039c <spi_read+0x24>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  400396:	f3c3 4003 	ubfx	r0, r3, #16, #4
  40039a:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  40039c:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  40039e:	2000      	movs	r0, #0
  4003a0:	e000      	b.n	4003a4 <spi_read+0x2c>
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  4003a2:	2001      	movs	r0, #1
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);

	return SPI_OK;
}
  4003a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003a8:	4770      	bx	lr
  4003aa:	bf00      	nop

004003ac <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4003ac:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4003ae:	f643 2499 	movw	r4, #15001	; 0x3a99
  4003b2:	e001      	b.n	4003b8 <spi_write+0xc>
		if (!timeout--) {
  4003b4:	3c01      	subs	r4, #1
  4003b6:	d011      	beq.n	4003dc <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4003b8:	6905      	ldr	r5, [r0, #16]
  4003ba:	f015 0f02 	tst.w	r5, #2
  4003be:	d0f9      	beq.n	4003b4 <spi_write+0x8>
  4003c0:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4003c2:	f014 0f02 	tst.w	r4, #2
  4003c6:	d006      	beq.n	4003d6 <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4003c8:	0412      	lsls	r2, r2, #16
  4003ca:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4003ce:	4311      	orrs	r1, r2
		if (uc_last) {
  4003d0:	b10b      	cbz	r3, 4003d6 <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  4003d2:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4003d6:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4003d8:	2000      	movs	r0, #0
  4003da:	e000      	b.n	4003de <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  4003dc:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  4003de:	bc30      	pop	{r4, r5}
  4003e0:	4770      	bx	lr
  4003e2:	bf00      	nop

004003e4 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4003e4:	b132      	cbz	r2, 4003f4 <spi_set_clock_polarity+0x10>
  4003e6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4003ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003ec:	f043 0301 	orr.w	r3, r3, #1
  4003f0:	6303      	str	r3, [r0, #48]	; 0x30
  4003f2:	4770      	bx	lr
  4003f4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4003f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003fa:	f023 0301 	bic.w	r3, r3, #1
  4003fe:	6303      	str	r3, [r0, #48]	; 0x30
  400400:	4770      	bx	lr
  400402:	bf00      	nop

00400404 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400404:	b132      	cbz	r2, 400414 <spi_set_clock_phase+0x10>
  400406:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40040a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40040c:	f043 0302 	orr.w	r3, r3, #2
  400410:	6303      	str	r3, [r0, #48]	; 0x30
  400412:	4770      	bx	lr
  400414:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400418:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40041a:	f023 0302 	bic.w	r3, r3, #2
  40041e:	6303      	str	r3, [r0, #48]	; 0x30
  400420:	4770      	bx	lr
  400422:	bf00      	nop

00400424 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400424:	2a04      	cmp	r2, #4
  400426:	d10a      	bne.n	40043e <spi_configure_cs_behavior+0x1a>
  400428:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40042c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40042e:	f023 0308 	bic.w	r3, r3, #8
  400432:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400434:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400436:	f043 0304 	orr.w	r3, r3, #4
  40043a:	6303      	str	r3, [r0, #48]	; 0x30
  40043c:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40043e:	b952      	cbnz	r2, 400456 <spi_configure_cs_behavior+0x32>
  400440:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400444:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400446:	f023 0308 	bic.w	r3, r3, #8
  40044a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40044c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40044e:	f023 0304 	bic.w	r3, r3, #4
  400452:	6303      	str	r3, [r0, #48]	; 0x30
  400454:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400456:	2a08      	cmp	r2, #8
  400458:	d105      	bne.n	400466 <spi_configure_cs_behavior+0x42>
  40045a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40045e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400460:	f043 0308 	orr.w	r3, r3, #8
  400464:	6303      	str	r3, [r0, #48]	; 0x30
  400466:	4770      	bx	lr

00400468 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400468:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40046c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40046e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400472:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400474:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400476:	431a      	orrs	r2, r3
  400478:	630a      	str	r2, [r1, #48]	; 0x30
  40047a:	4770      	bx	lr

0040047c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40047c:	1e43      	subs	r3, r0, #1
  40047e:	4419      	add	r1, r3
  400480:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400484:	1e43      	subs	r3, r0, #1
  400486:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400488:	bf94      	ite	ls
  40048a:	b200      	sxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  40048c:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	return baud_div;
}
  400490:	4770      	bx	lr
  400492:	bf00      	nop

00400494 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400494:	b16a      	cbz	r2, 4004b2 <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400496:	b410      	push	{r4}
  400498:	4614      	mov	r4, r2
  40049a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40049e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4004a4:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4004a6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4004a8:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4004ac:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4004ae:	2000      	movs	r0, #0
  4004b0:	e002      	b.n	4004b8 <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  4004b2:	f04f 30ff 	mov.w	r0, #4294967295
  4004b6:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  4004b8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004bc:	4770      	bx	lr
  4004be:	bf00      	nop

004004c0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4004c0:	b410      	push	{r4}
  4004c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4004c6:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4004c8:	b280      	uxth	r0, r0
  4004ca:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4004cc:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4004ce:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4004d2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4004d6:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4004d8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004dc:	4770      	bx	lr
  4004de:	bf00      	nop

004004e0 <supc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void supc_switch_sclk_to_32kxtal(Supc *p_supc, uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4004e0:	2901      	cmp	r1, #1
  4004e2:	d104      	bne.n	4004ee <supc_switch_sclk_to_32kxtal+0xe>
		p_supc->SUPC_MR |= SUPC_MR_KEY_PASSWD | SUPC_MR_OSCBYPASS;
  4004e4:	6882      	ldr	r2, [r0, #8]
  4004e6:	4b06      	ldr	r3, [pc, #24]	; (400500 <supc_switch_sclk_to_32kxtal+0x20>)
  4004e8:	4313      	orrs	r3, r2
  4004ea:	6083      	str	r3, [r0, #8]
  4004ec:	e003      	b.n	4004f6 <supc_switch_sclk_to_32kxtal+0x16>
	} else {
		p_supc->SUPC_MR &= ~(SUPC_MR_KEY_PASSWD | SUPC_MR_OSCBYPASS);
  4004ee:	6882      	ldr	r2, [r0, #8]
  4004f0:	4b04      	ldr	r3, [pc, #16]	; (400504 <supc_switch_sclk_to_32kxtal+0x24>)
  4004f2:	4013      	ands	r3, r2
  4004f4:	6083      	str	r3, [r0, #8]
	}

	p_supc->SUPC_CR |= SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4004f6:	6802      	ldr	r2, [r0, #0]
  4004f8:	4b03      	ldr	r3, [pc, #12]	; (400508 <supc_switch_sclk_to_32kxtal+0x28>)
  4004fa:	4313      	orrs	r3, r2
  4004fc:	6003      	str	r3, [r0, #0]
  4004fe:	4770      	bx	lr
  400500:	a5100000 	.word	0xa5100000
  400504:	5aefffff 	.word	0x5aefffff
  400508:	a5000008 	.word	0xa5000008

0040050c <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  40050c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400510:	6043      	str	r3, [r0, #4]
  400512:	4770      	bx	lr

00400514 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400514:	4b0d      	ldr	r3, [pc, #52]	; (40054c <prvTaskExitError+0x38>)
  400516:	681b      	ldr	r3, [r3, #0]
  400518:	f1b3 3fff 	cmp.w	r3, #4294967295
  40051c:	d00a      	beq.n	400534 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40051e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400522:	b672      	cpsid	i
  400524:	f383 8811 	msr	BASEPRI, r3
  400528:	f3bf 8f6f 	isb	sy
  40052c:	f3bf 8f4f 	dsb	sy
  400530:	b662      	cpsie	i
  400532:	e7fe      	b.n	400532 <prvTaskExitError+0x1e>
  400534:	f04f 0380 	mov.w	r3, #128	; 0x80
  400538:	b672      	cpsid	i
  40053a:	f383 8811 	msr	BASEPRI, r3
  40053e:	f3bf 8f6f 	isb	sy
  400542:	f3bf 8f4f 	dsb	sy
  400546:	b662      	cpsie	i
  400548:	e7fe      	b.n	400548 <prvTaskExitError+0x34>
  40054a:	bf00      	nop
  40054c:	2040000c 	.word	0x2040000c

00400550 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400550:	4806      	ldr	r0, [pc, #24]	; (40056c <prvPortStartFirstTask+0x1c>)
  400552:	6800      	ldr	r0, [r0, #0]
  400554:	6800      	ldr	r0, [r0, #0]
  400556:	f380 8808 	msr	MSP, r0
  40055a:	b662      	cpsie	i
  40055c:	b661      	cpsie	f
  40055e:	f3bf 8f4f 	dsb	sy
  400562:	f3bf 8f6f 	isb	sy
  400566:	df00      	svc	0
  400568:	bf00      	nop
  40056a:	0000      	.short	0x0000
  40056c:	e000ed08 	.word	0xe000ed08

00400570 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400570:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400580 <vPortEnableVFP+0x10>
  400574:	6801      	ldr	r1, [r0, #0]
  400576:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40057a:	6001      	str	r1, [r0, #0]
  40057c:	4770      	bx	lr
  40057e:	0000      	.short	0x0000
  400580:	e000ed88 	.word	0xe000ed88

00400584 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400584:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400588:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  40058c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400590:	4b05      	ldr	r3, [pc, #20]	; (4005a8 <pxPortInitialiseStack+0x24>)
  400592:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400596:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40059a:	f06f 0302 	mvn.w	r3, #2
  40059e:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  4005a2:	3844      	subs	r0, #68	; 0x44
  4005a4:	4770      	bx	lr
  4005a6:	bf00      	nop
  4005a8:	00400515 	.word	0x00400515

004005ac <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
  4005ac:	4b06      	ldr	r3, [pc, #24]	; (4005c8 <pxCurrentTCBConst2>)
  4005ae:	6819      	ldr	r1, [r3, #0]
  4005b0:	6808      	ldr	r0, [r1, #0]
  4005b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4005b6:	f380 8809 	msr	PSP, r0
  4005ba:	f3bf 8f6f 	isb	sy
  4005be:	f04f 0000 	mov.w	r0, #0
  4005c2:	f380 8811 	msr	BASEPRI, r0
  4005c6:	4770      	bx	lr

004005c8 <pxCurrentTCBConst2>:
  4005c8:	2040c2b0 	.word	0x2040c2b0
  4005cc:	4770      	bx	lr
  4005ce:	bf00      	nop

004005d0 <vPortEnterCritical>:
  4005d0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4005d4:	b672      	cpsid	i
  4005d6:	f383 8811 	msr	BASEPRI, r3
  4005da:	f3bf 8f6f 	isb	sy
  4005de:	f3bf 8f4f 	dsb	sy
  4005e2:	b662      	cpsie	i
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
  4005e4:	4a0b      	ldr	r2, [pc, #44]	; (400614 <vPortEnterCritical+0x44>)
  4005e6:	6813      	ldr	r3, [r2, #0]
  4005e8:	3301      	adds	r3, #1
  4005ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
  4005ec:	2b01      	cmp	r3, #1
  4005ee:	d10f      	bne.n	400610 <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4005f0:	4b09      	ldr	r3, [pc, #36]	; (400618 <vPortEnterCritical+0x48>)
  4005f2:	681b      	ldr	r3, [r3, #0]
  4005f4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4005f8:	d00a      	beq.n	400610 <vPortEnterCritical+0x40>
  4005fa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4005fe:	b672      	cpsid	i
  400600:	f383 8811 	msr	BASEPRI, r3
  400604:	f3bf 8f6f 	isb	sy
  400608:	f3bf 8f4f 	dsb	sy
  40060c:	b662      	cpsie	i
  40060e:	e7fe      	b.n	40060e <vPortEnterCritical+0x3e>
  400610:	4770      	bx	lr
  400612:	bf00      	nop
  400614:	2040000c 	.word	0x2040000c
  400618:	e000ed04 	.word	0xe000ed04

0040061c <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
  40061c:	4b0a      	ldr	r3, [pc, #40]	; (400648 <vPortExitCritical+0x2c>)
  40061e:	681b      	ldr	r3, [r3, #0]
  400620:	b953      	cbnz	r3, 400638 <vPortExitCritical+0x1c>
  400622:	f04f 0380 	mov.w	r3, #128	; 0x80
  400626:	b672      	cpsid	i
  400628:	f383 8811 	msr	BASEPRI, r3
  40062c:	f3bf 8f6f 	isb	sy
  400630:	f3bf 8f4f 	dsb	sy
  400634:	b662      	cpsie	i
  400636:	e7fe      	b.n	400636 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400638:	3b01      	subs	r3, #1
  40063a:	4a03      	ldr	r2, [pc, #12]	; (400648 <vPortExitCritical+0x2c>)
  40063c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  40063e:	b90b      	cbnz	r3, 400644 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400640:	f383 8811 	msr	BASEPRI, r3
  400644:	4770      	bx	lr
  400646:	bf00      	nop
  400648:	2040000c 	.word	0x2040000c

0040064c <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
  40064c:	f3ef 8009 	mrs	r0, PSP
  400650:	f3bf 8f6f 	isb	sy
  400654:	4b15      	ldr	r3, [pc, #84]	; (4006ac <pxCurrentTCBConst>)
  400656:	681a      	ldr	r2, [r3, #0]
  400658:	f01e 0f10 	tst.w	lr, #16
  40065c:	bf08      	it	eq
  40065e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400662:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400666:	6010      	str	r0, [r2, #0]
  400668:	f84d 3d04 	str.w	r3, [sp, #-4]!
  40066c:	f04f 0080 	mov.w	r0, #128	; 0x80
  400670:	b672      	cpsid	i
  400672:	f380 8811 	msr	BASEPRI, r0
  400676:	f3bf 8f4f 	dsb	sy
  40067a:	f3bf 8f6f 	isb	sy
  40067e:	b662      	cpsie	i
  400680:	f001 f92e 	bl	4018e0 <vTaskSwitchContext>
  400684:	f04f 0000 	mov.w	r0, #0
  400688:	f380 8811 	msr	BASEPRI, r0
  40068c:	bc08      	pop	{r3}
  40068e:	6819      	ldr	r1, [r3, #0]
  400690:	6808      	ldr	r0, [r1, #0]
  400692:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400696:	f01e 0f10 	tst.w	lr, #16
  40069a:	bf08      	it	eq
  40069c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4006a0:	f380 8809 	msr	PSP, r0
  4006a4:	f3bf 8f6f 	isb	sy
  4006a8:	4770      	bx	lr
  4006aa:	bf00      	nop

004006ac <pxCurrentTCBConst>:
  4006ac:	2040c2b0 	.word	0x2040c2b0
  4006b0:	4770      	bx	lr
  4006b2:	bf00      	nop

004006b4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
  4006b4:	b508      	push	{r3, lr}

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  4006b6:	f3ef 8311 	mrs	r3, BASEPRI
  4006ba:	f04f 0280 	mov.w	r2, #128	; 0x80
  4006be:	b672      	cpsid	i
  4006c0:	f382 8811 	msr	BASEPRI, r2
  4006c4:	f3bf 8f6f 	isb	sy
  4006c8:	f3bf 8f4f 	dsb	sy
  4006cc:	b662      	cpsie	i
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
  4006ce:	4b05      	ldr	r3, [pc, #20]	; (4006e4 <SysTick_Handler+0x30>)
  4006d0:	4798      	blx	r3
  4006d2:	b118      	cbz	r0, 4006dc <SysTick_Handler+0x28>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4006d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4006d8:	4b03      	ldr	r3, [pc, #12]	; (4006e8 <SysTick_Handler+0x34>)
  4006da:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4006dc:	2300      	movs	r3, #0
  4006de:	f383 8811 	msr	BASEPRI, r3
  4006e2:	bd08      	pop	{r3, pc}
  4006e4:	00401575 	.word	0x00401575
  4006e8:	e000ed04 	.word	0xe000ed04

004006ec <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4006ec:	4a03      	ldr	r2, [pc, #12]	; (4006fc <vPortSetupTimerInterrupt+0x10>)
  4006ee:	4b04      	ldr	r3, [pc, #16]	; (400700 <vPortSetupTimerInterrupt+0x14>)
  4006f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4006f2:	2207      	movs	r2, #7
  4006f4:	3b04      	subs	r3, #4
  4006f6:	601a      	str	r2, [r3, #0]
  4006f8:	4770      	bx	lr
  4006fa:	bf00      	nop
  4006fc:	000493df 	.word	0x000493df
  400700:	e000e014 	.word	0xe000e014

00400704 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
  400704:	b500      	push	{lr}
  400706:	b083      	sub	sp, #12
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400708:	4b25      	ldr	r3, [pc, #148]	; (4007a0 <xPortStartScheduler+0x9c>)
  40070a:	781a      	ldrb	r2, [r3, #0]
  40070c:	b2d2      	uxtb	r2, r2
  40070e:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  400710:	22ff      	movs	r2, #255	; 0xff
  400712:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  400714:	781b      	ldrb	r3, [r3, #0]
  400716:	b2db      	uxtb	r3, r3
  400718:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  40071c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400720:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400724:	4a1f      	ldr	r2, [pc, #124]	; (4007a4 <xPortStartScheduler+0xa0>)
  400726:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400728:	2207      	movs	r2, #7
  40072a:	4b1f      	ldr	r3, [pc, #124]	; (4007a8 <xPortStartScheduler+0xa4>)
  40072c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40072e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400732:	f013 0f80 	tst.w	r3, #128	; 0x80
  400736:	d010      	beq.n	40075a <xPortStartScheduler+0x56>
  400738:	2206      	movs	r2, #6
  40073a:	e000      	b.n	40073e <xPortStartScheduler+0x3a>
  40073c:	460a      	mov	r2, r1
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  40073e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400742:	005b      	lsls	r3, r3, #1
  400744:	b2db      	uxtb	r3, r3
  400746:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40074a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40074e:	1e51      	subs	r1, r2, #1
  400750:	f013 0f80 	tst.w	r3, #128	; 0x80
  400754:	d1f2      	bne.n	40073c <xPortStartScheduler+0x38>
  400756:	4b14      	ldr	r3, [pc, #80]	; (4007a8 <xPortStartScheduler+0xa4>)
  400758:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40075a:	4a13      	ldr	r2, [pc, #76]	; (4007a8 <xPortStartScheduler+0xa4>)
  40075c:	6813      	ldr	r3, [r2, #0]
  40075e:	021b      	lsls	r3, r3, #8
  400760:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400764:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  400766:	9b01      	ldr	r3, [sp, #4]
  400768:	b2db      	uxtb	r3, r3
  40076a:	4a0d      	ldr	r2, [pc, #52]	; (4007a0 <xPortStartScheduler+0x9c>)
  40076c:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40076e:	4b0f      	ldr	r3, [pc, #60]	; (4007ac <xPortStartScheduler+0xa8>)
  400770:	681a      	ldr	r2, [r3, #0]
  400772:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  400776:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400778:	681a      	ldr	r2, [r3, #0]
  40077a:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  40077e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  400780:	4b0b      	ldr	r3, [pc, #44]	; (4007b0 <xPortStartScheduler+0xac>)
  400782:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  400784:	2200      	movs	r2, #0
  400786:	4b0b      	ldr	r3, [pc, #44]	; (4007b4 <xPortStartScheduler+0xb0>)
  400788:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  40078a:	4b0b      	ldr	r3, [pc, #44]	; (4007b8 <xPortStartScheduler+0xb4>)
  40078c:	4798      	blx	r3

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40078e:	4a0b      	ldr	r2, [pc, #44]	; (4007bc <xPortStartScheduler+0xb8>)
  400790:	6813      	ldr	r3, [r2, #0]
  400792:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400796:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  400798:	4b09      	ldr	r3, [pc, #36]	; (4007c0 <xPortStartScheduler+0xbc>)
  40079a:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
  40079c:	4b09      	ldr	r3, [pc, #36]	; (4007c4 <xPortStartScheduler+0xc0>)
  40079e:	4798      	blx	r3
  4007a0:	e000e400 	.word	0xe000e400
  4007a4:	20400998 	.word	0x20400998
  4007a8:	2040099c 	.word	0x2040099c
  4007ac:	e000ed20 	.word	0xe000ed20
  4007b0:	004006ed 	.word	0x004006ed
  4007b4:	2040000c 	.word	0x2040000c
  4007b8:	00400571 	.word	0x00400571
  4007bc:	e000ef34 	.word	0xe000ef34
  4007c0:	00400551 	.word	0x00400551
  4007c4:	00400515 	.word	0x00400515

004007c8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4007c8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4007cc:	2b0f      	cmp	r3, #15
  4007ce:	d911      	bls.n	4007f4 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4007d0:	4a12      	ldr	r2, [pc, #72]	; (40081c <vPortValidateInterruptPriority+0x54>)
  4007d2:	5c9b      	ldrb	r3, [r3, r2]
  4007d4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4007d6:	4a12      	ldr	r2, [pc, #72]	; (400820 <vPortValidateInterruptPriority+0x58>)
  4007d8:	7812      	ldrb	r2, [r2, #0]
  4007da:	429a      	cmp	r2, r3
  4007dc:	d90a      	bls.n	4007f4 <vPortValidateInterruptPriority+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4007de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4007e2:	b672      	cpsid	i
  4007e4:	f383 8811 	msr	BASEPRI, r3
  4007e8:	f3bf 8f6f 	isb	sy
  4007ec:	f3bf 8f4f 	dsb	sy
  4007f0:	b662      	cpsie	i
  4007f2:	e7fe      	b.n	4007f2 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4007f4:	4b0b      	ldr	r3, [pc, #44]	; (400824 <vPortValidateInterruptPriority+0x5c>)
  4007f6:	681b      	ldr	r3, [r3, #0]
  4007f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4007fc:	4a0a      	ldr	r2, [pc, #40]	; (400828 <vPortValidateInterruptPriority+0x60>)
  4007fe:	6812      	ldr	r2, [r2, #0]
  400800:	4293      	cmp	r3, r2
  400802:	d90a      	bls.n	40081a <vPortValidateInterruptPriority+0x52>
  400804:	f04f 0380 	mov.w	r3, #128	; 0x80
  400808:	b672      	cpsid	i
  40080a:	f383 8811 	msr	BASEPRI, r3
  40080e:	f3bf 8f6f 	isb	sy
  400812:	f3bf 8f4f 	dsb	sy
  400816:	b662      	cpsie	i
  400818:	e7fe      	b.n	400818 <vPortValidateInterruptPriority+0x50>
  40081a:	4770      	bx	lr
  40081c:	e000e3f0 	.word	0xe000e3f0
  400820:	20400998 	.word	0x20400998
  400824:	e000ed0c 	.word	0xe000ed0c
  400828:	2040099c 	.word	0x2040099c

0040082c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  40082c:	b538      	push	{r3, r4, r5, lr}
  40082e:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  400830:	f010 0f07 	tst.w	r0, #7
  400834:	d002      	beq.n	40083c <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  400836:	f020 0407 	bic.w	r4, r0, #7
  40083a:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  40083c:	4b0e      	ldr	r3, [pc, #56]	; (400878 <pvPortMalloc+0x4c>)
  40083e:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  400840:	4b0e      	ldr	r3, [pc, #56]	; (40087c <pvPortMalloc+0x50>)
  400842:	681b      	ldr	r3, [r3, #0]
  400844:	b923      	cbnz	r3, 400850 <pvPortMalloc+0x24>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  400846:	4b0e      	ldr	r3, [pc, #56]	; (400880 <pvPortMalloc+0x54>)
  400848:	f023 0307 	bic.w	r3, r3, #7
  40084c:	4a0b      	ldr	r2, [pc, #44]	; (40087c <pvPortMalloc+0x50>)
  40084e:	6013      	str	r3, [r2, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  400850:	4b0c      	ldr	r3, [pc, #48]	; (400884 <pvPortMalloc+0x58>)
  400852:	681b      	ldr	r3, [r3, #0]
  400854:	441c      	add	r4, r3
  400856:	42a3      	cmp	r3, r4
  400858:	d209      	bcs.n	40086e <pvPortMalloc+0x42>
  40085a:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  40085e:	4294      	cmp	r4, r2
  400860:	d805      	bhi.n	40086e <pvPortMalloc+0x42>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  400862:	4a06      	ldr	r2, [pc, #24]	; (40087c <pvPortMalloc+0x50>)
  400864:	6815      	ldr	r5, [r2, #0]
  400866:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  400868:	4b06      	ldr	r3, [pc, #24]	; (400884 <pvPortMalloc+0x58>)
  40086a:	601c      	str	r4, [r3, #0]
  40086c:	e000      	b.n	400870 <pvPortMalloc+0x44>

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
void *pvReturn = NULL;
  40086e:	2500      	movs	r5, #0
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  400870:	4b05      	ldr	r3, [pc, #20]	; (400888 <pvPortMalloc+0x5c>)
  400872:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  400874:	4628      	mov	r0, r5
  400876:	bd38      	pop	{r3, r4, r5, pc}
  400878:	00401559 	.word	0x00401559
  40087c:	2040c1a4 	.word	0x2040c1a4
  400880:	204009ac 	.word	0x204009ac
  400884:	204009a0 	.word	0x204009a0
  400888:	004016a9 	.word	0x004016a9

0040088c <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  40088c:	b150      	cbz	r0, 4008a4 <vPortFree+0x18>
  40088e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400892:	b672      	cpsid	i
  400894:	f383 8811 	msr	BASEPRI, r3
  400898:	f3bf 8f6f 	isb	sy
  40089c:	f3bf 8f4f 	dsb	sy
  4008a0:	b662      	cpsie	i
  4008a2:	e7fe      	b.n	4008a2 <vPortFree+0x16>
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop

004008a8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4008a8:	f100 0308 	add.w	r3, r0, #8
  4008ac:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4008ae:	f04f 32ff 	mov.w	r2, #4294967295
  4008b2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4008b4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4008b6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  4008b8:	2300      	movs	r3, #0
  4008ba:	6003      	str	r3, [r0, #0]
  4008bc:	4770      	bx	lr
  4008be:	bf00      	nop

004008c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4008c0:	2300      	movs	r3, #0
  4008c2:	6103      	str	r3, [r0, #16]
  4008c4:	4770      	bx	lr
  4008c6:	bf00      	nop

004008c8 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4008c8:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4008ca:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  4008cc:	689a      	ldr	r2, [r3, #8]
  4008ce:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4008d0:	689a      	ldr	r2, [r3, #8]
  4008d2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4008d4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4008d6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4008d8:	6803      	ldr	r3, [r0, #0]
  4008da:	3301      	adds	r3, #1
  4008dc:	6003      	str	r3, [r0, #0]
  4008de:	4770      	bx	lr

004008e0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4008e0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4008e2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4008e4:	f1b5 3fff 	cmp.w	r5, #4294967295
  4008e8:	d101      	bne.n	4008ee <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4008ea:	6902      	ldr	r2, [r0, #16]
  4008ec:	e007      	b.n	4008fe <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4008ee:	f100 0208 	add.w	r2, r0, #8
  4008f2:	e000      	b.n	4008f6 <vListInsert+0x16>
  4008f4:	461a      	mov	r2, r3
  4008f6:	6853      	ldr	r3, [r2, #4]
  4008f8:	681c      	ldr	r4, [r3, #0]
  4008fa:	42a5      	cmp	r5, r4
  4008fc:	d2fa      	bcs.n	4008f4 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4008fe:	6853      	ldr	r3, [r2, #4]
  400900:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400902:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400904:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400906:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400908:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40090a:	6803      	ldr	r3, [r0, #0]
  40090c:	3301      	adds	r3, #1
  40090e:	6003      	str	r3, [r0, #0]
}
  400910:	bc30      	pop	{r4, r5}
  400912:	4770      	bx	lr

00400914 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400914:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400916:	6842      	ldr	r2, [r0, #4]
  400918:	6881      	ldr	r1, [r0, #8]
  40091a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40091c:	6882      	ldr	r2, [r0, #8]
  40091e:	6841      	ldr	r1, [r0, #4]
  400920:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400922:	685a      	ldr	r2, [r3, #4]
  400924:	4290      	cmp	r0, r2
  400926:	d101      	bne.n	40092c <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400928:	6882      	ldr	r2, [r0, #8]
  40092a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  40092c:	2200      	movs	r2, #0
  40092e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400930:	6818      	ldr	r0, [r3, #0]
  400932:	3801      	subs	r0, #1
  400934:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  400936:	4770      	bx	lr

00400938 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  400938:	b538      	push	{r3, r4, r5, lr}
  40093a:	4604      	mov	r4, r0
  40093c:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40093e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400940:	b942      	cbnz	r2, 400954 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400942:	6803      	ldr	r3, [r0, #0]
  400944:	2b00      	cmp	r3, #0
  400946:	d12b      	bne.n	4009a0 <prvCopyDataToQueue+0x68>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  400948:	6840      	ldr	r0, [r0, #4]
  40094a:	4b1b      	ldr	r3, [pc, #108]	; (4009b8 <prvCopyDataToQueue+0x80>)
  40094c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40094e:	2300      	movs	r3, #0
  400950:	6063      	str	r3, [r4, #4]
  400952:	e02c      	b.n	4009ae <prvCopyDataToQueue+0x76>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
  400954:	b96d      	cbnz	r5, 400972 <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  400956:	6880      	ldr	r0, [r0, #8]
  400958:	4b18      	ldr	r3, [pc, #96]	; (4009bc <prvCopyDataToQueue+0x84>)
  40095a:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40095c:	68a2      	ldr	r2, [r4, #8]
  40095e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400960:	4413      	add	r3, r2
  400962:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400964:	6862      	ldr	r2, [r4, #4]
  400966:	4293      	cmp	r3, r2
  400968:	d31c      	bcc.n	4009a4 <prvCopyDataToQueue+0x6c>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  40096a:	6823      	ldr	r3, [r4, #0]
  40096c:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
  40096e:	2000      	movs	r0, #0
  400970:	e01d      	b.n	4009ae <prvCopyDataToQueue+0x76>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400972:	68c0      	ldr	r0, [r0, #12]
  400974:	4b11      	ldr	r3, [pc, #68]	; (4009bc <prvCopyDataToQueue+0x84>)
  400976:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  400978:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40097a:	425b      	negs	r3, r3
  40097c:	68e2      	ldr	r2, [r4, #12]
  40097e:	441a      	add	r2, r3
  400980:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400982:	6821      	ldr	r1, [r4, #0]
  400984:	428a      	cmp	r2, r1
  400986:	d202      	bcs.n	40098e <prvCopyDataToQueue+0x56>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  400988:	6862      	ldr	r2, [r4, #4]
  40098a:	4413      	add	r3, r2
  40098c:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
  40098e:	2d02      	cmp	r5, #2
  400990:	d10a      	bne.n	4009a8 <prvCopyDataToQueue+0x70>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  400992:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400994:	b153      	cbz	r3, 4009ac <prvCopyDataToQueue+0x74>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
  400996:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400998:	3b01      	subs	r3, #1
  40099a:	63a3      	str	r3, [r4, #56]	; 0x38
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
  40099c:	2000      	movs	r0, #0
  40099e:	e006      	b.n	4009ae <prvCopyDataToQueue+0x76>
  4009a0:	2000      	movs	r0, #0
  4009a2:	e004      	b.n	4009ae <prvCopyDataToQueue+0x76>
  4009a4:	2000      	movs	r0, #0
  4009a6:	e002      	b.n	4009ae <prvCopyDataToQueue+0x76>
  4009a8:	2000      	movs	r0, #0
  4009aa:	e000      	b.n	4009ae <prvCopyDataToQueue+0x76>
  4009ac:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4009ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4009b0:	3301      	adds	r3, #1
  4009b2:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4009b4:	bd38      	pop	{r3, r4, r5, pc}
  4009b6:	bf00      	nop
  4009b8:	00401cad 	.word	0x00401cad
  4009bc:	00403b15 	.word	0x00403b15

004009c0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4009c0:	b530      	push	{r4, r5, lr}
  4009c2:	b083      	sub	sp, #12
  4009c4:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4009c6:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4009c8:	b954      	cbnz	r4, 4009e0 <prvNotifyQueueSetContainer+0x20>
  4009ca:	f04f 0380 	mov.w	r3, #128	; 0x80
  4009ce:	b672      	cpsid	i
  4009d0:	f383 8811 	msr	BASEPRI, r3
  4009d4:	f3bf 8f6f 	isb	sy
  4009d8:	f3bf 8f4f 	dsb	sy
  4009dc:	b662      	cpsie	i
  4009de:	e7fe      	b.n	4009de <prvNotifyQueueSetContainer+0x1e>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4009e0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4009e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4009e4:	429a      	cmp	r2, r3
  4009e6:	d30a      	bcc.n	4009fe <prvNotifyQueueSetContainer+0x3e>
  4009e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4009ec:	b672      	cpsid	i
  4009ee:	f383 8811 	msr	BASEPRI, r3
  4009f2:	f3bf 8f6f 	isb	sy
  4009f6:	f3bf 8f4f 	dsb	sy
  4009fa:	b662      	cpsie	i
  4009fc:	e7fe      	b.n	4009fc <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4009fe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400a00:	4293      	cmp	r3, r2
  400a02:	d917      	bls.n	400a34 <prvNotifyQueueSetContainer+0x74>
  400a04:	460a      	mov	r2, r1
		{
			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  400a06:	a901      	add	r1, sp, #4
  400a08:	4620      	mov	r0, r4
  400a0a:	4b0c      	ldr	r3, [pc, #48]	; (400a3c <prvNotifyQueueSetContainer+0x7c>)
  400a0c:	4798      	blx	r3
  400a0e:	4605      	mov	r5, r0

			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  400a10:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a12:	f1b3 3fff 	cmp.w	r3, #4294967295
  400a16:	d109      	bne.n	400a2c <prvNotifyQueueSetContainer+0x6c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  400a18:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400a1a:	b163      	cbz	r3, 400a36 <prvNotifyQueueSetContainer+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  400a1c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400a20:	4b07      	ldr	r3, [pc, #28]	; (400a40 <prvNotifyQueueSetContainer+0x80>)
  400a22:	4798      	blx	r3
  400a24:	2800      	cmp	r0, #0
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
  400a26:	bf18      	it	ne
  400a28:	2501      	movne	r5, #1
  400a2a:	e004      	b.n	400a36 <prvNotifyQueueSetContainer+0x76>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				( pxQueueSetContainer->xTxLock )++;
  400a2c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a2e:	3301      	adds	r3, #1
  400a30:	64a3      	str	r3, [r4, #72]	; 0x48
  400a32:	e000      	b.n	400a36 <prvNotifyQueueSetContainer+0x76>
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
  400a34:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  400a36:	4628      	mov	r0, r5
  400a38:	b003      	add	sp, #12
  400a3a:	bd30      	pop	{r4, r5, pc}
  400a3c:	00400939 	.word	0x00400939
  400a40:	00401a7d 	.word	0x00401a7d

00400a44 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  400a44:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400a46:	b172      	cbz	r2, 400a66 <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
  400a48:	b510      	push	{r4, lr}
  400a4a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  400a4c:	68c4      	ldr	r4, [r0, #12]
  400a4e:	4414      	add	r4, r2
  400a50:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  400a52:	6840      	ldr	r0, [r0, #4]
  400a54:	4284      	cmp	r4, r0
  400a56:	d301      	bcc.n	400a5c <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  400a58:	6818      	ldr	r0, [r3, #0]
  400a5a:	60d8      	str	r0, [r3, #12]
  400a5c:	4608      	mov	r0, r1
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  400a5e:	68d9      	ldr	r1, [r3, #12]
  400a60:	4b01      	ldr	r3, [pc, #4]	; (400a68 <prvCopyDataFromQueue+0x24>)
  400a62:	4798      	blx	r3
  400a64:	bd10      	pop	{r4, pc}
  400a66:	4770      	bx	lr
  400a68:	00403b15 	.word	0x00403b15

00400a6c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
  400a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400a6e:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  400a70:	4b20      	ldr	r3, [pc, #128]	; (400af4 <prvUnlockQueue+0x88>)
  400a72:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400a74:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a76:	2b00      	cmp	r3, #0
  400a78:	dd18      	ble.n	400aac <prvUnlockQueue+0x40>
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400a7a:	4d1f      	ldr	r5, [pc, #124]	; (400af8 <prvUnlockQueue+0x8c>)
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  400a7c:	4f1f      	ldr	r7, [pc, #124]	; (400afc <prvUnlockQueue+0x90>)
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400a7e:	4e20      	ldr	r6, [pc, #128]	; (400b00 <prvUnlockQueue+0x94>)
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
  400a80:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400a82:	b133      	cbz	r3, 400a92 <prvUnlockQueue+0x26>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400a84:	2100      	movs	r1, #0
  400a86:	4620      	mov	r0, r4
  400a88:	47a8      	blx	r5
  400a8a:	2801      	cmp	r0, #1
  400a8c:	d108      	bne.n	400aa0 <prvUnlockQueue+0x34>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  400a8e:	47b8      	blx	r7
  400a90:	e006      	b.n	400aa0 <prvUnlockQueue+0x34>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400a92:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400a94:	b153      	cbz	r3, 400aac <prvUnlockQueue+0x40>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400a96:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400a9a:	47b0      	blx	r6
  400a9c:	b100      	cbz	r0, 400aa0 <prvUnlockQueue+0x34>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
  400a9e:	47b8      	blx	r7
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
  400aa0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400aa2:	3b01      	subs	r3, #1
  400aa4:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400aa6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400aa8:	2b00      	cmp	r3, #0
  400aaa:	dce9      	bgt.n	400a80 <prvUnlockQueue+0x14>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
  400aac:	f04f 33ff 	mov.w	r3, #4294967295
  400ab0:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  400ab2:	4b14      	ldr	r3, [pc, #80]	; (400b04 <prvUnlockQueue+0x98>)
  400ab4:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  400ab6:	4b0f      	ldr	r3, [pc, #60]	; (400af4 <prvUnlockQueue+0x88>)
  400ab8:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400aba:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400abc:	2b00      	cmp	r3, #0
  400abe:	dd13      	ble.n	400ae8 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400ac0:	6923      	ldr	r3, [r4, #16]
  400ac2:	b91b      	cbnz	r3, 400acc <prvUnlockQueue+0x60>
  400ac4:	e010      	b.n	400ae8 <prvUnlockQueue+0x7c>
  400ac6:	6923      	ldr	r3, [r4, #16]
  400ac8:	b923      	cbnz	r3, 400ad4 <prvUnlockQueue+0x68>
  400aca:	e00d      	b.n	400ae8 <prvUnlockQueue+0x7c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400acc:	f104 0610 	add.w	r6, r4, #16
  400ad0:	4d0b      	ldr	r5, [pc, #44]	; (400b00 <prvUnlockQueue+0x94>)
				{
					vTaskMissedYield();
  400ad2:	4f0a      	ldr	r7, [pc, #40]	; (400afc <prvUnlockQueue+0x90>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400ad4:	4630      	mov	r0, r6
  400ad6:	47a8      	blx	r5
  400ad8:	b100      	cbz	r0, 400adc <prvUnlockQueue+0x70>
				{
					vTaskMissedYield();
  400ada:	47b8      	blx	r7
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
  400adc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400ade:	3b01      	subs	r3, #1
  400ae0:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400ae2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400ae4:	2b00      	cmp	r3, #0
  400ae6:	dcee      	bgt.n	400ac6 <prvUnlockQueue+0x5a>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  400ae8:	f04f 33ff 	mov.w	r3, #4294967295
  400aec:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  400aee:	4b05      	ldr	r3, [pc, #20]	; (400b04 <prvUnlockQueue+0x98>)
  400af0:	4798      	blx	r3
  400af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400af4:	004005d1 	.word	0x004005d1
  400af8:	004009c1 	.word	0x004009c1
  400afc:	00401bd9 	.word	0x00401bd9
  400b00:	00401a7d 	.word	0x00401a7d
  400b04:	0040061d 	.word	0x0040061d

00400b08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
  400b08:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  400b0a:	b950      	cbnz	r0, 400b22 <xQueueGenericReset+0x1a>
  400b0c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b10:	b672      	cpsid	i
  400b12:	f383 8811 	msr	BASEPRI, r3
  400b16:	f3bf 8f6f 	isb	sy
  400b1a:	f3bf 8f4f 	dsb	sy
  400b1e:	b662      	cpsie	i
  400b20:	e7fe      	b.n	400b20 <xQueueGenericReset+0x18>
  400b22:	4604      	mov	r4, r0
  400b24:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
  400b26:	4b18      	ldr	r3, [pc, #96]	; (400b88 <xQueueGenericReset+0x80>)
  400b28:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  400b2a:	6822      	ldr	r2, [r4, #0]
  400b2c:	6c21      	ldr	r1, [r4, #64]	; 0x40
  400b2e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400b30:	fb03 f301 	mul.w	r3, r3, r1
  400b34:	18d0      	adds	r0, r2, r3
  400b36:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  400b38:	2000      	movs	r0, #0
  400b3a:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  400b3c:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  400b3e:	1a5b      	subs	r3, r3, r1
  400b40:	4413      	add	r3, r2
  400b42:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  400b44:	f04f 33ff 	mov.w	r3, #4294967295
  400b48:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  400b4a:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  400b4c:	b985      	cbnz	r5, 400b70 <xQueueGenericReset+0x68>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400b4e:	6923      	ldr	r3, [r4, #16]
  400b50:	b1ab      	cbz	r3, 400b7e <xQueueGenericReset+0x76>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400b52:	f104 0010 	add.w	r0, r4, #16
  400b56:	4b0d      	ldr	r3, [pc, #52]	; (400b8c <xQueueGenericReset+0x84>)
  400b58:	4798      	blx	r3
  400b5a:	2801      	cmp	r0, #1
  400b5c:	d10f      	bne.n	400b7e <xQueueGenericReset+0x76>
				{
					queueYIELD_IF_USING_PREEMPTION();
  400b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400b62:	4b0b      	ldr	r3, [pc, #44]	; (400b90 <xQueueGenericReset+0x88>)
  400b64:	601a      	str	r2, [r3, #0]
  400b66:	f3bf 8f4f 	dsb	sy
  400b6a:	f3bf 8f6f 	isb	sy
  400b6e:	e006      	b.n	400b7e <xQueueGenericReset+0x76>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  400b70:	f104 0010 	add.w	r0, r4, #16
  400b74:	4d07      	ldr	r5, [pc, #28]	; (400b94 <xQueueGenericReset+0x8c>)
  400b76:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  400b78:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400b7c:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  400b7e:	4b06      	ldr	r3, [pc, #24]	; (400b98 <xQueueGenericReset+0x90>)
  400b80:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  400b82:	2001      	movs	r0, #1
  400b84:	bd38      	pop	{r3, r4, r5, pc}
  400b86:	bf00      	nop
  400b88:	004005d1 	.word	0x004005d1
  400b8c:	00401a7d 	.word	0x00401a7d
  400b90:	e000ed04 	.word	0xe000ed04
  400b94:	004008a9 	.word	0x004008a9
  400b98:	0040061d 	.word	0x0040061d

00400b9c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
  400b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  400b9e:	b950      	cbnz	r0, 400bb6 <xQueueGenericCreate+0x1a>
  400ba0:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ba4:	b672      	cpsid	i
  400ba6:	f383 8811 	msr	BASEPRI, r3
  400baa:	f3bf 8f6f 	isb	sy
  400bae:	f3bf 8f4f 	dsb	sy
  400bb2:	b662      	cpsie	i
  400bb4:	e7fe      	b.n	400bb4 <xQueueGenericCreate+0x18>
  400bb6:	4606      	mov	r6, r0
  400bb8:	4617      	mov	r7, r2
  400bba:	460d      	mov	r5, r1

	if( uxItemSize == ( UBaseType_t ) 0 )
  400bbc:	b1c1      	cbz	r1, 400bf0 <xQueueGenericCreate+0x54>
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  400bbe:	fb01 f000 	mul.w	r0, r1, r0
  400bc2:	3059      	adds	r0, #89	; 0x59
  400bc4:	4b14      	ldr	r3, [pc, #80]	; (400c18 <xQueueGenericCreate+0x7c>)
  400bc6:	4798      	blx	r3

	if( pxNewQueue != NULL )
  400bc8:	4604      	mov	r4, r0
  400bca:	b910      	cbnz	r0, 400bd2 <xQueueGenericCreate+0x36>
  400bcc:	e005      	b.n	400bda <xQueueGenericCreate+0x3e>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  400bce:	6024      	str	r4, [r4, #0]
  400bd0:	e015      	b.n	400bfe <xQueueGenericCreate+0x62>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  400bd2:	f100 0358 	add.w	r3, r0, #88	; 0x58
  400bd6:	6003      	str	r3, [r0, #0]
  400bd8:	e011      	b.n	400bfe <xQueueGenericCreate+0x62>
  400bda:	f04f 0380 	mov.w	r3, #128	; 0x80
  400bde:	b672      	cpsid	i
  400be0:	f383 8811 	msr	BASEPRI, r3
  400be4:	f3bf 8f6f 	isb	sy
  400be8:	f3bf 8f4f 	dsb	sy
  400bec:	b662      	cpsie	i
  400bee:	e7fe      	b.n	400bee <xQueueGenericCreate+0x52>
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  400bf0:	2058      	movs	r0, #88	; 0x58
  400bf2:	4b09      	ldr	r3, [pc, #36]	; (400c18 <xQueueGenericCreate+0x7c>)
  400bf4:	4798      	blx	r3

	if( pxNewQueue != NULL )
  400bf6:	4604      	mov	r4, r0
  400bf8:	2800      	cmp	r0, #0
  400bfa:	d1e8      	bne.n	400bce <xQueueGenericCreate+0x32>
  400bfc:	e7ed      	b.n	400bda <xQueueGenericCreate+0x3e>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
  400bfe:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  400c00:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  400c02:	2101      	movs	r1, #1
  400c04:	4620      	mov	r0, r4
  400c06:	4b05      	ldr	r3, [pc, #20]	; (400c1c <xQueueGenericCreate+0x80>)
  400c08:	4798      	blx	r3

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
  400c0a:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		}
		#endif /* configUSE_TRACE_FACILITY */

		#if( configUSE_QUEUE_SETS == 1 )
		{
			pxNewQueue->pxQueueSetContainer = NULL;
  400c0e:	2300      	movs	r3, #0
  400c10:	6563      	str	r3, [r4, #84]	; 0x54
	}

	configASSERT( xReturn );

	return xReturn;
}
  400c12:	4620      	mov	r0, r4
  400c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c16:	bf00      	nop
  400c18:	0040082d 	.word	0x0040082d
  400c1c:	00400b09 	.word	0x00400b09

00400c20 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
  400c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c24:	b085      	sub	sp, #20
  400c26:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  400c28:	b950      	cbnz	r0, 400c40 <xQueueGenericSend+0x20>
  400c2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c2e:	b672      	cpsid	i
  400c30:	f383 8811 	msr	BASEPRI, r3
  400c34:	f3bf 8f6f 	isb	sy
  400c38:	f3bf 8f4f 	dsb	sy
  400c3c:	b662      	cpsie	i
  400c3e:	e7fe      	b.n	400c3e <xQueueGenericSend+0x1e>
  400c40:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400c42:	b961      	cbnz	r1, 400c5e <xQueueGenericSend+0x3e>
  400c44:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400c46:	b152      	cbz	r2, 400c5e <xQueueGenericSend+0x3e>
  400c48:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c4c:	b672      	cpsid	i
  400c4e:	f383 8811 	msr	BASEPRI, r3
  400c52:	f3bf 8f6f 	isb	sy
  400c56:	f3bf 8f4f 	dsb	sy
  400c5a:	b662      	cpsie	i
  400c5c:	e7fe      	b.n	400c5c <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  400c5e:	2b02      	cmp	r3, #2
  400c60:	d10d      	bne.n	400c7e <xQueueGenericSend+0x5e>
  400c62:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  400c64:	2a01      	cmp	r2, #1
  400c66:	d00a      	beq.n	400c7e <xQueueGenericSend+0x5e>
  400c68:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c6c:	b672      	cpsid	i
  400c6e:	f383 8811 	msr	BASEPRI, r3
  400c72:	f3bf 8f6f 	isb	sy
  400c76:	f3bf 8f4f 	dsb	sy
  400c7a:	b662      	cpsie	i
  400c7c:	e7fe      	b.n	400c7c <xQueueGenericSend+0x5c>
  400c7e:	461d      	mov	r5, r3
  400c80:	9100      	str	r1, [sp, #0]
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  400c82:	4b51      	ldr	r3, [pc, #324]	; (400dc8 <xQueueGenericSend+0x1a8>)
  400c84:	4798      	blx	r3
  400c86:	b960      	cbnz	r0, 400ca2 <xQueueGenericSend+0x82>
  400c88:	9b01      	ldr	r3, [sp, #4]
  400c8a:	b163      	cbz	r3, 400ca6 <xQueueGenericSend+0x86>
  400c8c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c90:	b672      	cpsid	i
  400c92:	f383 8811 	msr	BASEPRI, r3
  400c96:	f3bf 8f6f 	isb	sy
  400c9a:	f3bf 8f4f 	dsb	sy
  400c9e:	b662      	cpsie	i
  400ca0:	e7fe      	b.n	400ca0 <xQueueGenericSend+0x80>
  400ca2:	2700      	movs	r7, #0
  400ca4:	e000      	b.n	400ca8 <xQueueGenericSend+0x88>
  400ca6:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  400ca8:	4e48      	ldr	r6, [pc, #288]	; (400dcc <xQueueGenericSend+0x1ac>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  400caa:	f8df 914c 	ldr.w	r9, [pc, #332]	; 400df8 <xQueueGenericSend+0x1d8>
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
  400cae:	f8df 8128 	ldr.w	r8, [pc, #296]	; 400dd8 <xQueueGenericSend+0x1b8>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  400cb2:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  400cb4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400cb6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400cb8:	429a      	cmp	r2, r3
  400cba:	d301      	bcc.n	400cc0 <xQueueGenericSend+0xa0>
  400cbc:	2d02      	cmp	r5, #2
  400cbe:	d133      	bne.n	400d28 <xQueueGenericSend+0x108>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400cc0:	462a      	mov	r2, r5
  400cc2:	9900      	ldr	r1, [sp, #0]
  400cc4:	4620      	mov	r0, r4
  400cc6:	4b42      	ldr	r3, [pc, #264]	; (400dd0 <xQueueGenericSend+0x1b0>)
  400cc8:	4798      	blx	r3

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  400cca:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400ccc:	b173      	cbz	r3, 400cec <xQueueGenericSend+0xcc>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  400cce:	4629      	mov	r1, r5
  400cd0:	4620      	mov	r0, r4
  400cd2:	4b40      	ldr	r3, [pc, #256]	; (400dd4 <xQueueGenericSend+0x1b4>)
  400cd4:	4798      	blx	r3
  400cd6:	2801      	cmp	r0, #1
  400cd8:	d122      	bne.n	400d20 <xQueueGenericSend+0x100>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
  400cda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400cde:	4b3e      	ldr	r3, [pc, #248]	; (400dd8 <xQueueGenericSend+0x1b8>)
  400ce0:	601a      	str	r2, [r3, #0]
  400ce2:	f3bf 8f4f 	dsb	sy
  400ce6:	f3bf 8f6f 	isb	sy
  400cea:	e019      	b.n	400d20 <xQueueGenericSend+0x100>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400cec:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400cee:	b173      	cbz	r3, 400d0e <xQueueGenericSend+0xee>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  400cf0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400cf4:	4b39      	ldr	r3, [pc, #228]	; (400ddc <xQueueGenericSend+0x1bc>)
  400cf6:	4798      	blx	r3
  400cf8:	2801      	cmp	r0, #1
  400cfa:	d111      	bne.n	400d20 <xQueueGenericSend+0x100>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
  400cfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400d00:	4b35      	ldr	r3, [pc, #212]	; (400dd8 <xQueueGenericSend+0x1b8>)
  400d02:	601a      	str	r2, [r3, #0]
  400d04:	f3bf 8f4f 	dsb	sy
  400d08:	f3bf 8f6f 	isb	sy
  400d0c:	e008      	b.n	400d20 <xQueueGenericSend+0x100>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
  400d0e:	b138      	cbz	r0, 400d20 <xQueueGenericSend+0x100>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
  400d10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400d14:	4b30      	ldr	r3, [pc, #192]	; (400dd8 <xQueueGenericSend+0x1b8>)
  400d16:	601a      	str	r2, [r3, #0]
  400d18:	f3bf 8f4f 	dsb	sy
  400d1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
  400d20:	4b2f      	ldr	r3, [pc, #188]	; (400de0 <xQueueGenericSend+0x1c0>)
  400d22:	4798      	blx	r3
				return pdPASS;
  400d24:	2001      	movs	r0, #1
  400d26:	e04b      	b.n	400dc0 <xQueueGenericSend+0x1a0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  400d28:	9b01      	ldr	r3, [sp, #4]
  400d2a:	b91b      	cbnz	r3, 400d34 <xQueueGenericSend+0x114>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  400d2c:	4b2c      	ldr	r3, [pc, #176]	; (400de0 <xQueueGenericSend+0x1c0>)
  400d2e:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  400d30:	2000      	movs	r0, #0
  400d32:	e045      	b.n	400dc0 <xQueueGenericSend+0x1a0>
				}
				else if( xEntryTimeSet == pdFALSE )
  400d34:	b917      	cbnz	r7, 400d3c <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  400d36:	a802      	add	r0, sp, #8
  400d38:	47c8      	blx	r9
					xEntryTimeSet = pdTRUE;
  400d3a:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  400d3c:	4b28      	ldr	r3, [pc, #160]	; (400de0 <xQueueGenericSend+0x1c0>)
  400d3e:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  400d40:	4b28      	ldr	r3, [pc, #160]	; (400de4 <xQueueGenericSend+0x1c4>)
  400d42:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400d44:	47b0      	blx	r6
  400d46:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400d48:	f1b3 3fff 	cmp.w	r3, #4294967295
  400d4c:	d101      	bne.n	400d52 <xQueueGenericSend+0x132>
  400d4e:	2300      	movs	r3, #0
  400d50:	6463      	str	r3, [r4, #68]	; 0x44
  400d52:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400d54:	f1b3 3fff 	cmp.w	r3, #4294967295
  400d58:	d101      	bne.n	400d5e <xQueueGenericSend+0x13e>
  400d5a:	2300      	movs	r3, #0
  400d5c:	64a3      	str	r3, [r4, #72]	; 0x48
  400d5e:	4b20      	ldr	r3, [pc, #128]	; (400de0 <xQueueGenericSend+0x1c0>)
  400d60:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400d62:	a901      	add	r1, sp, #4
  400d64:	a802      	add	r0, sp, #8
  400d66:	4b20      	ldr	r3, [pc, #128]	; (400de8 <xQueueGenericSend+0x1c8>)
  400d68:	4798      	blx	r3
  400d6a:	bb18      	cbnz	r0, 400db4 <xQueueGenericSend+0x194>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
  400d6c:	47b0      	blx	r6
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  400d6e:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  400d72:	f8d4 a03c 	ldr.w	sl, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  400d76:	4b1a      	ldr	r3, [pc, #104]	; (400de0 <xQueueGenericSend+0x1c0>)
  400d78:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  400d7a:	45d3      	cmp	fp, sl
  400d7c:	d114      	bne.n	400da8 <xQueueGenericSend+0x188>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  400d7e:	9901      	ldr	r1, [sp, #4]
  400d80:	f104 0010 	add.w	r0, r4, #16
  400d84:	4b19      	ldr	r3, [pc, #100]	; (400dec <xQueueGenericSend+0x1cc>)
  400d86:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  400d88:	4620      	mov	r0, r4
  400d8a:	4b19      	ldr	r3, [pc, #100]	; (400df0 <xQueueGenericSend+0x1d0>)
  400d8c:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  400d8e:	4b19      	ldr	r3, [pc, #100]	; (400df4 <xQueueGenericSend+0x1d4>)
  400d90:	4798      	blx	r3
  400d92:	2800      	cmp	r0, #0
  400d94:	d18d      	bne.n	400cb2 <xQueueGenericSend+0x92>
				{
					portYIELD_WITHIN_API();
  400d96:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  400d9a:	f8c8 3000 	str.w	r3, [r8]
  400d9e:	f3bf 8f4f 	dsb	sy
  400da2:	f3bf 8f6f 	isb	sy
  400da6:	e784      	b.n	400cb2 <xQueueGenericSend+0x92>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  400da8:	4620      	mov	r0, r4
  400daa:	4b11      	ldr	r3, [pc, #68]	; (400df0 <xQueueGenericSend+0x1d0>)
  400dac:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400dae:	4b11      	ldr	r3, [pc, #68]	; (400df4 <xQueueGenericSend+0x1d4>)
  400db0:	4798      	blx	r3
  400db2:	e77e      	b.n	400cb2 <xQueueGenericSend+0x92>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  400db4:	4620      	mov	r0, r4
  400db6:	4b0e      	ldr	r3, [pc, #56]	; (400df0 <xQueueGenericSend+0x1d0>)
  400db8:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400dba:	4b0e      	ldr	r3, [pc, #56]	; (400df4 <xQueueGenericSend+0x1d4>)
  400dbc:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  400dbe:	2000      	movs	r0, #0
		}
	}
}
  400dc0:	b005      	add	sp, #20
  400dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400dc6:	bf00      	nop
  400dc8:	00401be5 	.word	0x00401be5
  400dcc:	004005d1 	.word	0x004005d1
  400dd0:	00400939 	.word	0x00400939
  400dd4:	004009c1 	.word	0x004009c1
  400dd8:	e000ed04 	.word	0xe000ed04
  400ddc:	00401a7d 	.word	0x00401a7d
  400de0:	0040061d 	.word	0x0040061d
  400de4:	00401559 	.word	0x00401559
  400de8:	00401b45 	.word	0x00401b45
  400dec:	00401979 	.word	0x00401979
  400df0:	00400a6d 	.word	0x00400a6d
  400df4:	004016a9 	.word	0x004016a9
  400df8:	00401b15 	.word	0x00401b15

00400dfc <xQueueGenericSendFromISR>:
{
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  400dfc:	b950      	cbnz	r0, 400e14 <xQueueGenericSendFromISR+0x18>
  400dfe:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e02:	b672      	cpsid	i
  400e04:	f383 8811 	msr	BASEPRI, r3
  400e08:	f3bf 8f6f 	isb	sy
  400e0c:	f3bf 8f4f 	dsb	sy
  400e10:	b662      	cpsie	i
  400e12:	e7fe      	b.n	400e12 <xQueueGenericSendFromISR+0x16>

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
  400e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e18:	4604      	mov	r4, r0
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400e1a:	b961      	cbnz	r1, 400e36 <xQueueGenericSendFromISR+0x3a>
  400e1c:	6c00      	ldr	r0, [r0, #64]	; 0x40
  400e1e:	b150      	cbz	r0, 400e36 <xQueueGenericSendFromISR+0x3a>
  400e20:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e24:	b672      	cpsid	i
  400e26:	f383 8811 	msr	BASEPRI, r3
  400e2a:	f3bf 8f6f 	isb	sy
  400e2e:	f3bf 8f4f 	dsb	sy
  400e32:	b662      	cpsie	i
  400e34:	e7fe      	b.n	400e34 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  400e36:	2b02      	cmp	r3, #2
  400e38:	d10d      	bne.n	400e56 <xQueueGenericSendFromISR+0x5a>
  400e3a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  400e3c:	2801      	cmp	r0, #1
  400e3e:	d00a      	beq.n	400e56 <xQueueGenericSendFromISR+0x5a>
  400e40:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e44:	b672      	cpsid	i
  400e46:	f383 8811 	msr	BASEPRI, r3
  400e4a:	f3bf 8f6f 	isb	sy
  400e4e:	f3bf 8f4f 	dsb	sy
  400e52:	b662      	cpsie	i
  400e54:	e7fe      	b.n	400e54 <xQueueGenericSendFromISR+0x58>
  400e56:	461e      	mov	r6, r3
  400e58:	4615      	mov	r5, r2
  400e5a:	4688      	mov	r8, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  400e5c:	4b21      	ldr	r3, [pc, #132]	; (400ee4 <xQueueGenericSendFromISR+0xe8>)
  400e5e:	4798      	blx	r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  400e60:	f3ef 8711 	mrs	r7, BASEPRI
  400e64:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e68:	b672      	cpsid	i
  400e6a:	f383 8811 	msr	BASEPRI, r3
  400e6e:	f3bf 8f6f 	isb	sy
  400e72:	f3bf 8f4f 	dsb	sy
  400e76:	b662      	cpsie	i
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  400e78:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400e7a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400e7c:	429a      	cmp	r2, r3
  400e7e:	d301      	bcc.n	400e84 <xQueueGenericSendFromISR+0x88>
  400e80:	2e02      	cmp	r6, #2
  400e82:	d123      	bne.n	400ecc <xQueueGenericSendFromISR+0xd0>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400e84:	4632      	mov	r2, r6
  400e86:	4641      	mov	r1, r8
  400e88:	4620      	mov	r0, r4
  400e8a:	4b17      	ldr	r3, [pc, #92]	; (400ee8 <xQueueGenericSendFromISR+0xec>)
  400e8c:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  400e8e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400e90:	f1b3 3fff 	cmp.w	r3, #4294967295
  400e94:	d115      	bne.n	400ec2 <xQueueGenericSendFromISR+0xc6>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  400e96:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400e98:	b143      	cbz	r3, 400eac <xQueueGenericSendFromISR+0xb0>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  400e9a:	4631      	mov	r1, r6
  400e9c:	4620      	mov	r0, r4
  400e9e:	4b13      	ldr	r3, [pc, #76]	; (400eec <xQueueGenericSendFromISR+0xf0>)
  400ea0:	4798      	blx	r3
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  400ea2:	b1ad      	cbz	r5, 400ed0 <xQueueGenericSendFromISR+0xd4>
  400ea4:	2801      	cmp	r0, #1
  400ea6:	d113      	bne.n	400ed0 <xQueueGenericSendFromISR+0xd4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  400ea8:	6028      	str	r0, [r5, #0]
  400eaa:	e016      	b.n	400eda <xQueueGenericSendFromISR+0xde>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400eac:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400eae:	b18b      	cbz	r3, 400ed4 <xQueueGenericSendFromISR+0xd8>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400eb0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400eb4:	4b0e      	ldr	r3, [pc, #56]	; (400ef0 <xQueueGenericSendFromISR+0xf4>)
  400eb6:	4798      	blx	r3
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  400eb8:	b175      	cbz	r5, 400ed8 <xQueueGenericSendFromISR+0xdc>
  400eba:	b168      	cbz	r0, 400ed8 <xQueueGenericSendFromISR+0xdc>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  400ebc:	2001      	movs	r0, #1
  400ebe:	6028      	str	r0, [r5, #0]
  400ec0:	e00b      	b.n	400eda <xQueueGenericSendFromISR+0xde>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  400ec2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400ec4:	3301      	adds	r3, #1
  400ec6:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  400ec8:	2001      	movs	r0, #1
  400eca:	e006      	b.n	400eda <xQueueGenericSendFromISR+0xde>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  400ecc:	2000      	movs	r0, #0
  400ece:	e004      	b.n	400eda <xQueueGenericSendFromISR+0xde>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  400ed0:	2001      	movs	r0, #1
  400ed2:	e002      	b.n	400eda <xQueueGenericSendFromISR+0xde>
  400ed4:	2001      	movs	r0, #1
  400ed6:	e000      	b.n	400eda <xQueueGenericSendFromISR+0xde>
  400ed8:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400eda:	f387 8811 	msr	BASEPRI, r7
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
  400ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ee2:	bf00      	nop
  400ee4:	004007c9 	.word	0x004007c9
  400ee8:	00400939 	.word	0x00400939
  400eec:	004009c1 	.word	0x004009c1
  400ef0:	00401a7d 	.word	0x00401a7d

00400ef4 <xQueueGiveFromISR>:
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
  400ef4:	b950      	cbnz	r0, 400f0c <xQueueGiveFromISR+0x18>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400ef6:	f04f 0380 	mov.w	r3, #128	; 0x80
  400efa:	b672      	cpsid	i
  400efc:	f383 8811 	msr	BASEPRI, r3
  400f00:	f3bf 8f6f 	isb	sy
  400f04:	f3bf 8f4f 	dsb	sy
  400f08:	b662      	cpsie	i
  400f0a:	e7fe      	b.n	400f0a <xQueueGiveFromISR+0x16>
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
  400f0c:	b570      	push	{r4, r5, r6, lr}
  400f0e:	4604      	mov	r4, r0

	configASSERT( pxQueue );

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
  400f10:	6c03      	ldr	r3, [r0, #64]	; 0x40
  400f12:	b153      	cbz	r3, 400f2a <xQueueGiveFromISR+0x36>
  400f14:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f18:	b672      	cpsid	i
  400f1a:	f383 8811 	msr	BASEPRI, r3
  400f1e:	f3bf 8f6f 	isb	sy
  400f22:	f3bf 8f4f 	dsb	sy
  400f26:	b662      	cpsie	i
  400f28:	e7fe      	b.n	400f28 <xQueueGiveFromISR+0x34>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  400f2a:	6803      	ldr	r3, [r0, #0]
  400f2c:	b963      	cbnz	r3, 400f48 <xQueueGiveFromISR+0x54>
  400f2e:	6843      	ldr	r3, [r0, #4]
  400f30:	b153      	cbz	r3, 400f48 <xQueueGiveFromISR+0x54>
  400f32:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f36:	b672      	cpsid	i
  400f38:	f383 8811 	msr	BASEPRI, r3
  400f3c:	f3bf 8f6f 	isb	sy
  400f40:	f3bf 8f4f 	dsb	sy
  400f44:	b662      	cpsie	i
  400f46:	e7fe      	b.n	400f46 <xQueueGiveFromISR+0x52>
  400f48:	460d      	mov	r5, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  400f4a:	4b1f      	ldr	r3, [pc, #124]	; (400fc8 <xQueueGiveFromISR+0xd4>)
  400f4c:	4798      	blx	r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  400f4e:	f3ef 8611 	mrs	r6, BASEPRI
  400f52:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f56:	b672      	cpsid	i
  400f58:	f383 8811 	msr	BASEPRI, r3
  400f5c:	f3bf 8f6f 	isb	sy
  400f60:	f3bf 8f4f 	dsb	sy
  400f64:	b662      	cpsie	i
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  400f66:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400f68:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400f6a:	429a      	cmp	r2, r3
  400f6c:	d221      	bcs.n	400fb2 <xQueueGiveFromISR+0xbe>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			++( pxQueue->uxMessagesWaiting );
  400f6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f70:	3301      	adds	r3, #1
  400f72:	63a3      	str	r3, [r4, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  400f74:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400f76:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f7a:	d115      	bne.n	400fa8 <xQueueGiveFromISR+0xb4>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  400f7c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400f7e:	b143      	cbz	r3, 400f92 <xQueueGiveFromISR+0x9e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400f80:	2100      	movs	r1, #0
  400f82:	4620      	mov	r0, r4
  400f84:	4b11      	ldr	r3, [pc, #68]	; (400fcc <xQueueGiveFromISR+0xd8>)
  400f86:	4798      	blx	r3
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  400f88:	b1ad      	cbz	r5, 400fb6 <xQueueGiveFromISR+0xc2>
  400f8a:	2801      	cmp	r0, #1
  400f8c:	d113      	bne.n	400fb6 <xQueueGiveFromISR+0xc2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  400f8e:	6028      	str	r0, [r5, #0]
  400f90:	e016      	b.n	400fc0 <xQueueGiveFromISR+0xcc>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400f94:	b18b      	cbz	r3, 400fba <xQueueGiveFromISR+0xc6>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400f96:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400f9a:	4b0d      	ldr	r3, [pc, #52]	; (400fd0 <xQueueGiveFromISR+0xdc>)
  400f9c:	4798      	blx	r3
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  400f9e:	b175      	cbz	r5, 400fbe <xQueueGiveFromISR+0xca>
  400fa0:	b168      	cbz	r0, 400fbe <xQueueGiveFromISR+0xca>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  400fa2:	2001      	movs	r0, #1
  400fa4:	6028      	str	r0, [r5, #0]
  400fa6:	e00b      	b.n	400fc0 <xQueueGiveFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  400fa8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400faa:	3301      	adds	r3, #1
  400fac:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  400fae:	2001      	movs	r0, #1
  400fb0:	e006      	b.n	400fc0 <xQueueGiveFromISR+0xcc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  400fb2:	2000      	movs	r0, #0
  400fb4:	e004      	b.n	400fc0 <xQueueGiveFromISR+0xcc>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  400fb6:	2001      	movs	r0, #1
  400fb8:	e002      	b.n	400fc0 <xQueueGiveFromISR+0xcc>
  400fba:	2001      	movs	r0, #1
  400fbc:	e000      	b.n	400fc0 <xQueueGiveFromISR+0xcc>
  400fbe:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400fc0:	f386 8811 	msr	BASEPRI, r6
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
  400fc4:	bd70      	pop	{r4, r5, r6, pc}
  400fc6:	bf00      	nop
  400fc8:	004007c9 	.word	0x004007c9
  400fcc:	004009c1 	.word	0x004009c1
  400fd0:	00401a7d 	.word	0x00401a7d

00400fd4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
  400fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400fd8:	b085      	sub	sp, #20
  400fda:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  400fdc:	b950      	cbnz	r0, 400ff4 <xQueueGenericReceive+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400fde:	f04f 0380 	mov.w	r3, #128	; 0x80
  400fe2:	b672      	cpsid	i
  400fe4:	f383 8811 	msr	BASEPRI, r3
  400fe8:	f3bf 8f6f 	isb	sy
  400fec:	f3bf 8f4f 	dsb	sy
  400ff0:	b662      	cpsie	i
  400ff2:	e7fe      	b.n	400ff2 <xQueueGenericReceive+0x1e>
  400ff4:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400ff6:	b961      	cbnz	r1, 401012 <xQueueGenericReceive+0x3e>
  400ff8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400ffa:	b152      	cbz	r2, 401012 <xQueueGenericReceive+0x3e>
  400ffc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401000:	b672      	cpsid	i
  401002:	f383 8811 	msr	BASEPRI, r3
  401006:	f3bf 8f6f 	isb	sy
  40100a:	f3bf 8f4f 	dsb	sy
  40100e:	b662      	cpsie	i
  401010:	e7fe      	b.n	401010 <xQueueGenericReceive+0x3c>
  401012:	4698      	mov	r8, r3
  401014:	468b      	mov	fp, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401016:	4b52      	ldr	r3, [pc, #328]	; (401160 <xQueueGenericReceive+0x18c>)
  401018:	4798      	blx	r3
  40101a:	b960      	cbnz	r0, 401036 <xQueueGenericReceive+0x62>
  40101c:	9b01      	ldr	r3, [sp, #4]
  40101e:	b163      	cbz	r3, 40103a <xQueueGenericReceive+0x66>
  401020:	f04f 0380 	mov.w	r3, #128	; 0x80
  401024:	b672      	cpsid	i
  401026:	f383 8811 	msr	BASEPRI, r3
  40102a:	f3bf 8f6f 	isb	sy
  40102e:	f3bf 8f4f 	dsb	sy
  401032:	b662      	cpsie	i
  401034:	e7fe      	b.n	401034 <xQueueGenericReceive+0x60>
  401036:	2600      	movs	r6, #0
  401038:	e000      	b.n	40103c <xQueueGenericReceive+0x68>
  40103a:	2600      	movs	r6, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  40103c:	4d49      	ldr	r5, [pc, #292]	; (401164 <xQueueGenericReceive+0x190>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40103e:	f8df a154 	ldr.w	sl, [pc, #340]	; 401194 <xQueueGenericReceive+0x1c0>

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
				prvUnlockQueue( pxQueue );
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
  401042:	f8df 9130 	ldr.w	r9, [pc, #304]	; 401174 <xQueueGenericReceive+0x1a0>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  401046:	47a8      	blx	r5
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401048:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40104a:	2b00      	cmp	r3, #0
  40104c:	d034      	beq.n	4010b8 <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  40104e:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401050:	4659      	mov	r1, fp
  401052:	4620      	mov	r0, r4
  401054:	4b44      	ldr	r3, [pc, #272]	; (401168 <xQueueGenericReceive+0x194>)
  401056:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  401058:	f1b8 0f00 	cmp.w	r8, #0
  40105c:	d118      	bne.n	401090 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
  40105e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401060:	3b01      	subs	r3, #1
  401062:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401064:	6823      	ldr	r3, [r4, #0]
  401066:	b913      	cbnz	r3, 40106e <xQueueGenericReceive+0x9a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  401068:	4b40      	ldr	r3, [pc, #256]	; (40116c <xQueueGenericReceive+0x198>)
  40106a:	4798      	blx	r3
  40106c:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40106e:	6923      	ldr	r3, [r4, #16]
  401070:	b1f3      	cbz	r3, 4010b0 <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401072:	f104 0010 	add.w	r0, r4, #16
  401076:	4b3e      	ldr	r3, [pc, #248]	; (401170 <xQueueGenericReceive+0x19c>)
  401078:	4798      	blx	r3
  40107a:	2801      	cmp	r0, #1
  40107c:	d118      	bne.n	4010b0 <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
  40107e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401082:	4b3c      	ldr	r3, [pc, #240]	; (401174 <xQueueGenericReceive+0x1a0>)
  401084:	601a      	str	r2, [r3, #0]
  401086:	f3bf 8f4f 	dsb	sy
  40108a:	f3bf 8f6f 	isb	sy
  40108e:	e00f      	b.n	4010b0 <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  401090:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401092:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401094:	b163      	cbz	r3, 4010b0 <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401096:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40109a:	4b35      	ldr	r3, [pc, #212]	; (401170 <xQueueGenericReceive+0x19c>)
  40109c:	4798      	blx	r3
  40109e:	b138      	cbz	r0, 4010b0 <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
  4010a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4010a4:	4b33      	ldr	r3, [pc, #204]	; (401174 <xQueueGenericReceive+0x1a0>)
  4010a6:	601a      	str	r2, [r3, #0]
  4010a8:	f3bf 8f4f 	dsb	sy
  4010ac:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
  4010b0:	4b31      	ldr	r3, [pc, #196]	; (401178 <xQueueGenericReceive+0x1a4>)
  4010b2:	4798      	blx	r3
				return pdPASS;
  4010b4:	2001      	movs	r0, #1
  4010b6:	e04f      	b.n	401158 <xQueueGenericReceive+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  4010b8:	9b01      	ldr	r3, [sp, #4]
  4010ba:	b91b      	cbnz	r3, 4010c4 <xQueueGenericReceive+0xf0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4010bc:	4b2e      	ldr	r3, [pc, #184]	; (401178 <xQueueGenericReceive+0x1a4>)
  4010be:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4010c0:	2000      	movs	r0, #0
  4010c2:	e049      	b.n	401158 <xQueueGenericReceive+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
  4010c4:	b916      	cbnz	r6, 4010cc <xQueueGenericReceive+0xf8>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4010c6:	a802      	add	r0, sp, #8
  4010c8:	47d0      	blx	sl
					xEntryTimeSet = pdTRUE;
  4010ca:	2601      	movs	r6, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  4010cc:	4b2a      	ldr	r3, [pc, #168]	; (401178 <xQueueGenericReceive+0x1a4>)
  4010ce:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4010d0:	4b2a      	ldr	r3, [pc, #168]	; (40117c <xQueueGenericReceive+0x1a8>)
  4010d2:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4010d4:	47a8      	blx	r5
  4010d6:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4010d8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4010dc:	d101      	bne.n	4010e2 <xQueueGenericReceive+0x10e>
  4010de:	2300      	movs	r3, #0
  4010e0:	6463      	str	r3, [r4, #68]	; 0x44
  4010e2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4010e4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4010e8:	d101      	bne.n	4010ee <xQueueGenericReceive+0x11a>
  4010ea:	2300      	movs	r3, #0
  4010ec:	64a3      	str	r3, [r4, #72]	; 0x48
  4010ee:	4b22      	ldr	r3, [pc, #136]	; (401178 <xQueueGenericReceive+0x1a4>)
  4010f0:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4010f2:	a901      	add	r1, sp, #4
  4010f4:	a802      	add	r0, sp, #8
  4010f6:	4b22      	ldr	r3, [pc, #136]	; (401180 <xQueueGenericReceive+0x1ac>)
  4010f8:	4798      	blx	r3
  4010fa:	bb38      	cbnz	r0, 40114c <xQueueGenericReceive+0x178>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
  4010fc:	47a8      	blx	r5
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  4010fe:	6ba7      	ldr	r7, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  401100:	4b1d      	ldr	r3, [pc, #116]	; (401178 <xQueueGenericReceive+0x1a4>)
  401102:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401104:	b9e7      	cbnz	r7, 401140 <xQueueGenericReceive+0x16c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401106:	6823      	ldr	r3, [r4, #0]
  401108:	b92b      	cbnz	r3, 401116 <xQueueGenericReceive+0x142>
					{
						taskENTER_CRITICAL();
  40110a:	47a8      	blx	r5
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40110c:	6860      	ldr	r0, [r4, #4]
  40110e:	4b1d      	ldr	r3, [pc, #116]	; (401184 <xQueueGenericReceive+0x1b0>)
  401110:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
  401112:	4b19      	ldr	r3, [pc, #100]	; (401178 <xQueueGenericReceive+0x1a4>)
  401114:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401116:	9901      	ldr	r1, [sp, #4]
  401118:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40111c:	4b1a      	ldr	r3, [pc, #104]	; (401188 <xQueueGenericReceive+0x1b4>)
  40111e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401120:	4620      	mov	r0, r4
  401122:	4b1a      	ldr	r3, [pc, #104]	; (40118c <xQueueGenericReceive+0x1b8>)
  401124:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401126:	4b1a      	ldr	r3, [pc, #104]	; (401190 <xQueueGenericReceive+0x1bc>)
  401128:	4798      	blx	r3
  40112a:	2800      	cmp	r0, #0
  40112c:	d18b      	bne.n	401046 <xQueueGenericReceive+0x72>
				{
					portYIELD_WITHIN_API();
  40112e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401132:	f8c9 3000 	str.w	r3, [r9]
  401136:	f3bf 8f4f 	dsb	sy
  40113a:	f3bf 8f6f 	isb	sy
  40113e:	e782      	b.n	401046 <xQueueGenericReceive+0x72>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  401140:	4620      	mov	r0, r4
  401142:	4b12      	ldr	r3, [pc, #72]	; (40118c <xQueueGenericReceive+0x1b8>)
  401144:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401146:	4b12      	ldr	r3, [pc, #72]	; (401190 <xQueueGenericReceive+0x1bc>)
  401148:	4798      	blx	r3
  40114a:	e77c      	b.n	401046 <xQueueGenericReceive+0x72>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  40114c:	4620      	mov	r0, r4
  40114e:	4b0f      	ldr	r3, [pc, #60]	; (40118c <xQueueGenericReceive+0x1b8>)
  401150:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401152:	4b0f      	ldr	r3, [pc, #60]	; (401190 <xQueueGenericReceive+0x1bc>)
  401154:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  401156:	2000      	movs	r0, #0
		}
	}
}
  401158:	b005      	add	sp, #20
  40115a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40115e:	bf00      	nop
  401160:	00401be5 	.word	0x00401be5
  401164:	004005d1 	.word	0x004005d1
  401168:	00400a45 	.word	0x00400a45
  40116c:	00401d6d 	.word	0x00401d6d
  401170:	00401a7d 	.word	0x00401a7d
  401174:	e000ed04 	.word	0xe000ed04
  401178:	0040061d 	.word	0x0040061d
  40117c:	00401559 	.word	0x00401559
  401180:	00401b45 	.word	0x00401b45
  401184:	00401c05 	.word	0x00401c05
  401188:	00401979 	.word	0x00401979
  40118c:	00400a6d 	.word	0x00400a6d
  401190:	004016a9 	.word	0x004016a9
  401194:	00401b15 	.word	0x00401b15

00401198 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
  401198:	b410      	push	{r4}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40119a:	4b0b      	ldr	r3, [pc, #44]	; (4011c8 <vQueueAddToRegistry+0x30>)
  40119c:	681b      	ldr	r3, [r3, #0]
  40119e:	b12b      	cbz	r3, 4011ac <vQueueAddToRegistry+0x14>
  4011a0:	2301      	movs	r3, #1
  4011a2:	4c09      	ldr	r4, [pc, #36]	; (4011c8 <vQueueAddToRegistry+0x30>)
  4011a4:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4011a8:	b942      	cbnz	r2, 4011bc <vQueueAddToRegistry+0x24>
  4011aa:	e000      	b.n	4011ae <vQueueAddToRegistry+0x16>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4011ac:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4011ae:	4a06      	ldr	r2, [pc, #24]	; (4011c8 <vQueueAddToRegistry+0x30>)
  4011b0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4011b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4011b8:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
  4011ba:	e002      	b.n	4011c2 <vQueueAddToRegistry+0x2a>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4011bc:	3301      	adds	r3, #1
  4011be:	2b08      	cmp	r3, #8
  4011c0:	d1f0      	bne.n	4011a4 <vQueueAddToRegistry+0xc>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
  4011c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011c6:	4770      	bx	lr
  4011c8:	2040c380 	.word	0x2040c380

004011cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  4011cc:	b570      	push	{r4, r5, r6, lr}
  4011ce:	4604      	mov	r4, r0
  4011d0:	460d      	mov	r5, r1
  4011d2:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4011d4:	4b0d      	ldr	r3, [pc, #52]	; (40120c <vQueueWaitForMessageRestricted+0x40>)
  4011d6:	4798      	blx	r3
  4011d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4011da:	f1b3 3fff 	cmp.w	r3, #4294967295
  4011de:	d101      	bne.n	4011e4 <vQueueWaitForMessageRestricted+0x18>
  4011e0:	2300      	movs	r3, #0
  4011e2:	6463      	str	r3, [r4, #68]	; 0x44
  4011e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4011e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4011ea:	d101      	bne.n	4011f0 <vQueueWaitForMessageRestricted+0x24>
  4011ec:	2300      	movs	r3, #0
  4011ee:	64a3      	str	r3, [r4, #72]	; 0x48
  4011f0:	4b07      	ldr	r3, [pc, #28]	; (401210 <vQueueWaitForMessageRestricted+0x44>)
  4011f2:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  4011f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4011f6:	b92b      	cbnz	r3, 401204 <vQueueWaitForMessageRestricted+0x38>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  4011f8:	4632      	mov	r2, r6
  4011fa:	4629      	mov	r1, r5
  4011fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401200:	4b04      	ldr	r3, [pc, #16]	; (401214 <vQueueWaitForMessageRestricted+0x48>)
  401202:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
  401204:	4620      	mov	r0, r4
  401206:	4b04      	ldr	r3, [pc, #16]	; (401218 <vQueueWaitForMessageRestricted+0x4c>)
  401208:	4798      	blx	r3
  40120a:	bd70      	pop	{r4, r5, r6, pc}
  40120c:	004005d1 	.word	0x004005d1
  401210:	0040061d 	.word	0x0040061d
  401214:	004019fd 	.word	0x004019fd
  401218:	00400a6d 	.word	0x00400a6d

0040121c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40121c:	4b08      	ldr	r3, [pc, #32]	; (401240 <prvResetNextTaskUnblockTime+0x24>)
  40121e:	681b      	ldr	r3, [r3, #0]
  401220:	681b      	ldr	r3, [r3, #0]
  401222:	b923      	cbnz	r3, 40122e <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
  401224:	f04f 32ff 	mov.w	r2, #4294967295
  401228:	4b06      	ldr	r3, [pc, #24]	; (401244 <prvResetNextTaskUnblockTime+0x28>)
  40122a:	601a      	str	r2, [r3, #0]
  40122c:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40122e:	4b04      	ldr	r3, [pc, #16]	; (401240 <prvResetNextTaskUnblockTime+0x24>)
  401230:	681b      	ldr	r3, [r3, #0]
  401232:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  401234:	68db      	ldr	r3, [r3, #12]
  401236:	685a      	ldr	r2, [r3, #4]
  401238:	4b02      	ldr	r3, [pc, #8]	; (401244 <prvResetNextTaskUnblockTime+0x28>)
  40123a:	601a      	str	r2, [r3, #0]
  40123c:	4770      	bx	lr
  40123e:	bf00      	nop
  401240:	2040c1ac 	.word	0x2040c1ac
  401244:	2040c2d0 	.word	0x2040c2d0

00401248 <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
  401248:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40124a:	4b0f      	ldr	r3, [pc, #60]	; (401288 <prvAddCurrentTaskToDelayedList+0x40>)
  40124c:	681b      	ldr	r3, [r3, #0]
  40124e:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  401250:	4b0e      	ldr	r3, [pc, #56]	; (40128c <prvAddCurrentTaskToDelayedList+0x44>)
  401252:	681b      	ldr	r3, [r3, #0]
  401254:	4298      	cmp	r0, r3
  401256:	d207      	bcs.n	401268 <prvAddCurrentTaskToDelayedList+0x20>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401258:	4b0d      	ldr	r3, [pc, #52]	; (401290 <prvAddCurrentTaskToDelayedList+0x48>)
  40125a:	6818      	ldr	r0, [r3, #0]
  40125c:	4b0a      	ldr	r3, [pc, #40]	; (401288 <prvAddCurrentTaskToDelayedList+0x40>)
  40125e:	6819      	ldr	r1, [r3, #0]
  401260:	3104      	adds	r1, #4
  401262:	4b0c      	ldr	r3, [pc, #48]	; (401294 <prvAddCurrentTaskToDelayedList+0x4c>)
  401264:	4798      	blx	r3
  401266:	bd10      	pop	{r4, pc}
  401268:	4604      	mov	r4, r0
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40126a:	4b0b      	ldr	r3, [pc, #44]	; (401298 <prvAddCurrentTaskToDelayedList+0x50>)
  40126c:	6818      	ldr	r0, [r3, #0]
  40126e:	4b06      	ldr	r3, [pc, #24]	; (401288 <prvAddCurrentTaskToDelayedList+0x40>)
  401270:	6819      	ldr	r1, [r3, #0]
  401272:	3104      	adds	r1, #4
  401274:	4b07      	ldr	r3, [pc, #28]	; (401294 <prvAddCurrentTaskToDelayedList+0x4c>)
  401276:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  401278:	4b08      	ldr	r3, [pc, #32]	; (40129c <prvAddCurrentTaskToDelayedList+0x54>)
  40127a:	681b      	ldr	r3, [r3, #0]
  40127c:	429c      	cmp	r4, r3
  40127e:	d201      	bcs.n	401284 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			xNextTaskUnblockTime = xTimeToWake;
  401280:	4b06      	ldr	r3, [pc, #24]	; (40129c <prvAddCurrentTaskToDelayedList+0x54>)
  401282:	601c      	str	r4, [r3, #0]
  401284:	bd10      	pop	{r4, pc}
  401286:	bf00      	nop
  401288:	2040c2b0 	.word	0x2040c2b0
  40128c:	2040c2cc 	.word	0x2040c2cc
  401290:	2040c1cc 	.word	0x2040c1cc
  401294:	004008e1 	.word	0x004008e1
  401298:	2040c1ac 	.word	0x2040c1ac
  40129c:	2040c2d0 	.word	0x2040c2d0

004012a0 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
  4012a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4012a4:	b083      	sub	sp, #12
  4012a6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4012a8:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4012ac:	9d0e      	ldr	r5, [sp, #56]	; 0x38
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
  4012ae:	b950      	cbnz	r0, 4012c6 <xTaskGenericCreate+0x26>
  4012b0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4012b4:	b672      	cpsid	i
  4012b6:	f383 8811 	msr	BASEPRI, r3
  4012ba:	f3bf 8f6f 	isb	sy
  4012be:	f3bf 8f4f 	dsb	sy
  4012c2:	b662      	cpsie	i
  4012c4:	e7fe      	b.n	4012c4 <xTaskGenericCreate+0x24>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4012c6:	2f09      	cmp	r7, #9
  4012c8:	d90a      	bls.n	4012e0 <xTaskGenericCreate+0x40>
  4012ca:	f04f 0380 	mov.w	r3, #128	; 0x80
  4012ce:	b672      	cpsid	i
  4012d0:	f383 8811 	msr	BASEPRI, r3
  4012d4:	f3bf 8f6f 	isb	sy
  4012d8:	f3bf 8f4f 	dsb	sy
  4012dc:	b662      	cpsie	i
  4012de:	e7fe      	b.n	4012de <xTaskGenericCreate+0x3e>
  4012e0:	9001      	str	r0, [sp, #4]
  4012e2:	9300      	str	r3, [sp, #0]
  4012e4:	4690      	mov	r8, r2
  4012e6:	460e      	mov	r6, r1
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4012e8:	b935      	cbnz	r5, 4012f8 <xTaskGenericCreate+0x58>
  4012ea:	0090      	lsls	r0, r2, #2
  4012ec:	4b5f      	ldr	r3, [pc, #380]	; (40146c <xTaskGenericCreate+0x1cc>)
  4012ee:	4798      	blx	r3

		if( pxStack != NULL )
  4012f0:	4605      	mov	r5, r0
  4012f2:	2800      	cmp	r0, #0
  4012f4:	f000 80b4 	beq.w	401460 <xTaskGenericCreate+0x1c0>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  4012f8:	2058      	movs	r0, #88	; 0x58
  4012fa:	4b5c      	ldr	r3, [pc, #368]	; (40146c <xTaskGenericCreate+0x1cc>)
  4012fc:	4798      	blx	r3

			if( pxNewTCB != NULL )
  4012fe:	4604      	mov	r4, r0
  401300:	b1a0      	cbz	r0, 40132c <xTaskGenericCreate+0x8c>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
  401302:	6305      	str	r5, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401304:	ea4f 0288 	mov.w	r2, r8, lsl #2
  401308:	21a5      	movs	r1, #165	; 0xa5
  40130a:	4628      	mov	r0, r5
  40130c:	4b58      	ldr	r3, [pc, #352]	; (401470 <xTaskGenericCreate+0x1d0>)
  40130e:	4798      	blx	r3
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401310:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
  401314:	4445      	add	r5, r8
  401316:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401318:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  40131c:	f023 0507 	bic.w	r5, r3, #7
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401320:	7833      	ldrb	r3, [r6, #0]
  401322:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  401326:	7833      	ldrb	r3, [r6, #0]
  401328:	b923      	cbnz	r3, 401334 <xTaskGenericCreate+0x94>
  40132a:	e00f      	b.n	40134c <xTaskGenericCreate+0xac>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
  40132c:	4628      	mov	r0, r5
  40132e:	4b51      	ldr	r3, [pc, #324]	; (401474 <xTaskGenericCreate+0x1d4>)
  401330:	4798      	blx	r3
  401332:	e095      	b.n	401460 <xTaskGenericCreate+0x1c0>
  401334:	4633      	mov	r3, r6
  401336:	f104 0234 	add.w	r2, r4, #52	; 0x34
  40133a:	3609      	adds	r6, #9
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40133c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401340:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  401344:	7819      	ldrb	r1, [r3, #0]
  401346:	b109      	cbz	r1, 40134c <xTaskGenericCreate+0xac>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401348:	429e      	cmp	r6, r3
  40134a:	d1f7      	bne.n	40133c <xTaskGenericCreate+0x9c>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40134c:	f04f 0800 	mov.w	r8, #0
  401350:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
  401354:	463e      	mov	r6, r7
  401356:	2f09      	cmp	r7, #9
  401358:	bf28      	it	cs
  40135a:	2609      	movcs	r6, #9
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
  40135c:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  40135e:	64a6      	str	r6, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401360:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401364:	f104 0904 	add.w	r9, r4, #4
  401368:	4648      	mov	r0, r9
  40136a:	f8df b154 	ldr.w	fp, [pc, #340]	; 4014c0 <xTaskGenericCreate+0x220>
  40136e:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401370:	f104 0018 	add.w	r0, r4, #24
  401374:	47d8      	blx	fp

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401376:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401378:	f1c6 060a 	rsb	r6, r6, #10
  40137c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40137e:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
  401380:	f8c4 8050 	str.w	r8, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401384:	f884 8054 	strb.w	r8, [r4, #84]	; 0x54
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401388:	9a00      	ldr	r2, [sp, #0]
  40138a:	9901      	ldr	r1, [sp, #4]
  40138c:	4628      	mov	r0, r5
  40138e:	4b3a      	ldr	r3, [pc, #232]	; (401478 <xTaskGenericCreate+0x1d8>)
  401390:	4798      	blx	r3
  401392:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
  401394:	f1ba 0f00 	cmp.w	sl, #0
  401398:	d001      	beq.n	40139e <xTaskGenericCreate+0xfe>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  40139a:	f8ca 4000 	str.w	r4, [sl]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
  40139e:	4b37      	ldr	r3, [pc, #220]	; (40147c <xTaskGenericCreate+0x1dc>)
  4013a0:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4013a2:	4a37      	ldr	r2, [pc, #220]	; (401480 <xTaskGenericCreate+0x1e0>)
  4013a4:	6813      	ldr	r3, [r2, #0]
  4013a6:	3301      	adds	r3, #1
  4013a8:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4013aa:	4b36      	ldr	r3, [pc, #216]	; (401484 <xTaskGenericCreate+0x1e4>)
  4013ac:	681b      	ldr	r3, [r3, #0]
  4013ae:	bb0b      	cbnz	r3, 4013f4 <xTaskGenericCreate+0x154>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4013b0:	4b34      	ldr	r3, [pc, #208]	; (401484 <xTaskGenericCreate+0x1e4>)
  4013b2:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  4013b4:	6813      	ldr	r3, [r2, #0]
  4013b6:	2b01      	cmp	r3, #1
  4013b8:	d126      	bne.n	401408 <xTaskGenericCreate+0x168>
  4013ba:	4d33      	ldr	r5, [pc, #204]	; (401488 <xTaskGenericCreate+0x1e8>)
  4013bc:	f105 08c8 	add.w	r8, r5, #200	; 0xc8
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4013c0:	4e32      	ldr	r6, [pc, #200]	; (40148c <xTaskGenericCreate+0x1ec>)
  4013c2:	4628      	mov	r0, r5
  4013c4:	47b0      	blx	r6
  4013c6:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  4013c8:	4545      	cmp	r5, r8
  4013ca:	d1fa      	bne.n	4013c2 <xTaskGenericCreate+0x122>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
  4013cc:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 4014c4 <xTaskGenericCreate+0x224>
  4013d0:	4640      	mov	r0, r8
  4013d2:	4d2e      	ldr	r5, [pc, #184]	; (40148c <xTaskGenericCreate+0x1ec>)
  4013d4:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  4013d6:	4e2e      	ldr	r6, [pc, #184]	; (401490 <xTaskGenericCreate+0x1f0>)
  4013d8:	4630      	mov	r0, r6
  4013da:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  4013dc:	482d      	ldr	r0, [pc, #180]	; (401494 <xTaskGenericCreate+0x1f4>)
  4013de:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
  4013e0:	482d      	ldr	r0, [pc, #180]	; (401498 <xTaskGenericCreate+0x1f8>)
  4013e2:	47a8      	blx	r5
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
  4013e4:	482d      	ldr	r0, [pc, #180]	; (40149c <xTaskGenericCreate+0x1fc>)
  4013e6:	47a8      	blx	r5
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  4013e8:	4b2d      	ldr	r3, [pc, #180]	; (4014a0 <xTaskGenericCreate+0x200>)
  4013ea:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4013ee:	4b2d      	ldr	r3, [pc, #180]	; (4014a4 <xTaskGenericCreate+0x204>)
  4013f0:	601e      	str	r6, [r3, #0]
  4013f2:	e009      	b.n	401408 <xTaskGenericCreate+0x168>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  4013f4:	4b2c      	ldr	r3, [pc, #176]	; (4014a8 <xTaskGenericCreate+0x208>)
  4013f6:	681b      	ldr	r3, [r3, #0]
  4013f8:	b933      	cbnz	r3, 401408 <xTaskGenericCreate+0x168>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4013fa:	4b22      	ldr	r3, [pc, #136]	; (401484 <xTaskGenericCreate+0x1e4>)
  4013fc:	681b      	ldr	r3, [r3, #0]
  4013fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401400:	429f      	cmp	r7, r3
  401402:	d301      	bcc.n	401408 <xTaskGenericCreate+0x168>
					{
						pxCurrentTCB = pxNewTCB;
  401404:	4b1f      	ldr	r3, [pc, #124]	; (401484 <xTaskGenericCreate+0x1e4>)
  401406:	601c      	str	r4, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
  401408:	4a28      	ldr	r2, [pc, #160]	; (4014ac <xTaskGenericCreate+0x20c>)
  40140a:	6813      	ldr	r3, [r2, #0]
  40140c:	3301      	adds	r3, #1
  40140e:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401410:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
  401412:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401414:	4926      	ldr	r1, [pc, #152]	; (4014b0 <xTaskGenericCreate+0x210>)
  401416:	680b      	ldr	r3, [r1, #0]
  401418:	2201      	movs	r2, #1
  40141a:	4082      	lsls	r2, r0
  40141c:	4313      	orrs	r3, r2
  40141e:	600b      	str	r3, [r1, #0]
  401420:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401424:	4649      	mov	r1, r9
  401426:	4b18      	ldr	r3, [pc, #96]	; (401488 <xTaskGenericCreate+0x1e8>)
  401428:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40142c:	4b21      	ldr	r3, [pc, #132]	; (4014b4 <xTaskGenericCreate+0x214>)
  40142e:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  401430:	4b21      	ldr	r3, [pc, #132]	; (4014b8 <xTaskGenericCreate+0x218>)
  401432:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  401434:	4b1c      	ldr	r3, [pc, #112]	; (4014a8 <xTaskGenericCreate+0x208>)
  401436:	681b      	ldr	r3, [r3, #0]
  401438:	b173      	cbz	r3, 401458 <xTaskGenericCreate+0x1b8>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  40143a:	4b12      	ldr	r3, [pc, #72]	; (401484 <xTaskGenericCreate+0x1e4>)
  40143c:	681b      	ldr	r3, [r3, #0]
  40143e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401440:	429f      	cmp	r7, r3
  401442:	d90b      	bls.n	40145c <xTaskGenericCreate+0x1bc>
			{
				taskYIELD_IF_USING_PREEMPTION();
  401444:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401448:	4b1c      	ldr	r3, [pc, #112]	; (4014bc <xTaskGenericCreate+0x21c>)
  40144a:	601a      	str	r2, [r3, #0]
  40144c:	f3bf 8f4f 	dsb	sy
  401450:	f3bf 8f6f 	isb	sy
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
  401454:	2001      	movs	r0, #1
  401456:	e005      	b.n	401464 <xTaskGenericCreate+0x1c4>
  401458:	2001      	movs	r0, #1
  40145a:	e003      	b.n	401464 <xTaskGenericCreate+0x1c4>
  40145c:	2001      	movs	r0, #1
  40145e:	e001      	b.n	401464 <xTaskGenericCreate+0x1c4>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401460:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
  401464:	b003      	add	sp, #12
  401466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40146a:	bf00      	nop
  40146c:	0040082d 	.word	0x0040082d
  401470:	00403c49 	.word	0x00403c49
  401474:	0040088d 	.word	0x0040088d
  401478:	00400585 	.word	0x00400585
  40147c:	004005d1 	.word	0x004005d1
  401480:	2040c2d8 	.word	0x2040c2d8
  401484:	2040c2b0 	.word	0x2040c2b0
  401488:	2040c1d4 	.word	0x2040c1d4
  40148c:	004008a9 	.word	0x004008a9
  401490:	2040c2dc 	.word	0x2040c2dc
  401494:	2040c2b4 	.word	0x2040c2b4
  401498:	2040c29c 	.word	0x2040c29c
  40149c:	2040c2f0 	.word	0x2040c2f0
  4014a0:	2040c1ac 	.word	0x2040c1ac
  4014a4:	2040c1cc 	.word	0x2040c1cc
  4014a8:	2040c1b0 	.word	0x2040c1b0
  4014ac:	2040c2d4 	.word	0x2040c2d4
  4014b0:	2040c304 	.word	0x2040c304
  4014b4:	004008c9 	.word	0x004008c9
  4014b8:	0040061d 	.word	0x0040061d
  4014bc:	e000ed04 	.word	0xe000ed04
  4014c0:	004008c1 	.word	0x004008c1
  4014c4:	2040c1b8 	.word	0x2040c1b8

004014c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
  4014c8:	b510      	push	{r4, lr}
  4014ca:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4014cc:	2300      	movs	r3, #0
  4014ce:	9303      	str	r3, [sp, #12]
  4014d0:	9302      	str	r3, [sp, #8]
  4014d2:	9301      	str	r3, [sp, #4]
  4014d4:	9300      	str	r3, [sp, #0]
  4014d6:	2282      	movs	r2, #130	; 0x82
  4014d8:	4917      	ldr	r1, [pc, #92]	; (401538 <vTaskStartScheduler+0x70>)
  4014da:	4818      	ldr	r0, [pc, #96]	; (40153c <vTaskStartScheduler+0x74>)
  4014dc:	4c18      	ldr	r4, [pc, #96]	; (401540 <vTaskStartScheduler+0x78>)
  4014de:	47a0      	blx	r4
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  4014e0:	2801      	cmp	r0, #1
  4014e2:	d11a      	bne.n	40151a <vTaskStartScheduler+0x52>
		{
			xReturn = xTimerCreateTimerTask();
  4014e4:	4b17      	ldr	r3, [pc, #92]	; (401544 <vTaskStartScheduler+0x7c>)
  4014e6:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
  4014e8:	2801      	cmp	r0, #1
  4014ea:	d116      	bne.n	40151a <vTaskStartScheduler+0x52>
  4014ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014f0:	b672      	cpsid	i
  4014f2:	f383 8811 	msr	BASEPRI, r3
  4014f6:	f3bf 8f6f 	isb	sy
  4014fa:	f3bf 8f4f 	dsb	sy
  4014fe:	b662      	cpsie	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
  401500:	f04f 32ff 	mov.w	r2, #4294967295
  401504:	4b10      	ldr	r3, [pc, #64]	; (401548 <vTaskStartScheduler+0x80>)
  401506:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401508:	2201      	movs	r2, #1
  40150a:	4b10      	ldr	r3, [pc, #64]	; (40154c <vTaskStartScheduler+0x84>)
  40150c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  40150e:	2200      	movs	r2, #0
  401510:	4b0f      	ldr	r3, [pc, #60]	; (401550 <vTaskStartScheduler+0x88>)
  401512:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  401514:	4b0f      	ldr	r3, [pc, #60]	; (401554 <vTaskStartScheduler+0x8c>)
  401516:	4798      	blx	r3
  401518:	e00b      	b.n	401532 <vTaskStartScheduler+0x6a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
  40151a:	b950      	cbnz	r0, 401532 <vTaskStartScheduler+0x6a>
  40151c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401520:	b672      	cpsid	i
  401522:	f383 8811 	msr	BASEPRI, r3
  401526:	f3bf 8f6f 	isb	sy
  40152a:	f3bf 8f4f 	dsb	sy
  40152e:	b662      	cpsie	i
  401530:	e7fe      	b.n	401530 <vTaskStartScheduler+0x68>
	}
}
  401532:	b004      	add	sp, #16
  401534:	bd10      	pop	{r4, pc}
  401536:	bf00      	nop
  401538:	00407d1c 	.word	0x00407d1c
  40153c:	00401851 	.word	0x00401851
  401540:	004012a1 	.word	0x004012a1
  401544:	00401e55 	.word	0x00401e55
  401548:	2040c2d0 	.word	0x2040c2d0
  40154c:	2040c1b0 	.word	0x2040c1b0
  401550:	2040c2cc 	.word	0x2040c2cc
  401554:	00400705 	.word	0x00400705

00401558 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
  401558:	4a02      	ldr	r2, [pc, #8]	; (401564 <vTaskSuspendAll+0xc>)
  40155a:	6813      	ldr	r3, [r2, #0]
  40155c:	3301      	adds	r3, #1
  40155e:	6013      	str	r3, [r2, #0]
  401560:	4770      	bx	lr
  401562:	bf00      	nop
  401564:	2040c2c8 	.word	0x2040c2c8

00401568 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
  401568:	4b01      	ldr	r3, [pc, #4]	; (401570 <xTaskGetTickCount+0x8>)
  40156a:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
  40156c:	4770      	bx	lr
  40156e:	bf00      	nop
  401570:	2040c2cc 	.word	0x2040c2cc

00401574 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
  401574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401578:	4b3d      	ldr	r3, [pc, #244]	; (401670 <xTaskIncrementTick+0xfc>)
  40157a:	681b      	ldr	r3, [r3, #0]
  40157c:	2b00      	cmp	r3, #0
  40157e:	d16a      	bne.n	401656 <xTaskIncrementTick+0xe2>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
  401580:	4b3c      	ldr	r3, [pc, #240]	; (401674 <xTaskIncrementTick+0x100>)
  401582:	681a      	ldr	r2, [r3, #0]
  401584:	3201      	adds	r2, #1
  401586:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
  401588:	681e      	ldr	r6, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
  40158a:	b9d6      	cbnz	r6, 4015c2 <xTaskIncrementTick+0x4e>
			{
				taskSWITCH_DELAYED_LISTS();
  40158c:	4b3a      	ldr	r3, [pc, #232]	; (401678 <xTaskIncrementTick+0x104>)
  40158e:	681b      	ldr	r3, [r3, #0]
  401590:	681b      	ldr	r3, [r3, #0]
  401592:	b153      	cbz	r3, 4015aa <xTaskIncrementTick+0x36>
  401594:	f04f 0380 	mov.w	r3, #128	; 0x80
  401598:	b672      	cpsid	i
  40159a:	f383 8811 	msr	BASEPRI, r3
  40159e:	f3bf 8f6f 	isb	sy
  4015a2:	f3bf 8f4f 	dsb	sy
  4015a6:	b662      	cpsie	i
  4015a8:	e7fe      	b.n	4015a8 <xTaskIncrementTick+0x34>
  4015aa:	4a33      	ldr	r2, [pc, #204]	; (401678 <xTaskIncrementTick+0x104>)
  4015ac:	6811      	ldr	r1, [r2, #0]
  4015ae:	4b33      	ldr	r3, [pc, #204]	; (40167c <xTaskIncrementTick+0x108>)
  4015b0:	6818      	ldr	r0, [r3, #0]
  4015b2:	6010      	str	r0, [r2, #0]
  4015b4:	6019      	str	r1, [r3, #0]
  4015b6:	4a32      	ldr	r2, [pc, #200]	; (401680 <xTaskIncrementTick+0x10c>)
  4015b8:	6813      	ldr	r3, [r2, #0]
  4015ba:	3301      	adds	r3, #1
  4015bc:	6013      	str	r3, [r2, #0]
  4015be:	4b31      	ldr	r3, [pc, #196]	; (401684 <xTaskIncrementTick+0x110>)
  4015c0:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
  4015c2:	4b31      	ldr	r3, [pc, #196]	; (401688 <xTaskIncrementTick+0x114>)
  4015c4:	681b      	ldr	r3, [r3, #0]
  4015c6:	429e      	cmp	r6, r3
  4015c8:	d201      	bcs.n	4015ce <xTaskIncrementTick+0x5a>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  4015ca:	2400      	movs	r4, #0
  4015cc:	e037      	b.n	40163e <xTaskIncrementTick+0xca>
  4015ce:	2400      	movs	r4, #0
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4015d0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 401678 <xTaskIncrementTick+0x104>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4015d4:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 4016a4 <xTaskIncrementTick+0x130>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  4015d8:	4f2c      	ldr	r7, [pc, #176]	; (40168c <xTaskIncrementTick+0x118>)
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4015da:	f8d9 3000 	ldr.w	r3, [r9]
  4015de:	681b      	ldr	r3, [r3, #0]
  4015e0:	b923      	cbnz	r3, 4015ec <xTaskIncrementTick+0x78>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
  4015e2:	f04f 32ff 	mov.w	r2, #4294967295
  4015e6:	4b28      	ldr	r3, [pc, #160]	; (401688 <xTaskIncrementTick+0x114>)
  4015e8:	601a      	str	r2, [r3, #0]
						break;
  4015ea:	e028      	b.n	40163e <xTaskIncrementTick+0xca>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4015ec:	f8d9 3000 	ldr.w	r3, [r9]
  4015f0:	68db      	ldr	r3, [r3, #12]
  4015f2:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4015f4:	686b      	ldr	r3, [r5, #4]

						if( xConstTickCount < xItemValue )
  4015f6:	429e      	cmp	r6, r3
  4015f8:	d202      	bcs.n	401600 <xTaskIncrementTick+0x8c>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
  4015fa:	4a23      	ldr	r2, [pc, #140]	; (401688 <xTaskIncrementTick+0x114>)
  4015fc:	6013      	str	r3, [r2, #0]
							break;
  4015fe:	e01e      	b.n	40163e <xTaskIncrementTick+0xca>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401600:	f105 0a04 	add.w	sl, r5, #4
  401604:	4650      	mov	r0, sl
  401606:	47c0      	blx	r8

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401608:	6aab      	ldr	r3, [r5, #40]	; 0x28
  40160a:	b113      	cbz	r3, 401612 <xTaskIncrementTick+0x9e>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40160c:	f105 0018 	add.w	r0, r5, #24
  401610:	47c0      	blx	r8
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  401612:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  401614:	683b      	ldr	r3, [r7, #0]
  401616:	2201      	movs	r2, #1
  401618:	4082      	lsls	r2, r0
  40161a:	4313      	orrs	r3, r2
  40161c:	603b      	str	r3, [r7, #0]
  40161e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401622:	4651      	mov	r1, sl
  401624:	4b1a      	ldr	r3, [pc, #104]	; (401690 <xTaskIncrementTick+0x11c>)
  401626:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40162a:	4b1a      	ldr	r3, [pc, #104]	; (401694 <xTaskIncrementTick+0x120>)
  40162c:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40162e:	4b1a      	ldr	r3, [pc, #104]	; (401698 <xTaskIncrementTick+0x124>)
  401630:	681b      	ldr	r3, [r3, #0]
  401632:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
  401636:	429a      	cmp	r2, r3
  401638:	bf28      	it	cs
  40163a:	2401      	movcs	r4, #1
  40163c:	e7cd      	b.n	4015da <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  40163e:	4b16      	ldr	r3, [pc, #88]	; (401698 <xTaskIncrementTick+0x124>)
  401640:	681b      	ldr	r3, [r3, #0]
  401642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401644:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401648:	4a11      	ldr	r2, [pc, #68]	; (401690 <xTaskIncrementTick+0x11c>)
  40164a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
			{
				xSwitchRequired = pdTRUE;
  40164e:	2b02      	cmp	r3, #2
  401650:	bf28      	it	cs
  401652:	2401      	movcs	r4, #1
  401654:	e004      	b.n	401660 <xTaskIncrementTick+0xec>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
  401656:	4a11      	ldr	r2, [pc, #68]	; (40169c <xTaskIncrementTick+0x128>)
  401658:	6813      	ldr	r3, [r2, #0]
  40165a:	3301      	adds	r3, #1
  40165c:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  40165e:	2400      	movs	r4, #0
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
  401660:	4b0f      	ldr	r3, [pc, #60]	; (4016a0 <xTaskIncrementTick+0x12c>)
  401662:	681b      	ldr	r3, [r3, #0]
		{
			xSwitchRequired = pdTRUE;
  401664:	2b00      	cmp	r3, #0
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
  401666:	bf0c      	ite	eq
  401668:	4620      	moveq	r0, r4
  40166a:	2001      	movne	r0, #1
  40166c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401670:	2040c2c8 	.word	0x2040c2c8
  401674:	2040c2cc 	.word	0x2040c2cc
  401678:	2040c1ac 	.word	0x2040c1ac
  40167c:	2040c1cc 	.word	0x2040c1cc
  401680:	2040c1a8 	.word	0x2040c1a8
  401684:	0040121d 	.word	0x0040121d
  401688:	2040c2d0 	.word	0x2040c2d0
  40168c:	2040c304 	.word	0x2040c304
  401690:	2040c1d4 	.word	0x2040c1d4
  401694:	004008c9 	.word	0x004008c9
  401698:	2040c2b0 	.word	0x2040c2b0
  40169c:	2040c1d0 	.word	0x2040c1d0
  4016a0:	2040c308 	.word	0x2040c308
  4016a4:	00400915 	.word	0x00400915

004016a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
  4016a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  4016ac:	4b36      	ldr	r3, [pc, #216]	; (401788 <xTaskResumeAll+0xe0>)
  4016ae:	681b      	ldr	r3, [r3, #0]
  4016b0:	b953      	cbnz	r3, 4016c8 <xTaskResumeAll+0x20>
  4016b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016b6:	b672      	cpsid	i
  4016b8:	f383 8811 	msr	BASEPRI, r3
  4016bc:	f3bf 8f6f 	isb	sy
  4016c0:	f3bf 8f4f 	dsb	sy
  4016c4:	b662      	cpsie	i
  4016c6:	e7fe      	b.n	4016c6 <xTaskResumeAll+0x1e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  4016c8:	4b30      	ldr	r3, [pc, #192]	; (40178c <xTaskResumeAll+0xe4>)
  4016ca:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4016cc:	4b2e      	ldr	r3, [pc, #184]	; (401788 <xTaskResumeAll+0xe0>)
  4016ce:	681a      	ldr	r2, [r3, #0]
  4016d0:	3a01      	subs	r2, #1
  4016d2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4016d4:	681b      	ldr	r3, [r3, #0]
  4016d6:	2b00      	cmp	r3, #0
  4016d8:	d14d      	bne.n	401776 <xTaskResumeAll+0xce>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4016da:	4b2d      	ldr	r3, [pc, #180]	; (401790 <xTaskResumeAll+0xe8>)
  4016dc:	681b      	ldr	r3, [r3, #0]
  4016de:	bb0b      	cbnz	r3, 401724 <xTaskResumeAll+0x7c>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  4016e0:	2400      	movs	r4, #0
  4016e2:	e04b      	b.n	40177c <xTaskResumeAll+0xd4>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4016e4:	68fb      	ldr	r3, [r7, #12]
  4016e6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4016e8:	f104 0018 	add.w	r0, r4, #24
  4016ec:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4016ee:	f104 0804 	add.w	r8, r4, #4
  4016f2:	4640      	mov	r0, r8
  4016f4:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4016f6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4016f8:	682b      	ldr	r3, [r5, #0]
  4016fa:	2201      	movs	r2, #1
  4016fc:	4082      	lsls	r2, r0
  4016fe:	4313      	orrs	r3, r2
  401700:	602b      	str	r3, [r5, #0]
  401702:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401706:	4641      	mov	r1, r8
  401708:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  40170c:	4b21      	ldr	r3, [pc, #132]	; (401794 <xTaskResumeAll+0xec>)
  40170e:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401710:	4b21      	ldr	r3, [pc, #132]	; (401798 <xTaskResumeAll+0xf0>)
  401712:	681b      	ldr	r3, [r3, #0]
  401714:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401718:	429a      	cmp	r2, r3
  40171a:	d308      	bcc.n	40172e <xTaskResumeAll+0x86>
					{
						xYieldPending = pdTRUE;
  40171c:	2201      	movs	r2, #1
  40171e:	4b1f      	ldr	r3, [pc, #124]	; (40179c <xTaskResumeAll+0xf4>)
  401720:	601a      	str	r2, [r3, #0]
  401722:	e004      	b.n	40172e <xTaskResumeAll+0x86>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401724:	4f1e      	ldr	r7, [pc, #120]	; (4017a0 <xTaskResumeAll+0xf8>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401726:	4e1f      	ldr	r6, [pc, #124]	; (4017a4 <xTaskResumeAll+0xfc>)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
  401728:	4d1f      	ldr	r5, [pc, #124]	; (4017a8 <xTaskResumeAll+0x100>)
  40172a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 4017bc <xTaskResumeAll+0x114>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40172e:	683b      	ldr	r3, [r7, #0]
  401730:	2b00      	cmp	r3, #0
  401732:	d1d7      	bne.n	4016e4 <xTaskResumeAll+0x3c>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401734:	4b1d      	ldr	r3, [pc, #116]	; (4017ac <xTaskResumeAll+0x104>)
  401736:	681b      	ldr	r3, [r3, #0]
  401738:	b17b      	cbz	r3, 40175a <xTaskResumeAll+0xb2>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40173a:	4b1c      	ldr	r3, [pc, #112]	; (4017ac <xTaskResumeAll+0x104>)
  40173c:	681b      	ldr	r3, [r3, #0]
  40173e:	b163      	cbz	r3, 40175a <xTaskResumeAll+0xb2>
					{
						if( xTaskIncrementTick() != pdFALSE )
  401740:	4e1b      	ldr	r6, [pc, #108]	; (4017b0 <xTaskResumeAll+0x108>)
						{
							xYieldPending = pdTRUE;
  401742:	4d16      	ldr	r5, [pc, #88]	; (40179c <xTaskResumeAll+0xf4>)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  401744:	4c19      	ldr	r4, [pc, #100]	; (4017ac <xTaskResumeAll+0x104>)
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
  401746:	47b0      	blx	r6
  401748:	b108      	cbz	r0, 40174e <xTaskResumeAll+0xa6>
						{
							xYieldPending = pdTRUE;
  40174a:	2301      	movs	r3, #1
  40174c:	602b      	str	r3, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  40174e:	6823      	ldr	r3, [r4, #0]
  401750:	3b01      	subs	r3, #1
  401752:	6023      	str	r3, [r4, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401754:	6823      	ldr	r3, [r4, #0]
  401756:	2b00      	cmp	r3, #0
  401758:	d1f5      	bne.n	401746 <xTaskResumeAll+0x9e>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
  40175a:	4b10      	ldr	r3, [pc, #64]	; (40179c <xTaskResumeAll+0xf4>)
  40175c:	681b      	ldr	r3, [r3, #0]
  40175e:	2b01      	cmp	r3, #1
  401760:	d10b      	bne.n	40177a <xTaskResumeAll+0xd2>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
  401762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401766:	4b13      	ldr	r3, [pc, #76]	; (4017b4 <xTaskResumeAll+0x10c>)
  401768:	601a      	str	r2, [r3, #0]
  40176a:	f3bf 8f4f 	dsb	sy
  40176e:	f3bf 8f6f 	isb	sy

				if( xYieldPending == pdTRUE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
  401772:	2401      	movs	r4, #1
  401774:	e002      	b.n	40177c <xTaskResumeAll+0xd4>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  401776:	2400      	movs	r4, #0
  401778:	e000      	b.n	40177c <xTaskResumeAll+0xd4>
  40177a:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  40177c:	4b0e      	ldr	r3, [pc, #56]	; (4017b8 <xTaskResumeAll+0x110>)
  40177e:	4798      	blx	r3

	return xAlreadyYielded;
}
  401780:	4620      	mov	r0, r4
  401782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401786:	bf00      	nop
  401788:	2040c2c8 	.word	0x2040c2c8
  40178c:	004005d1 	.word	0x004005d1
  401790:	2040c2d8 	.word	0x2040c2d8
  401794:	004008c9 	.word	0x004008c9
  401798:	2040c2b0 	.word	0x2040c2b0
  40179c:	2040c308 	.word	0x2040c308
  4017a0:	2040c2b4 	.word	0x2040c2b4
  4017a4:	00400915 	.word	0x00400915
  4017a8:	2040c304 	.word	0x2040c304
  4017ac:	2040c1d0 	.word	0x2040c1d0
  4017b0:	00401575 	.word	0x00401575
  4017b4:	e000ed04 	.word	0xe000ed04
  4017b8:	0040061d 	.word	0x0040061d
  4017bc:	2040c1d4 	.word	0x2040c1d4

004017c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
  4017c0:	b510      	push	{r4, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
  4017c2:	2800      	cmp	r0, #0
  4017c4:	d029      	beq.n	40181a <vTaskDelay+0x5a>
  4017c6:	4604      	mov	r4, r0
		{
			configASSERT( uxSchedulerSuspended == 0 );
  4017c8:	4b18      	ldr	r3, [pc, #96]	; (40182c <vTaskDelay+0x6c>)
  4017ca:	681b      	ldr	r3, [r3, #0]
  4017cc:	b153      	cbz	r3, 4017e4 <vTaskDelay+0x24>
  4017ce:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017d2:	b672      	cpsid	i
  4017d4:	f383 8811 	msr	BASEPRI, r3
  4017d8:	f3bf 8f6f 	isb	sy
  4017dc:	f3bf 8f4f 	dsb	sy
  4017e0:	b662      	cpsie	i
  4017e2:	e7fe      	b.n	4017e2 <vTaskDelay+0x22>
			vTaskSuspendAll();
  4017e4:	4b12      	ldr	r3, [pc, #72]	; (401830 <vTaskDelay+0x70>)
  4017e6:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  4017e8:	4b12      	ldr	r3, [pc, #72]	; (401834 <vTaskDelay+0x74>)
  4017ea:	681b      	ldr	r3, [r3, #0]
  4017ec:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4017ee:	4b12      	ldr	r3, [pc, #72]	; (401838 <vTaskDelay+0x78>)
  4017f0:	6818      	ldr	r0, [r3, #0]
  4017f2:	3004      	adds	r0, #4
  4017f4:	4b11      	ldr	r3, [pc, #68]	; (40183c <vTaskDelay+0x7c>)
  4017f6:	4798      	blx	r3
  4017f8:	b948      	cbnz	r0, 40180e <vTaskDelay+0x4e>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4017fa:	4b0f      	ldr	r3, [pc, #60]	; (401838 <vTaskDelay+0x78>)
  4017fc:	681a      	ldr	r2, [r3, #0]
  4017fe:	4910      	ldr	r1, [pc, #64]	; (401840 <vTaskDelay+0x80>)
  401800:	680b      	ldr	r3, [r1, #0]
  401802:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401804:	2201      	movs	r2, #1
  401806:	4082      	lsls	r2, r0
  401808:	ea23 0302 	bic.w	r3, r3, r2
  40180c:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40180e:	4620      	mov	r0, r4
  401810:	4b0c      	ldr	r3, [pc, #48]	; (401844 <vTaskDelay+0x84>)
  401812:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  401814:	4b0c      	ldr	r3, [pc, #48]	; (401848 <vTaskDelay+0x88>)
  401816:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  401818:	b938      	cbnz	r0, 40182a <vTaskDelay+0x6a>
		{
			portYIELD_WITHIN_API();
  40181a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40181e:	4b0b      	ldr	r3, [pc, #44]	; (40184c <vTaskDelay+0x8c>)
  401820:	601a      	str	r2, [r3, #0]
  401822:	f3bf 8f4f 	dsb	sy
  401826:	f3bf 8f6f 	isb	sy
  40182a:	bd10      	pop	{r4, pc}
  40182c:	2040c2c8 	.word	0x2040c2c8
  401830:	00401559 	.word	0x00401559
  401834:	2040c2cc 	.word	0x2040c2cc
  401838:	2040c2b0 	.word	0x2040c2b0
  40183c:	00400915 	.word	0x00400915
  401840:	2040c304 	.word	0x2040c304
  401844:	00401249 	.word	0x00401249
  401848:	004016a9 	.word	0x004016a9
  40184c:	e000ed04 	.word	0xe000ed04

00401850 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  401850:	b580      	push	{r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401852:	4d18      	ldr	r5, [pc, #96]	; (4018b4 <prvIdleTask+0x64>)
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401854:	4f18      	ldr	r7, [pc, #96]	; (4018b8 <prvIdleTask+0x68>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
  401856:	f8df 8080 	ldr.w	r8, [pc, #128]	; 4018d8 <prvIdleTask+0x88>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			}
			( void ) xTaskResumeAll();
  40185a:	4e18      	ldr	r6, [pc, #96]	; (4018bc <prvIdleTask+0x6c>)
  40185c:	e019      	b.n	401892 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
  40185e:	47c0      	blx	r8
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401860:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
  401862:	47b0      	blx	r6

			if( xListIsEmpty == pdFALSE )
  401864:	b1ac      	cbz	r4, 401892 <prvIdleTask+0x42>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
  401866:	4b16      	ldr	r3, [pc, #88]	; (4018c0 <prvIdleTask+0x70>)
  401868:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  40186a:	68fb      	ldr	r3, [r7, #12]
  40186c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40186e:	1d20      	adds	r0, r4, #4
  401870:	4b14      	ldr	r3, [pc, #80]	; (4018c4 <prvIdleTask+0x74>)
  401872:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401874:	4a14      	ldr	r2, [pc, #80]	; (4018c8 <prvIdleTask+0x78>)
  401876:	6813      	ldr	r3, [r2, #0]
  401878:	3b01      	subs	r3, #1
  40187a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  40187c:	682b      	ldr	r3, [r5, #0]
  40187e:	3b01      	subs	r3, #1
  401880:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  401882:	4b12      	ldr	r3, [pc, #72]	; (4018cc <prvIdleTask+0x7c>)
  401884:	4798      	blx	r3
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
  401886:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401888:	f8df 9050 	ldr.w	r9, [pc, #80]	; 4018dc <prvIdleTask+0x8c>
  40188c:	47c8      	blx	r9
		}
		#endif

		vPortFree( pxTCB );
  40188e:	4620      	mov	r0, r4
  401890:	47c8      	blx	r9
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401892:	682b      	ldr	r3, [r5, #0]
  401894:	2b00      	cmp	r3, #0
  401896:	d1e2      	bne.n	40185e <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401898:	4b0d      	ldr	r3, [pc, #52]	; (4018d0 <prvIdleTask+0x80>)
  40189a:	681b      	ldr	r3, [r3, #0]
  40189c:	2b01      	cmp	r3, #1
  40189e:	d9dc      	bls.n	40185a <prvIdleTask+0xa>
			{
				taskYIELD();
  4018a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018a4:	4b0b      	ldr	r3, [pc, #44]	; (4018d4 <prvIdleTask+0x84>)
  4018a6:	601a      	str	r2, [r3, #0]
  4018a8:	f3bf 8f4f 	dsb	sy
  4018ac:	f3bf 8f6f 	isb	sy
  4018b0:	e7d1      	b.n	401856 <prvIdleTask+0x6>
  4018b2:	bf00      	nop
  4018b4:	2040c1b4 	.word	0x2040c1b4
  4018b8:	2040c29c 	.word	0x2040c29c
  4018bc:	004016a9 	.word	0x004016a9
  4018c0:	004005d1 	.word	0x004005d1
  4018c4:	00400915 	.word	0x00400915
  4018c8:	2040c2d8 	.word	0x2040c2d8
  4018cc:	0040061d 	.word	0x0040061d
  4018d0:	2040c1d4 	.word	0x2040c1d4
  4018d4:	e000ed04 	.word	0xe000ed04
  4018d8:	00401559 	.word	0x00401559
  4018dc:	0040088d 	.word	0x0040088d

004018e0 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  4018e0:	4b20      	ldr	r3, [pc, #128]	; (401964 <vTaskSwitchContext+0x84>)
  4018e2:	681b      	ldr	r3, [r3, #0]
  4018e4:	b11b      	cbz	r3, 4018ee <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
  4018e6:	2201      	movs	r2, #1
  4018e8:	4b1f      	ldr	r3, [pc, #124]	; (401968 <vTaskSwitchContext+0x88>)
  4018ea:	601a      	str	r2, [r3, #0]
  4018ec:	4770      	bx	lr
	}
	else
	{
		xYieldPending = pdFALSE;
  4018ee:	2200      	movs	r2, #0
  4018f0:	4b1d      	ldr	r3, [pc, #116]	; (401968 <vTaskSwitchContext+0x88>)
  4018f2:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4018f4:	4b1d      	ldr	r3, [pc, #116]	; (40196c <vTaskSwitchContext+0x8c>)
  4018f6:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4018f8:	fab3 f383 	clz	r3, r3
  4018fc:	b2db      	uxtb	r3, r3
  4018fe:	f1c3 031f 	rsb	r3, r3, #31
  401902:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401906:	4a1a      	ldr	r2, [pc, #104]	; (401970 <vTaskSwitchContext+0x90>)
  401908:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40190c:	b952      	cbnz	r2, 401924 <vTaskSwitchContext+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40190e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401912:	b672      	cpsid	i
  401914:	f383 8811 	msr	BASEPRI, r3
  401918:	f3bf 8f6f 	isb	sy
  40191c:	f3bf 8f4f 	dsb	sy
  401920:	b662      	cpsie	i
  401922:	e7fe      	b.n	401922 <vTaskSwitchContext+0x42>

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  401924:	b410      	push	{r4}
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401926:	4a12      	ldr	r2, [pc, #72]	; (401970 <vTaskSwitchContext+0x90>)
  401928:	0099      	lsls	r1, r3, #2
  40192a:	18c8      	adds	r0, r1, r3
  40192c:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  401930:	6844      	ldr	r4, [r0, #4]
  401932:	6864      	ldr	r4, [r4, #4]
  401934:	6044      	str	r4, [r0, #4]
  401936:	4602      	mov	r2, r0
  401938:	3208      	adds	r2, #8
  40193a:	4294      	cmp	r4, r2
  40193c:	d106      	bne.n	40194c <vTaskSwitchContext+0x6c>
  40193e:	6860      	ldr	r0, [r4, #4]
  401940:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401944:	4a0a      	ldr	r2, [pc, #40]	; (401970 <vTaskSwitchContext+0x90>)
  401946:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40194a:	6050      	str	r0, [r2, #4]
  40194c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401950:	4a07      	ldr	r2, [pc, #28]	; (401970 <vTaskSwitchContext+0x90>)
  401952:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401956:	685b      	ldr	r3, [r3, #4]
  401958:	68da      	ldr	r2, [r3, #12]
  40195a:	4b06      	ldr	r3, [pc, #24]	; (401974 <vTaskSwitchContext+0x94>)
  40195c:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
  40195e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401962:	4770      	bx	lr
  401964:	2040c2c8 	.word	0x2040c2c8
  401968:	2040c308 	.word	0x2040c308
  40196c:	2040c304 	.word	0x2040c304
  401970:	2040c1d4 	.word	0x2040c1d4
  401974:	2040c2b0 	.word	0x2040c2b0

00401978 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
  401978:	b538      	push	{r3, r4, r5, lr}
TickType_t xTimeToWake;

	configASSERT( pxEventList );
  40197a:	b950      	cbnz	r0, 401992 <vTaskPlaceOnEventList+0x1a>
  40197c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401980:	b672      	cpsid	i
  401982:	f383 8811 	msr	BASEPRI, r3
  401986:	f3bf 8f6f 	isb	sy
  40198a:	f3bf 8f4f 	dsb	sy
  40198e:	b662      	cpsie	i
  401990:	e7fe      	b.n	401990 <vTaskPlaceOnEventList+0x18>
  401992:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401994:	4d11      	ldr	r5, [pc, #68]	; (4019dc <vTaskPlaceOnEventList+0x64>)
  401996:	6829      	ldr	r1, [r5, #0]
  401998:	3118      	adds	r1, #24
  40199a:	4b11      	ldr	r3, [pc, #68]	; (4019e0 <vTaskPlaceOnEventList+0x68>)
  40199c:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40199e:	6828      	ldr	r0, [r5, #0]
  4019a0:	3004      	adds	r0, #4
  4019a2:	4b10      	ldr	r3, [pc, #64]	; (4019e4 <vTaskPlaceOnEventList+0x6c>)
  4019a4:	4798      	blx	r3
  4019a6:	b940      	cbnz	r0, 4019ba <vTaskPlaceOnEventList+0x42>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4019a8:	682a      	ldr	r2, [r5, #0]
  4019aa:	490f      	ldr	r1, [pc, #60]	; (4019e8 <vTaskPlaceOnEventList+0x70>)
  4019ac:	680b      	ldr	r3, [r1, #0]
  4019ae:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4019b0:	2201      	movs	r2, #1
  4019b2:	4082      	lsls	r2, r0
  4019b4:	ea23 0302 	bic.w	r3, r3, r2
  4019b8:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  4019ba:	f1b4 3fff 	cmp.w	r4, #4294967295
  4019be:	d106      	bne.n	4019ce <vTaskPlaceOnEventList+0x56>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4019c0:	4b06      	ldr	r3, [pc, #24]	; (4019dc <vTaskPlaceOnEventList+0x64>)
  4019c2:	6819      	ldr	r1, [r3, #0]
  4019c4:	3104      	adds	r1, #4
  4019c6:	4809      	ldr	r0, [pc, #36]	; (4019ec <vTaskPlaceOnEventList+0x74>)
  4019c8:	4b09      	ldr	r3, [pc, #36]	; (4019f0 <vTaskPlaceOnEventList+0x78>)
  4019ca:	4798      	blx	r3
  4019cc:	bd38      	pop	{r3, r4, r5, pc}
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
  4019ce:	4b09      	ldr	r3, [pc, #36]	; (4019f4 <vTaskPlaceOnEventList+0x7c>)
  4019d0:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4019d2:	4420      	add	r0, r4
  4019d4:	4b08      	ldr	r3, [pc, #32]	; (4019f8 <vTaskPlaceOnEventList+0x80>)
  4019d6:	4798      	blx	r3
  4019d8:	bd38      	pop	{r3, r4, r5, pc}
  4019da:	bf00      	nop
  4019dc:	2040c2b0 	.word	0x2040c2b0
  4019e0:	004008e1 	.word	0x004008e1
  4019e4:	00400915 	.word	0x00400915
  4019e8:	2040c304 	.word	0x2040c304
  4019ec:	2040c2f0 	.word	0x2040c2f0
  4019f0:	004008c9 	.word	0x004008c9
  4019f4:	2040c2cc 	.word	0x2040c2cc
  4019f8:	00401249 	.word	0x00401249

004019fc <vTaskPlaceOnEventListRestricted>:

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
  4019fc:	b950      	cbnz	r0, 401a14 <vTaskPlaceOnEventListRestricted+0x18>
  4019fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a02:	b672      	cpsid	i
  401a04:	f383 8811 	msr	BASEPRI, r3
  401a08:	f3bf 8f6f 	isb	sy
  401a0c:	f3bf 8f4f 	dsb	sy
  401a10:	b662      	cpsie	i
  401a12:	e7fe      	b.n	401a12 <vTaskPlaceOnEventListRestricted+0x16>
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  401a14:	b570      	push	{r4, r5, r6, lr}
  401a16:	4615      	mov	r5, r2
  401a18:	460c      	mov	r4, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401a1a:	4e11      	ldr	r6, [pc, #68]	; (401a60 <vTaskPlaceOnEventListRestricted+0x64>)
  401a1c:	6831      	ldr	r1, [r6, #0]
  401a1e:	3118      	adds	r1, #24
  401a20:	4b10      	ldr	r3, [pc, #64]	; (401a64 <vTaskPlaceOnEventListRestricted+0x68>)
  401a22:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called with the scheduler locked so interrupts will not
		access the lists at the same time. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401a24:	6830      	ldr	r0, [r6, #0]
  401a26:	3004      	adds	r0, #4
  401a28:	4b0f      	ldr	r3, [pc, #60]	; (401a68 <vTaskPlaceOnEventListRestricted+0x6c>)
  401a2a:	4798      	blx	r3
  401a2c:	b940      	cbnz	r0, 401a40 <vTaskPlaceOnEventListRestricted+0x44>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401a2e:	6832      	ldr	r2, [r6, #0]
  401a30:	490e      	ldr	r1, [pc, #56]	; (401a6c <vTaskPlaceOnEventListRestricted+0x70>)
  401a32:	680b      	ldr	r3, [r1, #0]
  401a34:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401a36:	2201      	movs	r2, #1
  401a38:	4082      	lsls	r2, r0
  401a3a:	ea23 0302 	bic.w	r3, r3, r2
  401a3e:	600b      	str	r3, [r1, #0]
		Ready state when the event it is waiting indefinitely for occurs).
		Blocking indefinitely is useful when using tickless idle mode as when
		all tasks are blocked indefinitely all timers can be turned off. */
		#if( INCLUDE_vTaskSuspend == 1 )
		{
			if( xWaitIndefinitely == pdTRUE )
  401a40:	2d01      	cmp	r5, #1
  401a42:	d106      	bne.n	401a52 <vTaskPlaceOnEventListRestricted+0x56>
			{
				/* Add the task to the suspended task list instead of a delayed
				task list to ensure the task is not woken by a timing event.  It
				will block indefinitely. */
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401a44:	4b06      	ldr	r3, [pc, #24]	; (401a60 <vTaskPlaceOnEventListRestricted+0x64>)
  401a46:	6819      	ldr	r1, [r3, #0]
  401a48:	3104      	adds	r1, #4
  401a4a:	4809      	ldr	r0, [pc, #36]	; (401a70 <vTaskPlaceOnEventListRestricted+0x74>)
  401a4c:	4b05      	ldr	r3, [pc, #20]	; (401a64 <vTaskPlaceOnEventListRestricted+0x68>)
  401a4e:	4798      	blx	r3
  401a50:	bd70      	pop	{r4, r5, r6, pc}
			else
			{
				/* Calculate the time at which the task should be woken if the
				event does not occur.  This may overflow but this doesn't
				matter. */
				xTimeToWake = xTickCount + xTicksToWait;
  401a52:	4b08      	ldr	r3, [pc, #32]	; (401a74 <vTaskPlaceOnEventListRestricted+0x78>)
  401a54:	6818      	ldr	r0, [r3, #0]
				traceTASK_DELAY_UNTIL();
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401a56:	4420      	add	r0, r4
  401a58:	4b07      	ldr	r3, [pc, #28]	; (401a78 <vTaskPlaceOnEventListRestricted+0x7c>)
  401a5a:	4798      	blx	r3
  401a5c:	bd70      	pop	{r4, r5, r6, pc}
  401a5e:	bf00      	nop
  401a60:	2040c2b0 	.word	0x2040c2b0
  401a64:	004008c9 	.word	0x004008c9
  401a68:	00400915 	.word	0x00400915
  401a6c:	2040c304 	.word	0x2040c304
  401a70:	2040c2f0 	.word	0x2040c2f0
  401a74:	2040c2cc 	.word	0x2040c2cc
  401a78:	00401249 	.word	0x00401249

00401a7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
  401a7c:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  401a7e:	68c3      	ldr	r3, [r0, #12]
  401a80:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  401a82:	b954      	cbnz	r4, 401a9a <xTaskRemoveFromEventList+0x1e>
  401a84:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a88:	b672      	cpsid	i
  401a8a:	f383 8811 	msr	BASEPRI, r3
  401a8e:	f3bf 8f6f 	isb	sy
  401a92:	f3bf 8f4f 	dsb	sy
  401a96:	b662      	cpsie	i
  401a98:	e7fe      	b.n	401a98 <xTaskRemoveFromEventList+0x1c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  401a9a:	f104 0518 	add.w	r5, r4, #24
  401a9e:	4628      	mov	r0, r5
  401aa0:	4b14      	ldr	r3, [pc, #80]	; (401af4 <xTaskRemoveFromEventList+0x78>)
  401aa2:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401aa4:	4b14      	ldr	r3, [pc, #80]	; (401af8 <xTaskRemoveFromEventList+0x7c>)
  401aa6:	681b      	ldr	r3, [r3, #0]
  401aa8:	b99b      	cbnz	r3, 401ad2 <xTaskRemoveFromEventList+0x56>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  401aaa:	1d25      	adds	r5, r4, #4
  401aac:	4628      	mov	r0, r5
  401aae:	4b11      	ldr	r3, [pc, #68]	; (401af4 <xTaskRemoveFromEventList+0x78>)
  401ab0:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  401ab2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ab4:	4911      	ldr	r1, [pc, #68]	; (401afc <xTaskRemoveFromEventList+0x80>)
  401ab6:	680b      	ldr	r3, [r1, #0]
  401ab8:	2201      	movs	r2, #1
  401aba:	4082      	lsls	r2, r0
  401abc:	4313      	orrs	r3, r2
  401abe:	600b      	str	r3, [r1, #0]
  401ac0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401ac4:	4629      	mov	r1, r5
  401ac6:	4b0e      	ldr	r3, [pc, #56]	; (401b00 <xTaskRemoveFromEventList+0x84>)
  401ac8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401acc:	4b0d      	ldr	r3, [pc, #52]	; (401b04 <xTaskRemoveFromEventList+0x88>)
  401ace:	4798      	blx	r3
  401ad0:	e003      	b.n	401ada <xTaskRemoveFromEventList+0x5e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401ad2:	4629      	mov	r1, r5
  401ad4:	480c      	ldr	r0, [pc, #48]	; (401b08 <xTaskRemoveFromEventList+0x8c>)
  401ad6:	4b0b      	ldr	r3, [pc, #44]	; (401b04 <xTaskRemoveFromEventList+0x88>)
  401ad8:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  401ada:	4b0c      	ldr	r3, [pc, #48]	; (401b0c <xTaskRemoveFromEventList+0x90>)
  401adc:	681b      	ldr	r3, [r3, #0]
  401ade:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401ae2:	429a      	cmp	r2, r3
  401ae4:	d903      	bls.n	401aee <xTaskRemoveFromEventList+0x72>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
  401ae6:	2001      	movs	r0, #1
  401ae8:	4b09      	ldr	r3, [pc, #36]	; (401b10 <xTaskRemoveFromEventList+0x94>)
  401aea:	6018      	str	r0, [r3, #0]
  401aec:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		xReturn = pdFALSE;
  401aee:	2000      	movs	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
  401af0:	bd38      	pop	{r3, r4, r5, pc}
  401af2:	bf00      	nop
  401af4:	00400915 	.word	0x00400915
  401af8:	2040c2c8 	.word	0x2040c2c8
  401afc:	2040c304 	.word	0x2040c304
  401b00:	2040c1d4 	.word	0x2040c1d4
  401b04:	004008c9 	.word	0x004008c9
  401b08:	2040c2b4 	.word	0x2040c2b4
  401b0c:	2040c2b0 	.word	0x2040c2b0
  401b10:	2040c308 	.word	0x2040c308

00401b14 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	configASSERT( pxTimeOut );
  401b14:	b950      	cbnz	r0, 401b2c <vTaskSetTimeOutState+0x18>
  401b16:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b1a:	b672      	cpsid	i
  401b1c:	f383 8811 	msr	BASEPRI, r3
  401b20:	f3bf 8f6f 	isb	sy
  401b24:	f3bf 8f4f 	dsb	sy
  401b28:	b662      	cpsie	i
  401b2a:	e7fe      	b.n	401b2a <vTaskSetTimeOutState+0x16>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401b2c:	4a03      	ldr	r2, [pc, #12]	; (401b3c <vTaskSetTimeOutState+0x28>)
  401b2e:	6812      	ldr	r2, [r2, #0]
  401b30:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  401b32:	4a03      	ldr	r2, [pc, #12]	; (401b40 <vTaskSetTimeOutState+0x2c>)
  401b34:	6812      	ldr	r2, [r2, #0]
  401b36:	6042      	str	r2, [r0, #4]
  401b38:	4770      	bx	lr
  401b3a:	bf00      	nop
  401b3c:	2040c1a8 	.word	0x2040c1a8
  401b40:	2040c2cc 	.word	0x2040c2cc

00401b44 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
  401b44:	b538      	push	{r3, r4, r5, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
  401b46:	b950      	cbnz	r0, 401b5e <xTaskCheckForTimeOut+0x1a>
  401b48:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b4c:	b672      	cpsid	i
  401b4e:	f383 8811 	msr	BASEPRI, r3
  401b52:	f3bf 8f6f 	isb	sy
  401b56:	f3bf 8f4f 	dsb	sy
  401b5a:	b662      	cpsie	i
  401b5c:	e7fe      	b.n	401b5c <xTaskCheckForTimeOut+0x18>
  401b5e:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  401b60:	b951      	cbnz	r1, 401b78 <xTaskCheckForTimeOut+0x34>
  401b62:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b66:	b672      	cpsid	i
  401b68:	f383 8811 	msr	BASEPRI, r3
  401b6c:	f3bf 8f6f 	isb	sy
  401b70:	f3bf 8f4f 	dsb	sy
  401b74:	b662      	cpsie	i
  401b76:	e7fe      	b.n	401b76 <xTaskCheckForTimeOut+0x32>
  401b78:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
  401b7a:	4b12      	ldr	r3, [pc, #72]	; (401bc4 <xTaskCheckForTimeOut+0x80>)
  401b7c:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
  401b7e:	4b12      	ldr	r3, [pc, #72]	; (401bc8 <xTaskCheckForTimeOut+0x84>)
  401b80:	6819      	ldr	r1, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  401b82:	682b      	ldr	r3, [r5, #0]
  401b84:	f1b3 3fff 	cmp.w	r3, #4294967295
  401b88:	d013      	beq.n	401bb2 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  401b8a:	4a10      	ldr	r2, [pc, #64]	; (401bcc <xTaskCheckForTimeOut+0x88>)
  401b8c:	6812      	ldr	r2, [r2, #0]
  401b8e:	6820      	ldr	r0, [r4, #0]
  401b90:	4290      	cmp	r0, r2
  401b92:	d002      	beq.n	401b9a <xTaskCheckForTimeOut+0x56>
  401b94:	6862      	ldr	r2, [r4, #4]
  401b96:	4291      	cmp	r1, r2
  401b98:	d20d      	bcs.n	401bb6 <xTaskCheckForTimeOut+0x72>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  401b9a:	6862      	ldr	r2, [r4, #4]
  401b9c:	1a88      	subs	r0, r1, r2
  401b9e:	4283      	cmp	r3, r0
  401ba0:	d90b      	bls.n	401bba <xTaskCheckForTimeOut+0x76>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  401ba2:	1a52      	subs	r2, r2, r1
  401ba4:	4413      	add	r3, r2
  401ba6:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  401ba8:	4620      	mov	r0, r4
  401baa:	4b09      	ldr	r3, [pc, #36]	; (401bd0 <xTaskCheckForTimeOut+0x8c>)
  401bac:	4798      	blx	r3
			xReturn = pdFALSE;
  401bae:	2400      	movs	r4, #0
  401bb0:	e004      	b.n	401bbc <xTaskCheckForTimeOut+0x78>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  401bb2:	2400      	movs	r4, #0
  401bb4:	e002      	b.n	401bbc <xTaskCheckForTimeOut+0x78>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  401bb6:	2401      	movs	r4, #1
  401bb8:	e000      	b.n	401bbc <xTaskCheckForTimeOut+0x78>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  401bba:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  401bbc:	4b05      	ldr	r3, [pc, #20]	; (401bd4 <xTaskCheckForTimeOut+0x90>)
  401bbe:	4798      	blx	r3

	return xReturn;
}
  401bc0:	4620      	mov	r0, r4
  401bc2:	bd38      	pop	{r3, r4, r5, pc}
  401bc4:	004005d1 	.word	0x004005d1
  401bc8:	2040c2cc 	.word	0x2040c2cc
  401bcc:	2040c1a8 	.word	0x2040c1a8
  401bd0:	00401b15 	.word	0x00401b15
  401bd4:	0040061d 	.word	0x0040061d

00401bd8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
  401bd8:	2201      	movs	r2, #1
  401bda:	4b01      	ldr	r3, [pc, #4]	; (401be0 <vTaskMissedYield+0x8>)
  401bdc:	601a      	str	r2, [r3, #0]
  401bde:	4770      	bx	lr
  401be0:	2040c308 	.word	0x2040c308

00401be4 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  401be4:	4b05      	ldr	r3, [pc, #20]	; (401bfc <xTaskGetSchedulerState+0x18>)
  401be6:	681b      	ldr	r3, [r3, #0]
  401be8:	b133      	cbz	r3, 401bf8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401bea:	4b05      	ldr	r3, [pc, #20]	; (401c00 <xTaskGetSchedulerState+0x1c>)
  401bec:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  401bee:	2b00      	cmp	r3, #0
  401bf0:	bf0c      	ite	eq
  401bf2:	2002      	moveq	r0, #2
  401bf4:	2000      	movne	r0, #0
  401bf6:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  401bf8:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  401bfa:	4770      	bx	lr
  401bfc:	2040c1b0 	.word	0x2040c1b0
  401c00:	2040c2c8 	.word	0x2040c2c8

00401c04 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  401c04:	2800      	cmp	r0, #0
  401c06:	d045      	beq.n	401c94 <vTaskPriorityInherit+0x90>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
  401c08:	b538      	push	{r3, r4, r5, lr}
  401c0a:	4603      	mov	r3, r0
		if( pxMutexHolder != NULL )
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  401c0c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  401c0e:	4922      	ldr	r1, [pc, #136]	; (401c98 <vTaskPriorityInherit+0x94>)
  401c10:	6809      	ldr	r1, [r1, #0]
  401c12:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401c14:	428a      	cmp	r2, r1
  401c16:	d23c      	bcs.n	401c92 <vTaskPriorityInherit+0x8e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  401c18:	6981      	ldr	r1, [r0, #24]
  401c1a:	2900      	cmp	r1, #0
  401c1c:	db05      	blt.n	401c2a <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401c1e:	491e      	ldr	r1, [pc, #120]	; (401c98 <vTaskPriorityInherit+0x94>)
  401c20:	6809      	ldr	r1, [r1, #0]
  401c22:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401c24:	f1c1 010a 	rsb	r1, r1, #10
  401c28:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  401c2a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401c2e:	491b      	ldr	r1, [pc, #108]	; (401c9c <vTaskPriorityInherit+0x98>)
  401c30:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401c34:	6959      	ldr	r1, [r3, #20]
  401c36:	4291      	cmp	r1, r2
  401c38:	d127      	bne.n	401c8a <vTaskPriorityInherit+0x86>
  401c3a:	461c      	mov	r4, r3
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401c3c:	1d1d      	adds	r5, r3, #4
  401c3e:	4628      	mov	r0, r5
  401c40:	4b17      	ldr	r3, [pc, #92]	; (401ca0 <vTaskPriorityInherit+0x9c>)
  401c42:	4798      	blx	r3
  401c44:	b970      	cbnz	r0, 401c64 <vTaskPriorityInherit+0x60>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  401c46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401c48:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401c4c:	4a13      	ldr	r2, [pc, #76]	; (401c9c <vTaskPriorityInherit+0x98>)
  401c4e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401c52:	b93a      	cbnz	r2, 401c64 <vTaskPriorityInherit+0x60>
  401c54:	4813      	ldr	r0, [pc, #76]	; (401ca4 <vTaskPriorityInherit+0xa0>)
  401c56:	6802      	ldr	r2, [r0, #0]
  401c58:	2101      	movs	r1, #1
  401c5a:	fa01 f303 	lsl.w	r3, r1, r3
  401c5e:	ea22 0303 	bic.w	r3, r2, r3
  401c62:	6003      	str	r3, [r0, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401c64:	4b0c      	ldr	r3, [pc, #48]	; (401c98 <vTaskPriorityInherit+0x94>)
  401c66:	681b      	ldr	r3, [r3, #0]
  401c68:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  401c6a:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  401c6c:	490d      	ldr	r1, [pc, #52]	; (401ca4 <vTaskPriorityInherit+0xa0>)
  401c6e:	680a      	ldr	r2, [r1, #0]
  401c70:	2301      	movs	r3, #1
  401c72:	4083      	lsls	r3, r0
  401c74:	4313      	orrs	r3, r2
  401c76:	600b      	str	r3, [r1, #0]
  401c78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401c7c:	4629      	mov	r1, r5
  401c7e:	4b07      	ldr	r3, [pc, #28]	; (401c9c <vTaskPriorityInherit+0x98>)
  401c80:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401c84:	4b08      	ldr	r3, [pc, #32]	; (401ca8 <vTaskPriorityInherit+0xa4>)
  401c86:	4798      	blx	r3
  401c88:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401c8a:	4a03      	ldr	r2, [pc, #12]	; (401c98 <vTaskPriorityInherit+0x94>)
  401c8c:	6812      	ldr	r2, [r2, #0]
  401c8e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  401c90:	62da      	str	r2, [r3, #44]	; 0x2c
  401c92:	bd38      	pop	{r3, r4, r5, pc}
  401c94:	4770      	bx	lr
  401c96:	bf00      	nop
  401c98:	2040c2b0 	.word	0x2040c2b0
  401c9c:	2040c1d4 	.word	0x2040c1d4
  401ca0:	00400915 	.word	0x00400915
  401ca4:	2040c304 	.word	0x2040c304
  401ca8:	004008c9 	.word	0x004008c9

00401cac <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  401cac:	2800      	cmp	r0, #0
  401cae:	d04e      	beq.n	401d4e <xTaskPriorityDisinherit+0xa2>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
  401cb0:	b538      	push	{r3, r4, r5, lr}
  401cb2:	4603      	mov	r3, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  401cb4:	4a28      	ldr	r2, [pc, #160]	; (401d58 <xTaskPriorityDisinherit+0xac>)
  401cb6:	6812      	ldr	r2, [r2, #0]
  401cb8:	4290      	cmp	r0, r2
  401cba:	d00a      	beq.n	401cd2 <xTaskPriorityDisinherit+0x26>
  401cbc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cc0:	b672      	cpsid	i
  401cc2:	f383 8811 	msr	BASEPRI, r3
  401cc6:	f3bf 8f6f 	isb	sy
  401cca:	f3bf 8f4f 	dsb	sy
  401cce:	b662      	cpsie	i
  401cd0:	e7fe      	b.n	401cd0 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  401cd2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  401cd4:	b952      	cbnz	r2, 401cec <xTaskPriorityDisinherit+0x40>
  401cd6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cda:	b672      	cpsid	i
  401cdc:	f383 8811 	msr	BASEPRI, r3
  401ce0:	f3bf 8f6f 	isb	sy
  401ce4:	f3bf 8f4f 	dsb	sy
  401ce8:	b662      	cpsie	i
  401cea:	e7fe      	b.n	401cea <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  401cec:	3a01      	subs	r2, #1
  401cee:	64c2      	str	r2, [r0, #76]	; 0x4c
			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  401cf0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  401cf2:	6c99      	ldr	r1, [r3, #72]	; 0x48
  401cf4:	4288      	cmp	r0, r1
  401cf6:	d02c      	beq.n	401d52 <xTaskPriorityDisinherit+0xa6>
  401cf8:	bb5a      	cbnz	r2, 401d52 <xTaskPriorityDisinherit+0xa6>
  401cfa:	461c      	mov	r4, r3
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401cfc:	1d1d      	adds	r5, r3, #4
  401cfe:	4628      	mov	r0, r5
  401d00:	4b16      	ldr	r3, [pc, #88]	; (401d5c <xTaskPriorityDisinherit+0xb0>)
  401d02:	4798      	blx	r3
  401d04:	b968      	cbnz	r0, 401d22 <xTaskPriorityDisinherit+0x76>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  401d06:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  401d08:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401d0c:	4b14      	ldr	r3, [pc, #80]	; (401d60 <xTaskPriorityDisinherit+0xb4>)
  401d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401d12:	b933      	cbnz	r3, 401d22 <xTaskPriorityDisinherit+0x76>
  401d14:	4813      	ldr	r0, [pc, #76]	; (401d64 <xTaskPriorityDisinherit+0xb8>)
  401d16:	6803      	ldr	r3, [r0, #0]
  401d18:	2201      	movs	r2, #1
  401d1a:	408a      	lsls	r2, r1
  401d1c:	ea23 0302 	bic.w	r3, r3, r2
  401d20:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  401d22:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  401d24:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401d26:	f1c0 030a 	rsb	r3, r0, #10
  401d2a:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  401d2c:	4a0d      	ldr	r2, [pc, #52]	; (401d64 <xTaskPriorityDisinherit+0xb8>)
  401d2e:	6813      	ldr	r3, [r2, #0]
  401d30:	2401      	movs	r4, #1
  401d32:	fa04 f100 	lsl.w	r1, r4, r0
  401d36:	430b      	orrs	r3, r1
  401d38:	6013      	str	r3, [r2, #0]
  401d3a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401d3e:	4629      	mov	r1, r5
  401d40:	4b07      	ldr	r3, [pc, #28]	; (401d60 <xTaskPriorityDisinherit+0xb4>)
  401d42:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401d46:	4b08      	ldr	r3, [pc, #32]	; (401d68 <xTaskPriorityDisinherit+0xbc>)
  401d48:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  401d4a:	4620      	mov	r0, r4
  401d4c:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
  401d4e:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401d50:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
  401d52:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401d54:	bd38      	pop	{r3, r4, r5, pc}
  401d56:	bf00      	nop
  401d58:	2040c2b0 	.word	0x2040c2b0
  401d5c:	00400915 	.word	0x00400915
  401d60:	2040c1d4 	.word	0x2040c1d4
  401d64:	2040c304 	.word	0x2040c304
  401d68:	004008c9 	.word	0x004008c9

00401d6c <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  401d6c:	4b05      	ldr	r3, [pc, #20]	; (401d84 <pvTaskIncrementMutexHeldCount+0x18>)
  401d6e:	681b      	ldr	r3, [r3, #0]
  401d70:	b123      	cbz	r3, 401d7c <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  401d72:	4b04      	ldr	r3, [pc, #16]	; (401d84 <pvTaskIncrementMutexHeldCount+0x18>)
  401d74:	681a      	ldr	r2, [r3, #0]
  401d76:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  401d78:	3301      	adds	r3, #1
  401d7a:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  401d7c:	4b01      	ldr	r3, [pc, #4]	; (401d84 <pvTaskIncrementMutexHeldCount+0x18>)
  401d7e:	6818      	ldr	r0, [r3, #0]
	}
  401d80:	4770      	bx	lr
  401d82:	bf00      	nop
  401d84:	2040c2b0 	.word	0x2040c2b0

00401d88 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  401d88:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  401d8a:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401d8c:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  401d8e:	4291      	cmp	r1, r2
  401d90:	d80a      	bhi.n	401da8 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  401d92:	1ad2      	subs	r2, r2, r3
  401d94:	6983      	ldr	r3, [r0, #24]
  401d96:	429a      	cmp	r2, r3
  401d98:	d211      	bcs.n	401dbe <prvInsertTimerInActiveList+0x36>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  401d9a:	1d01      	adds	r1, r0, #4
  401d9c:	4b0a      	ldr	r3, [pc, #40]	; (401dc8 <prvInsertTimerInActiveList+0x40>)
  401d9e:	6818      	ldr	r0, [r3, #0]
  401da0:	4b0a      	ldr	r3, [pc, #40]	; (401dcc <prvInsertTimerInActiveList+0x44>)
  401da2:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
  401da4:	2000      	movs	r0, #0
  401da6:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  401da8:	429a      	cmp	r2, r3
  401daa:	d201      	bcs.n	401db0 <prvInsertTimerInActiveList+0x28>
  401dac:	4299      	cmp	r1, r3
  401dae:	d208      	bcs.n	401dc2 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401db0:	1d01      	adds	r1, r0, #4
  401db2:	4b07      	ldr	r3, [pc, #28]	; (401dd0 <prvInsertTimerInActiveList+0x48>)
  401db4:	6818      	ldr	r0, [r3, #0]
  401db6:	4b05      	ldr	r3, [pc, #20]	; (401dcc <prvInsertTimerInActiveList+0x44>)
  401db8:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
  401dba:	2000      	movs	r0, #0
  401dbc:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  401dbe:	2001      	movs	r0, #1
  401dc0:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  401dc2:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  401dc4:	bd08      	pop	{r3, pc}
  401dc6:	bf00      	nop
  401dc8:	2040c340 	.word	0x2040c340
  401dcc:	004008e1 	.word	0x004008e1
  401dd0:	2040c30c 	.word	0x2040c30c

00401dd4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  401dd4:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  401dd6:	4b14      	ldr	r3, [pc, #80]	; (401e28 <prvCheckForValidListAndQueue+0x54>)
  401dd8:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  401dda:	4b14      	ldr	r3, [pc, #80]	; (401e2c <prvCheckForValidListAndQueue+0x58>)
  401ddc:	681b      	ldr	r3, [r3, #0]
  401dde:	bb03      	cbnz	r3, 401e22 <prvCheckForValidListAndQueue+0x4e>
		{
			vListInitialise( &xActiveTimerList1 );
  401de0:	4d13      	ldr	r5, [pc, #76]	; (401e30 <prvCheckForValidListAndQueue+0x5c>)
  401de2:	4628      	mov	r0, r5
  401de4:	4e13      	ldr	r6, [pc, #76]	; (401e34 <prvCheckForValidListAndQueue+0x60>)
  401de6:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  401de8:	4c13      	ldr	r4, [pc, #76]	; (401e38 <prvCheckForValidListAndQueue+0x64>)
  401dea:	4620      	mov	r0, r4
  401dec:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  401dee:	4b13      	ldr	r3, [pc, #76]	; (401e3c <prvCheckForValidListAndQueue+0x68>)
  401df0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  401df2:	4b13      	ldr	r3, [pc, #76]	; (401e40 <prvCheckForValidListAndQueue+0x6c>)
  401df4:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  401df6:	2200      	movs	r2, #0
  401df8:	2110      	movs	r1, #16
  401dfa:	2005      	movs	r0, #5
  401dfc:	4b11      	ldr	r3, [pc, #68]	; (401e44 <prvCheckForValidListAndQueue+0x70>)
  401dfe:	4798      	blx	r3
  401e00:	4b0a      	ldr	r3, [pc, #40]	; (401e2c <prvCheckForValidListAndQueue+0x58>)
  401e02:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  401e04:	b950      	cbnz	r0, 401e1c <prvCheckForValidListAndQueue+0x48>
  401e06:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e0a:	b672      	cpsid	i
  401e0c:	f383 8811 	msr	BASEPRI, r3
  401e10:	f3bf 8f6f 	isb	sy
  401e14:	f3bf 8f4f 	dsb	sy
  401e18:	b662      	cpsie	i
  401e1a:	e7fe      	b.n	401e1a <prvCheckForValidListAndQueue+0x46>

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  401e1c:	490a      	ldr	r1, [pc, #40]	; (401e48 <prvCheckForValidListAndQueue+0x74>)
  401e1e:	4b0b      	ldr	r3, [pc, #44]	; (401e4c <prvCheckForValidListAndQueue+0x78>)
  401e20:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  401e22:	4b0b      	ldr	r3, [pc, #44]	; (401e50 <prvCheckForValidListAndQueue+0x7c>)
  401e24:	4798      	blx	r3
  401e26:	bd70      	pop	{r4, r5, r6, pc}
  401e28:	004005d1 	.word	0x004005d1
  401e2c:	2040c33c 	.word	0x2040c33c
  401e30:	2040c310 	.word	0x2040c310
  401e34:	004008a9 	.word	0x004008a9
  401e38:	2040c324 	.word	0x2040c324
  401e3c:	2040c30c 	.word	0x2040c30c
  401e40:	2040c340 	.word	0x2040c340
  401e44:	00400b9d 	.word	0x00400b9d
  401e48:	00407d34 	.word	0x00407d34
  401e4c:	00401199 	.word	0x00401199
  401e50:	0040061d 	.word	0x0040061d

00401e54 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
  401e54:	b510      	push	{r4, lr}
  401e56:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  401e58:	4b0f      	ldr	r3, [pc, #60]	; (401e98 <xTimerCreateTimerTask+0x44>)
  401e5a:	4798      	blx	r3

	if( xTimerQueue != NULL )
  401e5c:	4b0f      	ldr	r3, [pc, #60]	; (401e9c <xTimerCreateTimerTask+0x48>)
  401e5e:	681b      	ldr	r3, [r3, #0]
  401e60:	b163      	cbz	r3, 401e7c <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  401e62:	2300      	movs	r3, #0
  401e64:	9303      	str	r3, [sp, #12]
  401e66:	9302      	str	r3, [sp, #8]
  401e68:	9301      	str	r3, [sp, #4]
  401e6a:	2209      	movs	r2, #9
  401e6c:	9200      	str	r2, [sp, #0]
  401e6e:	f44f 7282 	mov.w	r2, #260	; 0x104
  401e72:	490b      	ldr	r1, [pc, #44]	; (401ea0 <xTimerCreateTimerTask+0x4c>)
  401e74:	480b      	ldr	r0, [pc, #44]	; (401ea4 <xTimerCreateTimerTask+0x50>)
  401e76:	4c0c      	ldr	r4, [pc, #48]	; (401ea8 <xTimerCreateTimerTask+0x54>)
  401e78:	47a0      	blx	r4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  401e7a:	b950      	cbnz	r0, 401e92 <xTimerCreateTimerTask+0x3e>
  401e7c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e80:	b672      	cpsid	i
  401e82:	f383 8811 	msr	BASEPRI, r3
  401e86:	f3bf 8f6f 	isb	sy
  401e8a:	f3bf 8f4f 	dsb	sy
  401e8e:	b662      	cpsie	i
  401e90:	e7fe      	b.n	401e90 <xTimerCreateTimerTask+0x3c>
	return xReturn;
}
  401e92:	b004      	add	sp, #16
  401e94:	bd10      	pop	{r4, pc}
  401e96:	bf00      	nop
  401e98:	00401dd5 	.word	0x00401dd5
  401e9c:	2040c33c 	.word	0x2040c33c
  401ea0:	00407d3c 	.word	0x00407d3c
  401ea4:	00401fd9 	.word	0x00401fd9
  401ea8:	004012a1 	.word	0x004012a1

00401eac <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
  401eac:	b950      	cbnz	r0, 401ec4 <xTimerGenericCommand+0x18>
  401eae:	f04f 0380 	mov.w	r3, #128	; 0x80
  401eb2:	b672      	cpsid	i
  401eb4:	f383 8811 	msr	BASEPRI, r3
  401eb8:	f3bf 8f6f 	isb	sy
  401ebc:	f3bf 8f4f 	dsb	sy
  401ec0:	b662      	cpsie	i
  401ec2:	e7fe      	b.n	401ec2 <xTimerGenericCommand+0x16>
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
  401ec4:	b530      	push	{r4, r5, lr}
  401ec6:	b085      	sub	sp, #20
  401ec8:	4615      	mov	r5, r2
  401eca:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  401ecc:	4a0f      	ldr	r2, [pc, #60]	; (401f0c <xTimerGenericCommand+0x60>)
  401ece:	6810      	ldr	r0, [r2, #0]
  401ed0:	b1c0      	cbz	r0, 401f04 <xTimerGenericCommand+0x58>
  401ed2:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  401ed4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  401ed6:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  401ed8:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  401eda:	2905      	cmp	r1, #5
  401edc:	dc0d      	bgt.n	401efa <xTimerGenericCommand+0x4e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  401ede:	4b0c      	ldr	r3, [pc, #48]	; (401f10 <xTimerGenericCommand+0x64>)
  401ee0:	4798      	blx	r3
  401ee2:	2802      	cmp	r0, #2
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  401ee4:	f04f 0300 	mov.w	r3, #0
  401ee8:	bf0c      	ite	eq
  401eea:	9a08      	ldreq	r2, [sp, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  401eec:	461a      	movne	r2, r3
  401eee:	4669      	mov	r1, sp
  401ef0:	4806      	ldr	r0, [pc, #24]	; (401f0c <xTimerGenericCommand+0x60>)
  401ef2:	6800      	ldr	r0, [r0, #0]
  401ef4:	4c07      	ldr	r4, [pc, #28]	; (401f14 <xTimerGenericCommand+0x68>)
  401ef6:	47a0      	blx	r4
  401ef8:	e005      	b.n	401f06 <xTimerGenericCommand+0x5a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  401efa:	2300      	movs	r3, #0
  401efc:	4669      	mov	r1, sp
  401efe:	4c06      	ldr	r4, [pc, #24]	; (401f18 <xTimerGenericCommand+0x6c>)
  401f00:	47a0      	blx	r4
  401f02:	e000      	b.n	401f06 <xTimerGenericCommand+0x5a>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
  401f04:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
  401f06:	b005      	add	sp, #20
  401f08:	bd30      	pop	{r4, r5, pc}
  401f0a:	bf00      	nop
  401f0c:	2040c33c 	.word	0x2040c33c
  401f10:	00401be5 	.word	0x00401be5
  401f14:	00400c21 	.word	0x00400c21
  401f18:	00400dfd 	.word	0x00400dfd

00401f1c <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
  401f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401f20:	b082      	sub	sp, #8
  401f22:	4680      	mov	r8, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
  401f24:	4b25      	ldr	r3, [pc, #148]	; (401fbc <prvSampleTimeNow+0xa0>)
  401f26:	4798      	blx	r3
  401f28:	4607      	mov	r7, r0

	if( xTimeNow < xLastTime )
  401f2a:	4b25      	ldr	r3, [pc, #148]	; (401fc0 <prvSampleTimeNow+0xa4>)
  401f2c:	681b      	ldr	r3, [r3, #0]
  401f2e:	4298      	cmp	r0, r3
  401f30:	d23b      	bcs.n	401faa <prvSampleTimeNow+0x8e>
  401f32:	e02b      	b.n	401f8c <prvSampleTimeNow+0x70>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  401f34:	68db      	ldr	r3, [r3, #12]
  401f36:	f8d3 a000 	ldr.w	sl, [r3]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  401f3a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401f3c:	f104 0904 	add.w	r9, r4, #4
  401f40:	4648      	mov	r0, r9
  401f42:	47b0      	blx	r6
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  401f44:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401f46:	4620      	mov	r0, r4
  401f48:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  401f4a:	69e3      	ldr	r3, [r4, #28]
  401f4c:	2b01      	cmp	r3, #1
  401f4e:	d11f      	bne.n	401f90 <prvSampleTimeNow+0x74>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  401f50:	69a3      	ldr	r3, [r4, #24]
  401f52:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  401f54:	459a      	cmp	sl, r3
  401f56:	d206      	bcs.n	401f66 <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  401f58:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401f5a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401f5c:	4649      	mov	r1, r9
  401f5e:	6828      	ldr	r0, [r5, #0]
  401f60:	4b18      	ldr	r3, [pc, #96]	; (401fc4 <prvSampleTimeNow+0xa8>)
  401f62:	4798      	blx	r3
  401f64:	e014      	b.n	401f90 <prvSampleTimeNow+0x74>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  401f66:	2100      	movs	r1, #0
  401f68:	9100      	str	r1, [sp, #0]
  401f6a:	460b      	mov	r3, r1
  401f6c:	4652      	mov	r2, sl
  401f6e:	4620      	mov	r0, r4
  401f70:	4c15      	ldr	r4, [pc, #84]	; (401fc8 <prvSampleTimeNow+0xac>)
  401f72:	47a0      	blx	r4
				configASSERT( xResult );
  401f74:	b960      	cbnz	r0, 401f90 <prvSampleTimeNow+0x74>
  401f76:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f7a:	b672      	cpsid	i
  401f7c:	f383 8811 	msr	BASEPRI, r3
  401f80:	f3bf 8f6f 	isb	sy
  401f84:	f3bf 8f4f 	dsb	sy
  401f88:	b662      	cpsie	i
  401f8a:	e7fe      	b.n	401f8a <prvSampleTimeNow+0x6e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  401f8c:	4d0f      	ldr	r5, [pc, #60]	; (401fcc <prvSampleTimeNow+0xb0>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401f8e:	4e10      	ldr	r6, [pc, #64]	; (401fd0 <prvSampleTimeNow+0xb4>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  401f90:	682b      	ldr	r3, [r5, #0]
  401f92:	681a      	ldr	r2, [r3, #0]
  401f94:	2a00      	cmp	r2, #0
  401f96:	d1cd      	bne.n	401f34 <prvSampleTimeNow+0x18>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  401f98:	4a0e      	ldr	r2, [pc, #56]	; (401fd4 <prvSampleTimeNow+0xb8>)
  401f9a:	6810      	ldr	r0, [r2, #0]
  401f9c:	490b      	ldr	r1, [pc, #44]	; (401fcc <prvSampleTimeNow+0xb0>)
  401f9e:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  401fa0:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
  401fa2:	2301      	movs	r3, #1
  401fa4:	f8c8 3000 	str.w	r3, [r8]
  401fa8:	e002      	b.n	401fb0 <prvSampleTimeNow+0x94>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  401faa:	2300      	movs	r3, #0
  401fac:	f8c8 3000 	str.w	r3, [r8]
	}

	xLastTime = xTimeNow;
  401fb0:	4b03      	ldr	r3, [pc, #12]	; (401fc0 <prvSampleTimeNow+0xa4>)
  401fb2:	601f      	str	r7, [r3, #0]

	return xTimeNow;
}
  401fb4:	4638      	mov	r0, r7
  401fb6:	b002      	add	sp, #8
  401fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fbc:	00401569 	.word	0x00401569
  401fc0:	2040c338 	.word	0x2040c338
  401fc4:	004008e1 	.word	0x004008e1
  401fc8:	00401ead 	.word	0x00401ead
  401fcc:	2040c30c 	.word	0x2040c30c
  401fd0:	00400915 	.word	0x00400915
  401fd4:	2040c340 	.word	0x2040c340

00401fd8 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  401fd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401fdc:	b089      	sub	sp, #36	; 0x24
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  401fde:	4c68      	ldr	r4, [pc, #416]	; (402180 <prvTimerTask+0x1a8>)
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
  401fe0:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 4021b0 <prvTimerTask+0x1d8>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  401fe4:	4d67      	ldr	r5, [pc, #412]	; (402184 <prvTimerTask+0x1ac>)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  401fe6:	4b68      	ldr	r3, [pc, #416]	; (402188 <prvTimerTask+0x1b0>)
  401fe8:	681b      	ldr	r3, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  401fea:	681a      	ldr	r2, [r3, #0]
  401fec:	2a00      	cmp	r2, #0
  401fee:	f000 80b5 	beq.w	40215c <prvTimerTask+0x184>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  401ff2:	68db      	ldr	r3, [r3, #12]
  401ff4:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  401ff6:	4b65      	ldr	r3, [pc, #404]	; (40218c <prvTimerTask+0x1b4>)
  401ff8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401ffa:	a804      	add	r0, sp, #16
  401ffc:	4b64      	ldr	r3, [pc, #400]	; (402190 <prvTimerTask+0x1b8>)
  401ffe:	4798      	blx	r3
  402000:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402002:	9b04      	ldr	r3, [sp, #16]
  402004:	2b00      	cmp	r3, #0
  402006:	d144      	bne.n	402092 <prvTimerTask+0xba>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402008:	42b0      	cmp	r0, r6
  40200a:	d330      	bcc.n	40206e <prvTimerTask+0x96>
			{
				( void ) xTaskResumeAll();
  40200c:	4b61      	ldr	r3, [pc, #388]	; (402194 <prvTimerTask+0x1bc>)
  40200e:	4798      	blx	r3
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402010:	4b5d      	ldr	r3, [pc, #372]	; (402188 <prvTimerTask+0x1b0>)
  402012:	681b      	ldr	r3, [r3, #0]
  402014:	68db      	ldr	r3, [r3, #12]
  402016:	f8d3 900c 	ldr.w	r9, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40201a:	f109 0004 	add.w	r0, r9, #4
  40201e:	4b5e      	ldr	r3, [pc, #376]	; (402198 <prvTimerTask+0x1c0>)
  402020:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402022:	f8d9 301c 	ldr.w	r3, [r9, #28]
  402026:	2b01      	cmp	r3, #1
  402028:	d11c      	bne.n	402064 <prvTimerTask+0x8c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40202a:	f8d9 1018 	ldr.w	r1, [r9, #24]
  40202e:	4633      	mov	r3, r6
  402030:	463a      	mov	r2, r7
  402032:	4431      	add	r1, r6
  402034:	4648      	mov	r0, r9
  402036:	4f59      	ldr	r7, [pc, #356]	; (40219c <prvTimerTask+0x1c4>)
  402038:	47b8      	blx	r7
  40203a:	2801      	cmp	r0, #1
  40203c:	d112      	bne.n	402064 <prvTimerTask+0x8c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  40203e:	2100      	movs	r1, #0
  402040:	9100      	str	r1, [sp, #0]
  402042:	460b      	mov	r3, r1
  402044:	4632      	mov	r2, r6
  402046:	4648      	mov	r0, r9
  402048:	4e55      	ldr	r6, [pc, #340]	; (4021a0 <prvTimerTask+0x1c8>)
  40204a:	47b0      	blx	r6
			configASSERT( xResult );
  40204c:	b950      	cbnz	r0, 402064 <prvTimerTask+0x8c>
  40204e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402052:	b672      	cpsid	i
  402054:	f383 8811 	msr	BASEPRI, r3
  402058:	f3bf 8f6f 	isb	sy
  40205c:	f3bf 8f4f 	dsb	sy
  402060:	b662      	cpsie	i
  402062:	e7fe      	b.n	402062 <prvTimerTask+0x8a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402064:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
  402068:	4648      	mov	r0, r9
  40206a:	4798      	blx	r3
  40206c:	e06d      	b.n	40214a <prvTimerTask+0x172>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40206e:	2200      	movs	r2, #0
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402070:	1bf1      	subs	r1, r6, r7
  402072:	6820      	ldr	r0, [r4, #0]
  402074:	4b4b      	ldr	r3, [pc, #300]	; (4021a4 <prvTimerTask+0x1cc>)
  402076:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  402078:	4b46      	ldr	r3, [pc, #280]	; (402194 <prvTimerTask+0x1bc>)
  40207a:	4798      	blx	r3
  40207c:	2800      	cmp	r0, #0
  40207e:	d164      	bne.n	40214a <prvTimerTask+0x172>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
  402080:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402084:	f8c8 3000 	str.w	r3, [r8]
  402088:	f3bf 8f4f 	dsb	sy
  40208c:	f3bf 8f6f 	isb	sy
  402090:	e05b      	b.n	40214a <prvTimerTask+0x172>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
  402092:	4b40      	ldr	r3, [pc, #256]	; (402194 <prvTimerTask+0x1bc>)
  402094:	4798      	blx	r3
  402096:	e058      	b.n	40214a <prvTimerTask+0x172>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402098:	9b04      	ldr	r3, [sp, #16]
  40209a:	2b00      	cmp	r3, #0
  40209c:	da06      	bge.n	4020ac <prvTimerTask+0xd4>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  40209e:	9907      	ldr	r1, [sp, #28]
  4020a0:	9806      	ldr	r0, [sp, #24]
  4020a2:	9b05      	ldr	r3, [sp, #20]
  4020a4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  4020a6:	9b04      	ldr	r3, [sp, #16]
  4020a8:	2b00      	cmp	r3, #0
  4020aa:	db4f      	blt.n	40214c <prvTimerTask+0x174>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4020ac:	9e06      	ldr	r6, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4020ae:	6973      	ldr	r3, [r6, #20]
  4020b0:	b10b      	cbz	r3, 4020b6 <prvTimerTask+0xde>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4020b2:	1d30      	adds	r0, r6, #4
  4020b4:	47b8      	blx	r7
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4020b6:	a803      	add	r0, sp, #12
  4020b8:	4b35      	ldr	r3, [pc, #212]	; (402190 <prvTimerTask+0x1b8>)
  4020ba:	4798      	blx	r3

			switch( xMessage.xMessageID )
  4020bc:	9b04      	ldr	r3, [sp, #16]
  4020be:	2b09      	cmp	r3, #9
  4020c0:	d844      	bhi.n	40214c <prvTimerTask+0x174>
  4020c2:	e8df f003 	tbb	[pc, r3]
  4020c6:	0505      	.short	0x0505
  4020c8:	3f2a4305 	.word	0x3f2a4305
  4020cc:	2a430505 	.word	0x2a430505
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  4020d0:	9f05      	ldr	r7, [sp, #20]
  4020d2:	69b1      	ldr	r1, [r6, #24]
  4020d4:	463b      	mov	r3, r7
  4020d6:	4602      	mov	r2, r0
  4020d8:	4439      	add	r1, r7
  4020da:	4630      	mov	r0, r6
  4020dc:	4f2f      	ldr	r7, [pc, #188]	; (40219c <prvTimerTask+0x1c4>)
  4020de:	47b8      	blx	r7
  4020e0:	2801      	cmp	r0, #1
  4020e2:	d132      	bne.n	40214a <prvTimerTask+0x172>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4020e4:	6a73      	ldr	r3, [r6, #36]	; 0x24
  4020e6:	4630      	mov	r0, r6
  4020e8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4020ea:	69f3      	ldr	r3, [r6, #28]
  4020ec:	2b01      	cmp	r3, #1
  4020ee:	d12c      	bne.n	40214a <prvTimerTask+0x172>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4020f0:	69b2      	ldr	r2, [r6, #24]
  4020f2:	2100      	movs	r1, #0
  4020f4:	9100      	str	r1, [sp, #0]
  4020f6:	460b      	mov	r3, r1
  4020f8:	9805      	ldr	r0, [sp, #20]
  4020fa:	4402      	add	r2, r0
  4020fc:	4630      	mov	r0, r6
  4020fe:	4e28      	ldr	r6, [pc, #160]	; (4021a0 <prvTimerTask+0x1c8>)
  402100:	47b0      	blx	r6
							configASSERT( xResult );
  402102:	bb10      	cbnz	r0, 40214a <prvTimerTask+0x172>
  402104:	f04f 0380 	mov.w	r3, #128	; 0x80
  402108:	b672      	cpsid	i
  40210a:	f383 8811 	msr	BASEPRI, r3
  40210e:	f3bf 8f6f 	isb	sy
  402112:	f3bf 8f4f 	dsb	sy
  402116:	b662      	cpsie	i
  402118:	e7fe      	b.n	402118 <prvTimerTask+0x140>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  40211a:	9905      	ldr	r1, [sp, #20]
  40211c:	61b1      	str	r1, [r6, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40211e:	b951      	cbnz	r1, 402136 <prvTimerTask+0x15e>
  402120:	f04f 0380 	mov.w	r3, #128	; 0x80
  402124:	b672      	cpsid	i
  402126:	f383 8811 	msr	BASEPRI, r3
  40212a:	f3bf 8f6f 	isb	sy
  40212e:	f3bf 8f4f 	dsb	sy
  402132:	b662      	cpsie	i
  402134:	e7fe      	b.n	402134 <prvTimerTask+0x15c>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402136:	4603      	mov	r3, r0
  402138:	4602      	mov	r2, r0
  40213a:	4401      	add	r1, r0
  40213c:	4630      	mov	r0, r6
  40213e:	4e17      	ldr	r6, [pc, #92]	; (40219c <prvTimerTask+0x1c4>)
  402140:	47b0      	blx	r6
  402142:	e002      	b.n	40214a <prvTimerTask+0x172>
					break;

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
  402144:	4630      	mov	r0, r6
  402146:	4b18      	ldr	r3, [pc, #96]	; (4021a8 <prvTimerTask+0x1d0>)
  402148:	4798      	blx	r3
			pxTimer = xMessage.u.xTimerParameters.pxTimer;

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40214a:	4f13      	ldr	r7, [pc, #76]	; (402198 <prvTimerTask+0x1c0>)
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40214c:	2300      	movs	r3, #0
  40214e:	461a      	mov	r2, r3
  402150:	a904      	add	r1, sp, #16
  402152:	6820      	ldr	r0, [r4, #0]
  402154:	47a8      	blx	r5
  402156:	2800      	cmp	r0, #0
  402158:	d19e      	bne.n	402098 <prvTimerTask+0xc0>
  40215a:	e744      	b.n	401fe6 <prvTimerTask+0xe>
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  40215c:	4b0b      	ldr	r3, [pc, #44]	; (40218c <prvTimerTask+0x1b4>)
  40215e:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402160:	a804      	add	r0, sp, #16
  402162:	4b0b      	ldr	r3, [pc, #44]	; (402190 <prvTimerTask+0x1b8>)
  402164:	4798      	blx	r3
  402166:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402168:	9b04      	ldr	r3, [sp, #16]
  40216a:	2b00      	cmp	r3, #0
  40216c:	d191      	bne.n	402092 <prvTimerTask+0xba>
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40216e:	4b0f      	ldr	r3, [pc, #60]	; (4021ac <prvTimerTask+0x1d4>)
  402170:	681b      	ldr	r3, [r3, #0]
  402172:	681a      	ldr	r2, [r3, #0]
  402174:	fab2 f282 	clz	r2, r2
  402178:	0952      	lsrs	r2, r2, #5
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
  40217a:	2600      	movs	r6, #0
  40217c:	e778      	b.n	402070 <prvTimerTask+0x98>
  40217e:	bf00      	nop
  402180:	2040c33c 	.word	0x2040c33c
  402184:	00400fd5 	.word	0x00400fd5
  402188:	2040c30c 	.word	0x2040c30c
  40218c:	00401559 	.word	0x00401559
  402190:	00401f1d 	.word	0x00401f1d
  402194:	004016a9 	.word	0x004016a9
  402198:	00400915 	.word	0x00400915
  40219c:	00401d89 	.word	0x00401d89
  4021a0:	00401ead 	.word	0x00401ead
  4021a4:	004011cd 	.word	0x004011cd
  4021a8:	0040088d 	.word	0x0040088d
  4021ac:	2040c340 	.word	0x2040c340
  4021b0:	e000ed04 	.word	0xe000ed04

004021b4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4021b4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4021b6:	4810      	ldr	r0, [pc, #64]	; (4021f8 <sysclk_init+0x44>)
  4021b8:	4b10      	ldr	r3, [pc, #64]	; (4021fc <sysclk_init+0x48>)
  4021ba:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4021bc:	213e      	movs	r1, #62	; 0x3e
  4021be:	2000      	movs	r0, #0
  4021c0:	4b0f      	ldr	r3, [pc, #60]	; (402200 <sysclk_init+0x4c>)
  4021c2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4021c4:	4c0f      	ldr	r4, [pc, #60]	; (402204 <sysclk_init+0x50>)
  4021c6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4021c8:	2800      	cmp	r0, #0
  4021ca:	d0fc      	beq.n	4021c6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4021cc:	4b0e      	ldr	r3, [pc, #56]	; (402208 <sysclk_init+0x54>)
  4021ce:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4021d0:	4a0e      	ldr	r2, [pc, #56]	; (40220c <sysclk_init+0x58>)
  4021d2:	4b0f      	ldr	r3, [pc, #60]	; (402210 <sysclk_init+0x5c>)
  4021d4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4021d6:	4c0f      	ldr	r4, [pc, #60]	; (402214 <sysclk_init+0x60>)
  4021d8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4021da:	2800      	cmp	r0, #0
  4021dc:	d0fc      	beq.n	4021d8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4021de:	2002      	movs	r0, #2
  4021e0:	4b0d      	ldr	r3, [pc, #52]	; (402218 <sysclk_init+0x64>)
  4021e2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4021e4:	2000      	movs	r0, #0
  4021e6:	4b0d      	ldr	r3, [pc, #52]	; (40221c <sysclk_init+0x68>)
  4021e8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4021ea:	4b0d      	ldr	r3, [pc, #52]	; (402220 <sysclk_init+0x6c>)
  4021ec:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4021ee:	4802      	ldr	r0, [pc, #8]	; (4021f8 <sysclk_init+0x44>)
  4021f0:	4b02      	ldr	r3, [pc, #8]	; (4021fc <sysclk_init+0x48>)
  4021f2:	4798      	blx	r3
  4021f4:	bd10      	pop	{r4, pc}
  4021f6:	bf00      	nop
  4021f8:	11e1a300 	.word	0x11e1a300
  4021fc:	00402a61 	.word	0x00402a61
  402200:	004024cd 	.word	0x004024cd
  402204:	00402521 	.word	0x00402521
  402208:	00402531 	.word	0x00402531
  40220c:	20183f01 	.word	0x20183f01
  402210:	400e0600 	.word	0x400e0600
  402214:	00402541 	.word	0x00402541
  402218:	00402429 	.word	0x00402429
  40221c:	00402465 	.word	0x00402465
  402220:	00402951 	.word	0x00402951

00402224 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  402224:	b570      	push	{r4, r5, r6, lr}
  402226:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  402228:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40222a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  40222c:	4013      	ands	r3, r2
  40222e:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  402230:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  402232:	4e1a      	ldr	r6, [pc, #104]	; (40229c <afec_process_callback+0x78>)
  402234:	4d1a      	ldr	r5, [pc, #104]	; (4022a0 <afec_process_callback+0x7c>)
  402236:	42a8      	cmp	r0, r5
  402238:	bf14      	ite	ne
  40223a:	2000      	movne	r0, #0
  40223c:	2001      	moveq	r0, #1
  40223e:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  402240:	2c0b      	cmp	r4, #11
  402242:	d80a      	bhi.n	40225a <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  402244:	9a01      	ldr	r2, [sp, #4]
  402246:	2301      	movs	r3, #1
  402248:	40a3      	lsls	r3, r4
  40224a:	4213      	tst	r3, r2
  40224c:	d020      	beq.n	402290 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  40224e:	192b      	adds	r3, r5, r4
  402250:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  402254:	b1e3      	cbz	r3, 402290 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  402256:	4798      	blx	r3
  402258:	e01a      	b.n	402290 <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40225a:	2c0e      	cmp	r4, #14
  40225c:	d80c      	bhi.n	402278 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40225e:	9a01      	ldr	r2, [sp, #4]
  402260:	f104 010c 	add.w	r1, r4, #12
  402264:	2301      	movs	r3, #1
  402266:	408b      	lsls	r3, r1
  402268:	4213      	tst	r3, r2
  40226a:	d011      	beq.n	402290 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  40226c:	192b      	adds	r3, r5, r4
  40226e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  402272:	b16b      	cbz	r3, 402290 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  402274:	4798      	blx	r3
  402276:	e00b      	b.n	402290 <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  402278:	9a01      	ldr	r2, [sp, #4]
  40227a:	f104 010f 	add.w	r1, r4, #15
  40227e:	2301      	movs	r3, #1
  402280:	408b      	lsls	r3, r1
  402282:	4213      	tst	r3, r2
  402284:	d004      	beq.n	402290 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  402286:	192b      	adds	r3, r5, r4
  402288:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40228c:	b103      	cbz	r3, 402290 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  40228e:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  402290:	3401      	adds	r4, #1
  402292:	2c10      	cmp	r4, #16
  402294:	d1d4      	bne.n	402240 <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  402296:	b002      	add	sp, #8
  402298:	bd70      	pop	{r4, r5, r6, pc}
  40229a:	bf00      	nop
  40229c:	2040c3c0 	.word	0x2040c3c0
  4022a0:	40064000 	.word	0x40064000

004022a4 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  4022a4:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  4022a6:	4802      	ldr	r0, [pc, #8]	; (4022b0 <AFEC0_Handler+0xc>)
  4022a8:	4b02      	ldr	r3, [pc, #8]	; (4022b4 <AFEC0_Handler+0x10>)
  4022aa:	4798      	blx	r3
  4022ac:	bd08      	pop	{r3, pc}
  4022ae:	bf00      	nop
  4022b0:	4003c000 	.word	0x4003c000
  4022b4:	00402225 	.word	0x00402225

004022b8 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  4022b8:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  4022ba:	4802      	ldr	r0, [pc, #8]	; (4022c4 <AFEC1_Handler+0xc>)
  4022bc:	4b02      	ldr	r3, [pc, #8]	; (4022c8 <AFEC1_Handler+0x10>)
  4022be:	4798      	blx	r3
  4022c0:	bd08      	pop	{r3, pc}
  4022c2:	bf00      	nop
  4022c4:	40064000 	.word	0x40064000
  4022c8:	00402225 	.word	0x00402225

004022cc <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4022cc:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4022d0:	0052      	lsls	r2, r2, #1
  4022d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4022d6:	fbb3 f2f2 	udiv	r2, r3, r2
  4022da:	3a01      	subs	r2, #1
  4022dc:	f3c2 020d 	ubfx	r2, r2, #0, #14
  4022e0:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  4022e4:	4770      	bx	lr
  4022e6:	bf00      	nop

004022e8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4022e8:	6301      	str	r1, [r0, #48]	; 0x30
  4022ea:	4770      	bx	lr

004022ec <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4022ec:	6341      	str	r1, [r0, #52]	; 0x34
  4022ee:	4770      	bx	lr

004022f0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4022f0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4022f2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4022f6:	d02f      	beq.n	402358 <pio_set_peripheral+0x68>
  4022f8:	d807      	bhi.n	40230a <pio_set_peripheral+0x1a>
  4022fa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4022fe:	d014      	beq.n	40232a <pio_set_peripheral+0x3a>
  402300:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  402304:	d01e      	beq.n	402344 <pio_set_peripheral+0x54>
  402306:	b939      	cbnz	r1, 402318 <pio_set_peripheral+0x28>
  402308:	4770      	bx	lr
  40230a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40230e:	d037      	beq.n	402380 <pio_set_peripheral+0x90>
  402310:	d804      	bhi.n	40231c <pio_set_peripheral+0x2c>
  402312:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  402316:	d029      	beq.n	40236c <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402318:	6042      	str	r2, [r0, #4]
  40231a:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40231c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  402320:	d02e      	beq.n	402380 <pio_set_peripheral+0x90>
  402322:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  402326:	d02b      	beq.n	402380 <pio_set_peripheral+0x90>
  402328:	e7f6      	b.n	402318 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40232a:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40232c:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40232e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402330:	43d3      	mvns	r3, r2
  402332:	4021      	ands	r1, r4
  402334:	4019      	ands	r1, r3
  402336:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402338:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40233a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40233c:	4021      	ands	r1, r4
  40233e:	400b      	ands	r3, r1
  402340:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402342:	e01a      	b.n	40237a <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402344:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402346:	4313      	orrs	r3, r2
  402348:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40234a:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40234c:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40234e:	400b      	ands	r3, r1
  402350:	ea23 0302 	bic.w	r3, r3, r2
  402354:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402356:	e7df      	b.n	402318 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402358:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40235a:	6f03      	ldr	r3, [r0, #112]	; 0x70
  40235c:	400b      	ands	r3, r1
  40235e:	ea23 0302 	bic.w	r3, r3, r2
  402362:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402364:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402366:	4313      	orrs	r3, r2
  402368:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40236a:	e7d5      	b.n	402318 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40236c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40236e:	4313      	orrs	r3, r2
  402370:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402372:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402374:	4313      	orrs	r3, r2
  402376:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402378:	e7ce      	b.n	402318 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40237a:	6042      	str	r2, [r0, #4]
}
  40237c:	f85d 4b04 	ldr.w	r4, [sp], #4
  402380:	4770      	bx	lr
  402382:	bf00      	nop

00402384 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402384:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402386:	f012 0f01 	tst.w	r2, #1
  40238a:	d001      	beq.n	402390 <pio_set_input+0xc>
		p_pio->PIO_PUER = ul_mask;
  40238c:	6641      	str	r1, [r0, #100]	; 0x64
  40238e:	e000      	b.n	402392 <pio_set_input+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  402390:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402392:	f012 0f0a 	tst.w	r2, #10
  402396:	d001      	beq.n	40239c <pio_set_input+0x18>
		p_pio->PIO_IFER = ul_mask;
  402398:	6201      	str	r1, [r0, #32]
  40239a:	e000      	b.n	40239e <pio_set_input+0x1a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40239c:	6241      	str	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40239e:	f012 0f02 	tst.w	r2, #2
  4023a2:	d002      	beq.n	4023aa <pio_set_input+0x26>
		p_pio->PIO_IFSCDR = ul_mask;
  4023a4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4023a8:	e004      	b.n	4023b4 <pio_set_input+0x30>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4023aa:	f012 0f08 	tst.w	r2, #8
  4023ae:	d001      	beq.n	4023b4 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4023b0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4023b4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4023b6:	6001      	str	r1, [r0, #0]
  4023b8:	4770      	bx	lr
  4023ba:	bf00      	nop

004023bc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4023bc:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4023be:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4023c0:	9c01      	ldr	r4, [sp, #4]
  4023c2:	b10c      	cbz	r4, 4023c8 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4023c4:	6641      	str	r1, [r0, #100]	; 0x64
  4023c6:	e000      	b.n	4023ca <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4023c8:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4023ca:	b10b      	cbz	r3, 4023d0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4023cc:	6501      	str	r1, [r0, #80]	; 0x50
  4023ce:	e000      	b.n	4023d2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4023d0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4023d2:	b10a      	cbz	r2, 4023d8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4023d4:	6301      	str	r1, [r0, #48]	; 0x30
  4023d6:	e000      	b.n	4023da <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4023d8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4023da:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4023dc:	6001      	str	r1, [r0, #0]
}
  4023de:	f85d 4b04 	ldr.w	r4, [sp], #4
  4023e2:	4770      	bx	lr

004023e4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4023e4:	f012 0f10 	tst.w	r2, #16
  4023e8:	d012      	beq.n	402410 <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4023ea:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4023ee:	f012 0f20 	tst.w	r2, #32
  4023f2:	d002      	beq.n	4023fa <pio_configure_interrupt+0x16>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4023f4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
  4023f8:	e001      	b.n	4023fe <pio_configure_interrupt+0x1a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4023fa:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4023fe:	f012 0f40 	tst.w	r2, #64	; 0x40
  402402:	d002      	beq.n	40240a <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  402404:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  402408:	4770      	bx	lr
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40240a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40240e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  402410:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  402414:	4770      	bx	lr
  402416:	bf00      	nop

00402418 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  402418:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40241a:	6401      	str	r1, [r0, #64]	; 0x40
  40241c:	4770      	bx	lr
  40241e:	bf00      	nop

00402420 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  402420:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  402422:	4770      	bx	lr

00402424 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  402424:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  402426:	4770      	bx	lr

00402428 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  402428:	2803      	cmp	r0, #3
  40242a:	d007      	beq.n	40243c <pmc_mck_set_division+0x14>
  40242c:	2804      	cmp	r0, #4
  40242e:	d008      	beq.n	402442 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402430:	2802      	cmp	r0, #2
  402432:	bf0c      	ite	eq
  402434:	f44f 7280 	moveq.w	r2, #256	; 0x100
  402438:	2200      	movne	r2, #0
  40243a:	e004      	b.n	402446 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40243c:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  402440:	e001      	b.n	402446 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  402442:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402446:	4906      	ldr	r1, [pc, #24]	; (402460 <pmc_mck_set_division+0x38>)
  402448:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40244a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40244e:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  402450:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402452:	460a      	mov	r2, r1
  402454:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402456:	f013 0f08 	tst.w	r3, #8
  40245a:	d0fb      	beq.n	402454 <pmc_mck_set_division+0x2c>
}
  40245c:	4770      	bx	lr
  40245e:	bf00      	nop
  402460:	400e0600 	.word	0x400e0600

00402464 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402464:	4a18      	ldr	r2, [pc, #96]	; (4024c8 <pmc_switch_mck_to_pllack+0x64>)
  402466:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402468:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40246c:	4318      	orrs	r0, r3
  40246e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402470:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402472:	f013 0f08 	tst.w	r3, #8
  402476:	d003      	beq.n	402480 <pmc_switch_mck_to_pllack+0x1c>
  402478:	e009      	b.n	40248e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40247a:	3b01      	subs	r3, #1
  40247c:	d103      	bne.n	402486 <pmc_switch_mck_to_pllack+0x22>
  40247e:	e01e      	b.n	4024be <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402480:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402484:	4910      	ldr	r1, [pc, #64]	; (4024c8 <pmc_switch_mck_to_pllack+0x64>)
  402486:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402488:	f012 0f08 	tst.w	r2, #8
  40248c:	d0f5      	beq.n	40247a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40248e:	4a0e      	ldr	r2, [pc, #56]	; (4024c8 <pmc_switch_mck_to_pllack+0x64>)
  402490:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402492:	f023 0303 	bic.w	r3, r3, #3
  402496:	f043 0302 	orr.w	r3, r3, #2
  40249a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40249c:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40249e:	f010 0008 	ands.w	r0, r0, #8
  4024a2:	d004      	beq.n	4024ae <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4024a4:	2000      	movs	r0, #0
  4024a6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4024a8:	3b01      	subs	r3, #1
  4024aa:	d103      	bne.n	4024b4 <pmc_switch_mck_to_pllack+0x50>
  4024ac:	e009      	b.n	4024c2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4024ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4024b2:	4905      	ldr	r1, [pc, #20]	; (4024c8 <pmc_switch_mck_to_pllack+0x64>)
  4024b4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4024b6:	f012 0f08 	tst.w	r2, #8
  4024ba:	d0f5      	beq.n	4024a8 <pmc_switch_mck_to_pllack+0x44>
  4024bc:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4024be:	2001      	movs	r0, #1
  4024c0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4024c2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4024c4:	4770      	bx	lr
  4024c6:	bf00      	nop
  4024c8:	400e0600 	.word	0x400e0600

004024cc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4024cc:	b138      	cbz	r0, 4024de <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4024ce:	490e      	ldr	r1, [pc, #56]	; (402508 <pmc_switch_mainck_to_xtal+0x3c>)
  4024d0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4024d2:	4a0e      	ldr	r2, [pc, #56]	; (40250c <pmc_switch_mainck_to_xtal+0x40>)
  4024d4:	401a      	ands	r2, r3
  4024d6:	4b0e      	ldr	r3, [pc, #56]	; (402510 <pmc_switch_mainck_to_xtal+0x44>)
  4024d8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4024da:	620b      	str	r3, [r1, #32]
  4024dc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4024de:	480a      	ldr	r0, [pc, #40]	; (402508 <pmc_switch_mainck_to_xtal+0x3c>)
  4024e0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4024e2:	0209      	lsls	r1, r1, #8
  4024e4:	b289      	uxth	r1, r1
  4024e6:	4a0b      	ldr	r2, [pc, #44]	; (402514 <pmc_switch_mainck_to_xtal+0x48>)
  4024e8:	401a      	ands	r2, r3
  4024ea:	4b0b      	ldr	r3, [pc, #44]	; (402518 <pmc_switch_mainck_to_xtal+0x4c>)
  4024ec:	4313      	orrs	r3, r2
  4024ee:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4024f0:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4024f2:	4602      	mov	r2, r0
  4024f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4024f6:	f013 0f01 	tst.w	r3, #1
  4024fa:	d0fb      	beq.n	4024f4 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4024fc:	4a02      	ldr	r2, [pc, #8]	; (402508 <pmc_switch_mainck_to_xtal+0x3c>)
  4024fe:	6a11      	ldr	r1, [r2, #32]
  402500:	4b06      	ldr	r3, [pc, #24]	; (40251c <pmc_switch_mainck_to_xtal+0x50>)
  402502:	430b      	orrs	r3, r1
  402504:	6213      	str	r3, [r2, #32]
  402506:	4770      	bx	lr
  402508:	400e0600 	.word	0x400e0600
  40250c:	fec8fffc 	.word	0xfec8fffc
  402510:	01370002 	.word	0x01370002
  402514:	ffc8fffc 	.word	0xffc8fffc
  402518:	00370001 	.word	0x00370001
  40251c:	01370000 	.word	0x01370000

00402520 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402520:	4b02      	ldr	r3, [pc, #8]	; (40252c <pmc_osc_is_ready_mainck+0xc>)
  402522:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402524:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402528:	4770      	bx	lr
  40252a:	bf00      	nop
  40252c:	400e0600 	.word	0x400e0600

00402530 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402530:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402534:	4b01      	ldr	r3, [pc, #4]	; (40253c <pmc_disable_pllack+0xc>)
  402536:	629a      	str	r2, [r3, #40]	; 0x28
  402538:	4770      	bx	lr
  40253a:	bf00      	nop
  40253c:	400e0600 	.word	0x400e0600

00402540 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402540:	4b02      	ldr	r3, [pc, #8]	; (40254c <pmc_is_locked_pllack+0xc>)
  402542:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402544:	f000 0002 	and.w	r0, r0, #2
  402548:	4770      	bx	lr
  40254a:	bf00      	nop
  40254c:	400e0600 	.word	0x400e0600

00402550 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  402550:	283f      	cmp	r0, #63	; 0x3f
  402552:	d81e      	bhi.n	402592 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  402554:	281f      	cmp	r0, #31
  402556:	d80c      	bhi.n	402572 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402558:	4b11      	ldr	r3, [pc, #68]	; (4025a0 <pmc_enable_periph_clk+0x50>)
  40255a:	699a      	ldr	r2, [r3, #24]
  40255c:	2301      	movs	r3, #1
  40255e:	4083      	lsls	r3, r0
  402560:	4393      	bics	r3, r2
  402562:	d018      	beq.n	402596 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  402564:	2301      	movs	r3, #1
  402566:	fa03 f000 	lsl.w	r0, r3, r0
  40256a:	4b0d      	ldr	r3, [pc, #52]	; (4025a0 <pmc_enable_periph_clk+0x50>)
  40256c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40256e:	2000      	movs	r0, #0
  402570:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402572:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402574:	4b0a      	ldr	r3, [pc, #40]	; (4025a0 <pmc_enable_periph_clk+0x50>)
  402576:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40257a:	2301      	movs	r3, #1
  40257c:	4083      	lsls	r3, r0
  40257e:	4393      	bics	r3, r2
  402580:	d00b      	beq.n	40259a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  402582:	2301      	movs	r3, #1
  402584:	fa03 f000 	lsl.w	r0, r3, r0
  402588:	4b05      	ldr	r3, [pc, #20]	; (4025a0 <pmc_enable_periph_clk+0x50>)
  40258a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  40258e:	2000      	movs	r0, #0
  402590:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  402592:	2001      	movs	r0, #1
  402594:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  402596:	2000      	movs	r0, #0
  402598:	4770      	bx	lr
  40259a:	2000      	movs	r0, #0
}
  40259c:	4770      	bx	lr
  40259e:	bf00      	nop
  4025a0:	400e0600 	.word	0x400e0600

004025a4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4025a4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4025a6:	23ac      	movs	r3, #172	; 0xac
  4025a8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4025aa:	680b      	ldr	r3, [r1, #0]
  4025ac:	684a      	ldr	r2, [r1, #4]
  4025ae:	fbb3 f3f2 	udiv	r3, r3, r2
  4025b2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4025b4:	1e5c      	subs	r4, r3, #1
  4025b6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4025ba:	4294      	cmp	r4, r2
  4025bc:	d806      	bhi.n	4025cc <uart_init+0x28>
		return 1;

	p_uart->UART_BRGR = cd;
  4025be:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4025c0:	688b      	ldr	r3, [r1, #8]
  4025c2:	6043      	str	r3, [r0, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4025c4:	2350      	movs	r3, #80	; 0x50
  4025c6:	6003      	str	r3, [r0, #0]

	return 0;
  4025c8:	2000      	movs	r0, #0
  4025ca:	e000      	b.n	4025ce <uart_init+0x2a>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4025cc:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4025ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4025d2:	4770      	bx	lr

004025d4 <uart_enable_tx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  4025d4:	2340      	movs	r3, #64	; 0x40
  4025d6:	6003      	str	r3, [r0, #0]
  4025d8:	4770      	bx	lr
  4025da:	bf00      	nop

004025dc <uart_enable_rx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  4025dc:	2310      	movs	r3, #16
  4025de:	6003      	str	r3, [r0, #0]
  4025e0:	4770      	bx	lr
  4025e2:	bf00      	nop

004025e4 <uart_enable>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable(Uart *p_uart)
{
	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4025e4:	2350      	movs	r3, #80	; 0x50
  4025e6:	6003      	str	r3, [r0, #0]
  4025e8:	4770      	bx	lr
  4025ea:	bf00      	nop

004025ec <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  4025ec:	6081      	str	r1, [r0, #8]
  4025ee:	4770      	bx	lr

004025f0 <uart_is_tx_ready>:
 * \retval 1 Data has been transmitted.
 * \retval 0 Transmit is not ready, data pending.
 */
uint32_t uart_is_tx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_TXRDY) > 0;
  4025f0:	6940      	ldr	r0, [r0, #20]
}
  4025f2:	f3c0 0040 	ubfx	r0, r0, #1, #1
  4025f6:	4770      	bx	lr

004025f8 <uart_set_clock_divisor>:
 * \param us_divisor Value to be set.
 *
 */
void uart_set_clock_divisor(Uart *p_uart, uint16_t us_divisor)
{
	p_uart->UART_BRGR = us_divisor;
  4025f8:	6201      	str	r1, [r0, #32]
  4025fa:	4770      	bx	lr

004025fc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4025fc:	6943      	ldr	r3, [r0, #20]
  4025fe:	f013 0f02 	tst.w	r3, #2
  402602:	d002      	beq.n	40260a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  402604:	61c1      	str	r1, [r0, #28]
	return 0;
  402606:	2000      	movs	r0, #0
  402608:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40260a:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  40260c:	4770      	bx	lr
  40260e:	bf00      	nop

00402610 <board_init>:
#define PIOA_DIRECTIONS				PIO_PA14|PIO_PA15|PIO_PA16|PIO_PA17|PIO_PA19|PIO_PA20|PIO_PA22|PIO_PA23
#define PIOD_SPI					PIO_PD20|PIO_PD21|PIO_PD22
#define PIOB_SPI					PIO_PB2

void board_init(void)
{
  402610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402614:	b093      	sub	sp, #76	; 0x4c
	   ######################################
					Setup Clock
	   ######################################
	   ###################################### */
	CONFIG_SYSCLK_SOURCE;
	supc_switch_sclk_to_32kxtal(SUPC,0);
  402616:	2100      	movs	r1, #0
  402618:	4870      	ldr	r0, [pc, #448]	; (4027dc <board_init+0x1cc>)
  40261a:	4b71      	ldr	r3, [pc, #452]	; (4027e0 <board_init+0x1d0>)
  40261c:	4798      	blx	r3
	sysclk_init();
  40261e:	4b71      	ldr	r3, [pc, #452]	; (4027e4 <board_init+0x1d4>)
  402620:	4798      	blx	r3
	/* ######################################
	   ######################################
					Enable UART
	   ######################################
	   ###################################### */
	const sam_uart_opt_t usart_console_settings = {
  402622:	4b71      	ldr	r3, [pc, #452]	; (4027e8 <board_init+0x1d8>)
  402624:	ac0f      	add	r4, sp, #60	; 0x3c
  402626:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  40262a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  40262e:	2008      	movs	r0, #8
  402630:	4d6e      	ldr	r5, [pc, #440]	; (4027ec <board_init+0x1dc>)
  402632:	47a8      	blx	r5
		UART_SERIAL_PARITY,
		UART_SERIAL_STOP_BIT,
		UART_MR_CHMODE_NORMAL
	};
	sysclk_enable_peripheral_clock(ID_UART1);
	pmc_enable_periph_clk(ID_UART1);
  402634:	2008      	movs	r0, #8
  402636:	47a8      	blx	r5
	uart_init(UART1, &usart_console_settings);
  402638:	f8df 825c 	ldr.w	r8, [pc, #604]	; 402898 <board_init+0x288>
  40263c:	4621      	mov	r1, r4
  40263e:	4640      	mov	r0, r8
  402640:	4b6b      	ldr	r3, [pc, #428]	; (4027f0 <board_init+0x1e0>)
  402642:	4798      	blx	r3
	uart_enable(UART1);
  402644:	4640      	mov	r0, r8
  402646:	4b6b      	ldr	r3, [pc, #428]	; (4027f4 <board_init+0x1e4>)
  402648:	4798      	blx	r3
	uart_enable_tx(UART1);
  40264a:	4640      	mov	r0, r8
  40264c:	4b6a      	ldr	r3, [pc, #424]	; (4027f8 <board_init+0x1e8>)
  40264e:	4798      	blx	r3
	uart_enable_rx(UART1);
  402650:	4640      	mov	r0, r8
  402652:	4b6a      	ldr	r3, [pc, #424]	; (4027fc <board_init+0x1ec>)
  402654:	4798      	blx	r3
	uart_set_clock_divisor(UART1,(83/1)); //Pippin had GLOBAL_SLOWDOWN IT WAS VALUED 1
  402656:	2153      	movs	r1, #83	; 0x53
  402658:	4640      	mov	r0, r8
  40265a:	4b69      	ldr	r3, [pc, #420]	; (402800 <board_init+0x1f0>)
  40265c:	4798      	blx	r3
	pmc_enable_periph_clk(ID_PIOA);
  40265e:	200a      	movs	r0, #10
  402660:	47a8      	blx	r5
	pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_C,1<<4 | 1<<5);
  402662:	4f68      	ldr	r7, [pc, #416]	; (402804 <board_init+0x1f4>)
  402664:	2230      	movs	r2, #48	; 0x30
  402666:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40266a:	4638      	mov	r0, r7
  40266c:	f8df 922c 	ldr.w	r9, [pc, #556]	; 40289c <board_init+0x28c>
  402670:	47c8      	blx	r9
	//Test UART
	sendDebugString("MELLATRON9000 BOOT SEQUENCE\nUART CONSOLE STARTED ON UART4\nBaudRate: 115200\nBits: 8\nNo stop bits \n");
  402672:	4865      	ldr	r0, [pc, #404]	; (402808 <board_init+0x1f8>)
  402674:	4c65      	ldr	r4, [pc, #404]	; (40280c <board_init+0x1fc>)
  402676:	47a0      	blx	r4
	   ######################################
	   ###################################### */
	//sendDebugString("LED INITIALIZATION - STARTED\n");
		//pio_set_peripheral(PIOB,PIO_TYPE_PIO_OUTPUT_1,1<<12);
		//pmc_enable_periph_clk(ID_PIOA);
		pmc_enable_periph_clk(ID_PIOD);
  402678:	2010      	movs	r0, #16
  40267a:	47a8      	blx	r5
		pio_set_output(LED1,LOW,DISABLE,DISABLE);
  40267c:	2600      	movs	r6, #0
  40267e:	9600      	str	r6, [sp, #0]
  402680:	4633      	mov	r3, r6
  402682:	4632      	mov	r2, r6
  402684:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402688:	4861      	ldr	r0, [pc, #388]	; (402810 <board_init+0x200>)
  40268a:	f8df a214 	ldr.w	sl, [pc, #532]	; 4028a0 <board_init+0x290>
  40268e:	47d0      	blx	sl
		pio_set_output(LED2,LOW,DISABLE,DISABLE);
  402690:	9600      	str	r6, [sp, #0]
  402692:	4633      	mov	r3, r6
  402694:	4632      	mov	r2, r6
  402696:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40269a:	485d      	ldr	r0, [pc, #372]	; (402810 <board_init+0x200>)
  40269c:	47d0      	blx	sl
	/* ######################################
	   ######################################
					Enable SPI
	   ######################################
	   ###################################### */
		sendDebugString("SPI INITIALIZATION - STARTED\n");
  40269e:	485d      	ldr	r0, [pc, #372]	; (402814 <board_init+0x204>)
  4026a0:	47a0      	blx	r4
  4026a2:	2015      	movs	r0, #21
  4026a4:	47a8      	blx	r5
		sysclk_enable_peripheral_clock(ID_SPI0);
		pmc_enable_periph_clk(ID_PIOD);
  4026a6:	2010      	movs	r0, #16
  4026a8:	47a8      	blx	r5
		pmc_enable_periph_clk(ID_PIOB);
  4026aa:	200b      	movs	r0, #11
  4026ac:	47a8      	blx	r5
		
		struct spi_device spidevice;
		spidevice.id = ID_SPI0;
  4026ae:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4026b2:	2315      	movs	r3, #21
  4026b4:	f84b 3d10 	str.w	r3, [fp, #-16]!
		
		//Set up SPI
		spi_master_init(SPI0);
  4026b8:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 4028a4 <board_init+0x294>
  4026bc:	4650      	mov	r0, sl
  4026be:	4b56      	ldr	r3, [pc, #344]	; (402818 <board_init+0x208>)
  4026c0:	4798      	blx	r3
		spi_master_setup_device(SPI0,&spidevice,SPI_MODE_0,16000000,0);
  4026c2:	9600      	str	r6, [sp, #0]
  4026c4:	4b55      	ldr	r3, [pc, #340]	; (40281c <board_init+0x20c>)
  4026c6:	4632      	mov	r2, r6
  4026c8:	4659      	mov	r1, fp
  4026ca:	4650      	mov	r0, sl
  4026cc:	4e54      	ldr	r6, [pc, #336]	; (402820 <board_init+0x210>)
  4026ce:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4026d0:	2601      	movs	r6, #1
  4026d2:	f8ca 6000 	str.w	r6, [sl]
		spi_disable_loopback(SPI0);
		spi_set_peripheral_chip_select_value(SPI0,spi_get_pcs(DEFAULT_CHIP_ID))*/
		
		
		
		pio_set_peripheral(PIOD,PIO_TYPE_PIO_PERIPH_B,PIOD_SPI);
  4026d6:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
  4026da:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4026de:	484c      	ldr	r0, [pc, #304]	; (402810 <board_init+0x200>)
  4026e0:	47c8      	blx	r9
		pio_set_peripheral(PIOB,PIO_TYPE_PIO_PERIPH_D,PIOB_SPI);
  4026e2:	2204      	movs	r2, #4
  4026e4:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4026e8:	484e      	ldr	r0, [pc, #312]	; (402824 <board_init+0x214>)
  4026ea:	47c8      	blx	r9
		sendDebugString("SPI INITIALIZATION - FINISHED\n");
  4026ec:	484e      	ldr	r0, [pc, #312]	; (402828 <board_init+0x218>)
  4026ee:	47a0      	blx	r4
		sendDebugString("DWM1000 INITIALIZATION - STARTED\n");
  4026f0:	484e      	ldr	r0, [pc, #312]	; (40282c <board_init+0x21c>)
  4026f2:	47a0      	blx	r4
		
		char buf[40];
		DW1000_toggleGPIO_MODE();
  4026f4:	4b4e      	ldr	r3, [pc, #312]	; (402830 <board_init+0x220>)
  4026f6:	4798      	blx	r3
		DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_LEDC_OFFSET, 0x000FFFFF, PMSC_LEDC_LEN);
  4026f8:	2304      	movs	r3, #4
  4026fa:	9302      	str	r3, [sp, #8]
  4026fc:	4a4d      	ldr	r2, [pc, #308]	; (402834 <board_init+0x224>)
  4026fe:	2300      	movs	r3, #0
  402700:	e9cd 2300 	strd	r2, r3, [sp]
  402704:	2228      	movs	r2, #40	; 0x28
  402706:	4631      	mov	r1, r6
  402708:	2036      	movs	r0, #54	; 0x36
  40270a:	4b4b      	ldr	r3, [pc, #300]	; (402838 <board_init+0x228>)
  40270c:	4798      	blx	r3

		delay_us(1);
  40270e:	2033      	movs	r0, #51	; 0x33
  402710:	4b4a      	ldr	r3, [pc, #296]	; (40283c <board_init+0x22c>)
  402712:	4798      	blx	r3
		sprintf(buf,"TestDevID: 0x%x\n",DW1000_readDeviceIdentifier());
  402714:	4b4a      	ldr	r3, [pc, #296]	; (402840 <board_init+0x230>)
  402716:	4798      	blx	r3
  402718:	4602      	mov	r2, r0
  40271a:	460b      	mov	r3, r1
  40271c:	4949      	ldr	r1, [pc, #292]	; (402844 <board_init+0x234>)
  40271e:	a804      	add	r0, sp, #16
  402720:	f8df a184 	ldr.w	sl, [pc, #388]	; 4028a8 <board_init+0x298>
  402724:	47d0      	blx	sl
		sendDebugString(buf);
  402726:	a804      	add	r0, sp, #16
  402728:	47a0      	blx	r4
		sendDebugString("\n");
  40272a:	f8df 9180 	ldr.w	r9, [pc, #384]	; 4028ac <board_init+0x29c>
  40272e:	4648      	mov	r0, r9
  402730:	47a0      	blx	r4
		sprintf(buf,"SysStatus: 0x%x\n", DW1000_readSystemStatus());
  402732:	4b45      	ldr	r3, [pc, #276]	; (402848 <board_init+0x238>)
  402734:	4798      	blx	r3
  402736:	4602      	mov	r2, r0
  402738:	460b      	mov	r3, r1
  40273a:	4944      	ldr	r1, [pc, #272]	; (40284c <board_init+0x23c>)
  40273c:	a804      	add	r0, sp, #16
  40273e:	47d0      	blx	sl
		sendDebugString(buf);
  402740:	a804      	add	r0, sp, #16
  402742:	47a0      	blx	r4
		sendDebugString("\n");
  402744:	4648      	mov	r0, r9
  402746:	47a0      	blx	r4
		
		
		sendDebugString("DWM1000 INITIALIZATION - FINISHED\n");
  402748:	4841      	ldr	r0, [pc, #260]	; (402850 <board_init+0x240>)
  40274a:	47a0      	blx	r4
	/* ######################################
	   ######################################
					Disable Watchdog
	   ######################################
	   ###################################### */
		sendDebugString("WATCHDOG INITIALIZATION - STARTED\n");
  40274c:	4841      	ldr	r0, [pc, #260]	; (402854 <board_init+0x244>)
  40274e:	47a0      	blx	r4
		wdt_disable(WDT);
  402750:	4841      	ldr	r0, [pc, #260]	; (402858 <board_init+0x248>)
  402752:	4b42      	ldr	r3, [pc, #264]	; (40285c <board_init+0x24c>)
  402754:	4798      	blx	r3
		sendDebugString("WATCHDOG INITIALIZATION - FINISHED\n");
  402756:	4842      	ldr	r0, [pc, #264]	; (402860 <board_init+0x250>)
  402758:	47a0      	blx	r4
		/* ######################################
	   ######################################
					Enable IRQ
	   ######################################
	   ###################################### */
		sendDebugString("GLOBAL IRQ INITIALIZATION - STARTED\n");
  40275a:	4842      	ldr	r0, [pc, #264]	; (402864 <board_init+0x254>)
  40275c:	47a0      	blx	r4
		cpu_irq_enable();
  40275e:	4b42      	ldr	r3, [pc, #264]	; (402868 <board_init+0x258>)
  402760:	701e      	strb	r6, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402762:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  402766:	b662      	cpsie	i
		sendDebugString("GLOBAL IRQ INITIALIZATION - FINISHED\n");
  402768:	4840      	ldr	r0, [pc, #256]	; (40286c <board_init+0x25c>)
  40276a:	47a0      	blx	r4
	/* ######################################
	   ######################################
                  Setup Switches
	   ######################################
	   ###################################### */
		pmc_enable_periph_clk(ID_PIOA);
  40276c:	200a      	movs	r0, #10
  40276e:	47a8      	blx	r5
		pio_set_input(PIOA,PIOA_BUTTSANDDIR,PIO_PULLUP|PIO_DEBOUNCE);
  402770:	f8df 913c 	ldr.w	r9, [pc, #316]	; 4028b0 <board_init+0x2a0>
  402774:	2209      	movs	r2, #9
  402776:	4649      	mov	r1, r9
  402778:	4638      	mov	r0, r7
  40277a:	4b3d      	ldr	r3, [pc, #244]	; (402870 <board_init+0x260>)
  40277c:	4798      	blx	r3
		pio_set_debounce_filter(PIOA,PIOA_BUTTSANDDIR,100);
  40277e:	2264      	movs	r2, #100	; 0x64
  402780:	4649      	mov	r1, r9
  402782:	4638      	mov	r0, r7
  402784:	4b3b      	ldr	r3, [pc, #236]	; (402874 <board_init+0x264>)
  402786:	4798      	blx	r3
	   ######################################
                  Setup Interrupts
	   ######################################
	   ###################################### */
	
		sendDebugString("PERIPHERAL IRQ INITIALIZATION - STARTED\n");
  402788:	483b      	ldr	r0, [pc, #236]	; (402878 <board_init+0x268>)
  40278a:	47a0      	blx	r4
		//NVIC_ClearPendingIRQ(ISI_IRQn);
		//NVIC_SetPriority(ISI_IRQn,7);
		//NVIC_EnableIRQ(ISI_IRQn);
		
		//UART4
		uart_enable_interrupt(UART1,UART_IER_RXRDY);
  40278c:	4631      	mov	r1, r6
  40278e:	4640      	mov	r0, r8
  402790:	4b3a      	ldr	r3, [pc, #232]	; (40287c <board_init+0x26c>)
  402792:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402794:	4d3a      	ldr	r5, [pc, #232]	; (402880 <board_init+0x270>)
  402796:	f44f 7380 	mov.w	r3, #256	; 0x100
  40279a:	f8c5 3180 	str.w	r3, [r5, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40279e:	26c0      	movs	r6, #192	; 0xc0
  4027a0:	f885 6308 	strb.w	r6, [r5, #776]	; 0x308
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4027a4:	602b      	str	r3, [r5, #0]
		NVIC_ClearPendingIRQ(UART1_IRQn);
		NVIC_SetPriority(UART1_IRQn,6);
		NVIC_EnableIRQ(UART1_IRQn);
		sendDebugString("PERIPHERAL IRQ INITIALIZATION - FINISHED\n");
  4027a6:	4837      	ldr	r0, [pc, #220]	; (402884 <board_init+0x274>)
  4027a8:	47a0      	blx	r4

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4027aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4027ae:	f8c5 4080 	str.w	r4, [r5, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4027b2:	f8c5 4180 	str.w	r4, [r5, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4027b6:	f885 630a 	strb.w	r6, [r5, #778]	; 0x30a

		NVIC_DisableIRQ(PIOA_IRQn);
		NVIC_ClearPendingIRQ(PIOA_IRQn);
		NVIC_SetPriority(PIOA_IRQn, 6);
		pio_enable_interrupt(PIOA,PIOA_BUTTSANDDIR);
  4027ba:	4649      	mov	r1, r9
  4027bc:	4638      	mov	r0, r7
  4027be:	4b32      	ldr	r3, [pc, #200]	; (402888 <board_init+0x278>)
  4027c0:	4798      	blx	r3
		pio_configure_interrupt(PIOA,PIOA_BUTTONS, PIO_IT_FALL_EDGE);
  4027c2:	2250      	movs	r2, #80	; 0x50
  4027c4:	4931      	ldr	r1, [pc, #196]	; (40288c <board_init+0x27c>)
  4027c6:	4638      	mov	r0, r7
  4027c8:	4e31      	ldr	r6, [pc, #196]	; (402890 <board_init+0x280>)
  4027ca:	47b0      	blx	r6
		pio_configure_interrupt(PIOA,PIOA_DIRECTIONS, PIO_IT_EDGE);
  4027cc:	2240      	movs	r2, #64	; 0x40
  4027ce:	4931      	ldr	r1, [pc, #196]	; (402894 <board_init+0x284>)
  4027d0:	4638      	mov	r0, r7
  4027d2:	47b0      	blx	r6
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4027d4:	602c      	str	r4, [r5, #0]
		NVIC_EnableIRQ(PIOA_IRQn);
		
		 
}
  4027d6:	b013      	add	sp, #76	; 0x4c
  4027d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027dc:	400e1810 	.word	0x400e1810
  4027e0:	004004e1 	.word	0x004004e1
  4027e4:	004021b5 	.word	0x004021b5
  4027e8:	00407d44 	.word	0x00407d44
  4027ec:	00402551 	.word	0x00402551
  4027f0:	004025a5 	.word	0x004025a5
  4027f4:	004025e5 	.word	0x004025e5
  4027f8:	004025d5 	.word	0x004025d5
  4027fc:	004025dd 	.word	0x004025dd
  402800:	004025f9 	.word	0x004025f9
  402804:	400e0e00 	.word	0x400e0e00
  402808:	00407d50 	.word	0x00407d50
  40280c:	00402b09 	.word	0x00402b09
  402810:	400e1400 	.word	0x400e1400
  402814:	00407db4 	.word	0x00407db4
  402818:	0040019d 	.word	0x0040019d
  40281c:	00f42400 	.word	0x00f42400
  402820:	004001f1 	.word	0x004001f1
  402824:	400e1000 	.word	0x400e1000
  402828:	00407dd4 	.word	0x00407dd4
  40282c:	00407df4 	.word	0x00407df4
  402830:	00402d25 	.word	0x00402d25
  402834:	000fffff 	.word	0x000fffff
  402838:	00402c59 	.word	0x00402c59
  40283c:	20400001 	.word	0x20400001
  402840:	00402c25 	.word	0x00402c25
  402844:	00407e18 	.word	0x00407e18
  402848:	00402c39 	.word	0x00402c39
  40284c:	00407e2c 	.word	0x00407e2c
  402850:	00407e40 	.word	0x00407e40
  402854:	00407e64 	.word	0x00407e64
  402858:	400e1850 	.word	0x400e1850
  40285c:	0040050d 	.word	0x0040050d
  402860:	00407e88 	.word	0x00407e88
  402864:	00407eac 	.word	0x00407eac
  402868:	20400010 	.word	0x20400010
  40286c:	00407ed4 	.word	0x00407ed4
  402870:	00402385 	.word	0x00402385
  402874:	004022cd 	.word	0x004022cd
  402878:	00407efc 	.word	0x00407efc
  40287c:	004025ed 	.word	0x004025ed
  402880:	e000e100 	.word	0xe000e100
  402884:	00407f28 	.word	0x00407f28
  402888:	00402419 	.word	0x00402419
  40288c:	01043800 	.word	0x01043800
  402890:	004023e5 	.word	0x004023e5
  402894:	00dbc000 	.word	0x00dbc000
  402898:	400e0a00 	.word	0x400e0a00
  40289c:	004022f1 	.word	0x004022f1
  4028a0:	004023bd 	.word	0x004023bd
  4028a4:	40008000 	.word	0x40008000
  4028a8:	00403ce5 	.word	0x00403ce5
  4028ac:	00407db0 	.word	0x00407db0
  4028b0:	01dff800 	.word	0x01dff800

004028b4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4028b4:	e7fe      	b.n	4028b4 <Dummy_Handler>
  4028b6:	bf00      	nop

004028b8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4028b8:	b508      	push	{r3, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4028ba:	4b19      	ldr	r3, [pc, #100]	; (402920 <Reset_Handler+0x68>)
  4028bc:	4a19      	ldr	r2, [pc, #100]	; (402924 <Reset_Handler+0x6c>)
  4028be:	429a      	cmp	r2, r3
  4028c0:	d003      	beq.n	4028ca <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
  4028c2:	4b19      	ldr	r3, [pc, #100]	; (402928 <Reset_Handler+0x70>)
  4028c4:	4a16      	ldr	r2, [pc, #88]	; (402920 <Reset_Handler+0x68>)
  4028c6:	429a      	cmp	r2, r3
  4028c8:	d304      	bcc.n	4028d4 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4028ca:	4b18      	ldr	r3, [pc, #96]	; (40292c <Reset_Handler+0x74>)
  4028cc:	4a18      	ldr	r2, [pc, #96]	; (402930 <Reset_Handler+0x78>)
  4028ce:	429a      	cmp	r2, r3
  4028d0:	d30f      	bcc.n	4028f2 <Reset_Handler+0x3a>
  4028d2:	e01a      	b.n	40290a <Reset_Handler+0x52>
  4028d4:	4912      	ldr	r1, [pc, #72]	; (402920 <Reset_Handler+0x68>)
  4028d6:	4b17      	ldr	r3, [pc, #92]	; (402934 <Reset_Handler+0x7c>)
  4028d8:	1a5b      	subs	r3, r3, r1
  4028da:	f023 0303 	bic.w	r3, r3, #3
  4028de:	3304      	adds	r3, #4
  4028e0:	4a10      	ldr	r2, [pc, #64]	; (402924 <Reset_Handler+0x6c>)
  4028e2:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4028e4:	f852 0b04 	ldr.w	r0, [r2], #4
  4028e8:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4028ec:	429a      	cmp	r2, r3
  4028ee:	d1f9      	bne.n	4028e4 <Reset_Handler+0x2c>
  4028f0:	e7eb      	b.n	4028ca <Reset_Handler+0x12>
  4028f2:	4b11      	ldr	r3, [pc, #68]	; (402938 <Reset_Handler+0x80>)
  4028f4:	4a11      	ldr	r2, [pc, #68]	; (40293c <Reset_Handler+0x84>)
  4028f6:	1ad2      	subs	r2, r2, r3
  4028f8:	f022 0203 	bic.w	r2, r2, #3
  4028fc:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4028fe:	3b04      	subs	r3, #4
                *pDest++ = 0;
  402900:	2100      	movs	r1, #0
  402902:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402906:	4293      	cmp	r3, r2
  402908:	d1fb      	bne.n	402902 <Reset_Handler+0x4a>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40290a:	4a0d      	ldr	r2, [pc, #52]	; (402940 <Reset_Handler+0x88>)
  40290c:	4b0d      	ldr	r3, [pc, #52]	; (402944 <Reset_Handler+0x8c>)
  40290e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402912:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  402914:	4b0c      	ldr	r3, [pc, #48]	; (402948 <Reset_Handler+0x90>)
  402916:	4798      	blx	r3

        /* Branch to main function */
        main();
  402918:	4b0c      	ldr	r3, [pc, #48]	; (40294c <Reset_Handler+0x94>)
  40291a:	4798      	blx	r3
  40291c:	e7fe      	b.n	40291c <Reset_Handler+0x64>
  40291e:	bf00      	nop
  402920:	20400000 	.word	0x20400000
  402924:	004081e0 	.word	0x004081e0
  402928:	2040088c 	.word	0x2040088c
  40292c:	2040c464 	.word	0x2040c464
  402930:	2040088c 	.word	0x2040088c
  402934:	2040088b 	.word	0x2040088b
  402938:	20400890 	.word	0x20400890
  40293c:	2040c467 	.word	0x2040c467
  402940:	e000ed00 	.word	0xe000ed00
  402944:	00400000 	.word	0x00400000
  402948:	00403ac5 	.word	0x00403ac5
  40294c:	004030e1 	.word	0x004030e1

00402950 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402950:	4b3c      	ldr	r3, [pc, #240]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  402952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402954:	f003 0303 	and.w	r3, r3, #3
  402958:	2b01      	cmp	r3, #1
  40295a:	d00f      	beq.n	40297c <SystemCoreClockUpdate+0x2c>
  40295c:	b113      	cbz	r3, 402964 <SystemCoreClockUpdate+0x14>
  40295e:	2b02      	cmp	r3, #2
  402960:	d029      	beq.n	4029b6 <SystemCoreClockUpdate+0x66>
  402962:	e057      	b.n	402a14 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402964:	4b38      	ldr	r3, [pc, #224]	; (402a48 <SystemCoreClockUpdate+0xf8>)
  402966:	695b      	ldr	r3, [r3, #20]
  402968:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40296c:	bf14      	ite	ne
  40296e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402972:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402976:	4b35      	ldr	r3, [pc, #212]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  402978:	601a      	str	r2, [r3, #0]
  40297a:	e04b      	b.n	402a14 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40297c:	4b31      	ldr	r3, [pc, #196]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  40297e:	6a1b      	ldr	r3, [r3, #32]
  402980:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402984:	d003      	beq.n	40298e <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402986:	4a32      	ldr	r2, [pc, #200]	; (402a50 <SystemCoreClockUpdate+0x100>)
  402988:	4b30      	ldr	r3, [pc, #192]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  40298a:	601a      	str	r2, [r3, #0]
  40298c:	e042      	b.n	402a14 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40298e:	4a31      	ldr	r2, [pc, #196]	; (402a54 <SystemCoreClockUpdate+0x104>)
  402990:	4b2e      	ldr	r3, [pc, #184]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  402992:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402994:	4b2b      	ldr	r3, [pc, #172]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  402996:	6a1b      	ldr	r3, [r3, #32]
  402998:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40299c:	2b10      	cmp	r3, #16
  40299e:	d002      	beq.n	4029a6 <SystemCoreClockUpdate+0x56>
  4029a0:	2b20      	cmp	r3, #32
  4029a2:	d004      	beq.n	4029ae <SystemCoreClockUpdate+0x5e>
  4029a4:	e036      	b.n	402a14 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4029a6:	4a2c      	ldr	r2, [pc, #176]	; (402a58 <SystemCoreClockUpdate+0x108>)
  4029a8:	4b28      	ldr	r3, [pc, #160]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  4029aa:	601a      	str	r2, [r3, #0]
          break;
  4029ac:	e032      	b.n	402a14 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4029ae:	4a28      	ldr	r2, [pc, #160]	; (402a50 <SystemCoreClockUpdate+0x100>)
  4029b0:	4b26      	ldr	r3, [pc, #152]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  4029b2:	601a      	str	r2, [r3, #0]
          break;
  4029b4:	e02e      	b.n	402a14 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4029b6:	4b23      	ldr	r3, [pc, #140]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  4029b8:	6a1b      	ldr	r3, [r3, #32]
  4029ba:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4029be:	d003      	beq.n	4029c8 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4029c0:	4a23      	ldr	r2, [pc, #140]	; (402a50 <SystemCoreClockUpdate+0x100>)
  4029c2:	4b22      	ldr	r3, [pc, #136]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  4029c4:	601a      	str	r2, [r3, #0]
  4029c6:	e012      	b.n	4029ee <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4029c8:	4a22      	ldr	r2, [pc, #136]	; (402a54 <SystemCoreClockUpdate+0x104>)
  4029ca:	4b20      	ldr	r3, [pc, #128]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  4029cc:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4029ce:	4b1d      	ldr	r3, [pc, #116]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  4029d0:	6a1b      	ldr	r3, [r3, #32]
  4029d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4029d6:	2b10      	cmp	r3, #16
  4029d8:	d002      	beq.n	4029e0 <SystemCoreClockUpdate+0x90>
  4029da:	2b20      	cmp	r3, #32
  4029dc:	d004      	beq.n	4029e8 <SystemCoreClockUpdate+0x98>
  4029de:	e006      	b.n	4029ee <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4029e0:	4a1d      	ldr	r2, [pc, #116]	; (402a58 <SystemCoreClockUpdate+0x108>)
  4029e2:	4b1a      	ldr	r3, [pc, #104]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  4029e4:	601a      	str	r2, [r3, #0]
          break;
  4029e6:	e002      	b.n	4029ee <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4029e8:	4a19      	ldr	r2, [pc, #100]	; (402a50 <SystemCoreClockUpdate+0x100>)
  4029ea:	4b18      	ldr	r3, [pc, #96]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  4029ec:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4029ee:	4b15      	ldr	r3, [pc, #84]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  4029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029f2:	f003 0303 	and.w	r3, r3, #3
  4029f6:	2b02      	cmp	r3, #2
  4029f8:	d10c      	bne.n	402a14 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4029fa:	4a12      	ldr	r2, [pc, #72]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  4029fc:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4029fe:	6a92      	ldr	r2, [r2, #40]	; 0x28
  402a00:	4812      	ldr	r0, [pc, #72]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  402a02:	f3c3 410a 	ubfx	r1, r3, #16, #11
  402a06:	6803      	ldr	r3, [r0, #0]
  402a08:	fb01 3303 	mla	r3, r1, r3, r3
  402a0c:	b2d2      	uxtb	r2, r2
  402a0e:	fbb3 f3f2 	udiv	r3, r3, r2
  402a12:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402a14:	4b0b      	ldr	r3, [pc, #44]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  402a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a18:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a1c:	2b70      	cmp	r3, #112	; 0x70
  402a1e:	d107      	bne.n	402a30 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  402a20:	4a0a      	ldr	r2, [pc, #40]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  402a22:	6813      	ldr	r3, [r2, #0]
  402a24:	490d      	ldr	r1, [pc, #52]	; (402a5c <SystemCoreClockUpdate+0x10c>)
  402a26:	fba1 1303 	umull	r1, r3, r1, r3
  402a2a:	085b      	lsrs	r3, r3, #1
  402a2c:	6013      	str	r3, [r2, #0]
  402a2e:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402a30:	4b04      	ldr	r3, [pc, #16]	; (402a44 <SystemCoreClockUpdate+0xf4>)
  402a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a34:	4905      	ldr	r1, [pc, #20]	; (402a4c <SystemCoreClockUpdate+0xfc>)
  402a36:	f3c3 1202 	ubfx	r2, r3, #4, #3
  402a3a:	680b      	ldr	r3, [r1, #0]
  402a3c:	40d3      	lsrs	r3, r2
  402a3e:	600b      	str	r3, [r1, #0]
  402a40:	4770      	bx	lr
  402a42:	bf00      	nop
  402a44:	400e0600 	.word	0x400e0600
  402a48:	400e1810 	.word	0x400e1810
  402a4c:	20400014 	.word	0x20400014
  402a50:	00b71b00 	.word	0x00b71b00
  402a54:	003d0900 	.word	0x003d0900
  402a58:	007a1200 	.word	0x007a1200
  402a5c:	aaaaaaab 	.word	0xaaaaaaab

00402a60 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402a60:	4b12      	ldr	r3, [pc, #72]	; (402aac <system_init_flash+0x4c>)
  402a62:	4298      	cmp	r0, r3
  402a64:	d804      	bhi.n	402a70 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402a66:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402a6a:	4b11      	ldr	r3, [pc, #68]	; (402ab0 <system_init_flash+0x50>)
  402a6c:	601a      	str	r2, [r3, #0]
  402a6e:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402a70:	4b10      	ldr	r3, [pc, #64]	; (402ab4 <system_init_flash+0x54>)
  402a72:	4298      	cmp	r0, r3
  402a74:	d803      	bhi.n	402a7e <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402a76:	4a10      	ldr	r2, [pc, #64]	; (402ab8 <system_init_flash+0x58>)
  402a78:	4b0d      	ldr	r3, [pc, #52]	; (402ab0 <system_init_flash+0x50>)
  402a7a:	601a      	str	r2, [r3, #0]
  402a7c:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402a7e:	4b0f      	ldr	r3, [pc, #60]	; (402abc <system_init_flash+0x5c>)
  402a80:	4298      	cmp	r0, r3
  402a82:	d803      	bhi.n	402a8c <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402a84:	4a0e      	ldr	r2, [pc, #56]	; (402ac0 <system_init_flash+0x60>)
  402a86:	4b0a      	ldr	r3, [pc, #40]	; (402ab0 <system_init_flash+0x50>)
  402a88:	601a      	str	r2, [r3, #0]
  402a8a:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402a8c:	4b0d      	ldr	r3, [pc, #52]	; (402ac4 <system_init_flash+0x64>)
  402a8e:	4298      	cmp	r0, r3
  402a90:	d803      	bhi.n	402a9a <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402a92:	4a0d      	ldr	r2, [pc, #52]	; (402ac8 <system_init_flash+0x68>)
  402a94:	4b06      	ldr	r3, [pc, #24]	; (402ab0 <system_init_flash+0x50>)
  402a96:	601a      	str	r2, [r3, #0]
  402a98:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402a9a:	4b0c      	ldr	r3, [pc, #48]	; (402acc <system_init_flash+0x6c>)
  402a9c:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402a9e:	bf94      	ite	ls
  402aa0:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402aa4:	4a0a      	ldrhi	r2, [pc, #40]	; (402ad0 <system_init_flash+0x70>)
  402aa6:	4b02      	ldr	r3, [pc, #8]	; (402ab0 <system_init_flash+0x50>)
  402aa8:	601a      	str	r2, [r3, #0]
  402aaa:	4770      	bx	lr
  402aac:	01312cff 	.word	0x01312cff
  402ab0:	400e0c00 	.word	0x400e0c00
  402ab4:	026259ff 	.word	0x026259ff
  402ab8:	04000100 	.word	0x04000100
  402abc:	039386ff 	.word	0x039386ff
  402ac0:	04000200 	.word	0x04000200
  402ac4:	04c4b3ff 	.word	0x04c4b3ff
  402ac8:	04000300 	.word	0x04000300
  402acc:	05f5e0ff 	.word	0x05f5e0ff
  402ad0:	04000500 	.word	0x04000500

00402ad4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402ad4:	4b09      	ldr	r3, [pc, #36]	; (402afc <_sbrk+0x28>)
  402ad6:	681b      	ldr	r3, [r3, #0]
  402ad8:	b913      	cbnz	r3, 402ae0 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  402ada:	4a09      	ldr	r2, [pc, #36]	; (402b00 <_sbrk+0x2c>)
  402adc:	4b07      	ldr	r3, [pc, #28]	; (402afc <_sbrk+0x28>)
  402ade:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402ae0:	4b06      	ldr	r3, [pc, #24]	; (402afc <_sbrk+0x28>)
  402ae2:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402ae4:	181a      	adds	r2, r3, r0
  402ae6:	4907      	ldr	r1, [pc, #28]	; (402b04 <_sbrk+0x30>)
  402ae8:	4291      	cmp	r1, r2
  402aea:	db04      	blt.n	402af6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  402aec:	4610      	mov	r0, r2
  402aee:	4a03      	ldr	r2, [pc, #12]	; (402afc <_sbrk+0x28>)
  402af0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402af2:	4618      	mov	r0, r3
  402af4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  402af6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  402afa:	4770      	bx	lr
  402afc:	2040c344 	.word	0x2040c344
  402b00:	2040e668 	.word	0x2040e668
  402b04:	2045fffc 	.word	0x2045fffc

00402b08 <sendDebugString>:
 * Created: 9/05/2016 6:08:38 PM
 *  Author: to300
 */ 
#include "Debug.h"

void sendDebugString(const char* in) {
  402b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b0c:	4680      	mov	r8, r0
  402b0e:	1e47      	subs	r7, r0, #1
	for(int i=0;i<strlen(in);i++){
  402b10:	2600      	movs	r6, #0
  402b12:	f8df 9034 	ldr.w	r9, [pc, #52]	; 402b48 <sendDebugString+0x40>
		while(!uart_is_tx_ready(UART1));
  402b16:	4d0a      	ldr	r5, [pc, #40]	; (402b40 <sendDebugString+0x38>)
  402b18:	4c0a      	ldr	r4, [pc, #40]	; (402b44 <sendDebugString+0x3c>)
		uart_write(UART1,in[i]);
  402b1a:	f8df a030 	ldr.w	sl, [pc, #48]	; 402b4c <sendDebugString+0x44>
 *  Author: to300
 */ 
#include "Debug.h"

void sendDebugString(const char* in) {
	for(int i=0;i<strlen(in);i++){
  402b1e:	e008      	b.n	402b32 <sendDebugString+0x2a>
		while(!uart_is_tx_ready(UART1));
  402b20:	4620      	mov	r0, r4
  402b22:	47a8      	blx	r5
  402b24:	2800      	cmp	r0, #0
  402b26:	d0fb      	beq.n	402b20 <sendDebugString+0x18>
		uart_write(UART1,in[i]);
  402b28:	f817 1f01 	ldrb.w	r1, [r7, #1]!
  402b2c:	4620      	mov	r0, r4
  402b2e:	47d0      	blx	sl
 *  Author: to300
 */ 
#include "Debug.h"

void sendDebugString(const char* in) {
	for(int i=0;i<strlen(in);i++){
  402b30:	3601      	adds	r6, #1
  402b32:	4640      	mov	r0, r8
  402b34:	47c8      	blx	r9
  402b36:	42b0      	cmp	r0, r6
  402b38:	d8f2      	bhi.n	402b20 <sendDebugString+0x18>
		while(!uart_is_tx_ready(UART1));
		uart_write(UART1,in[i]);
	}
}
  402b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b3e:	bf00      	nop
  402b40:	004025f1 	.word	0x004025f1
  402b44:	400e0a00 	.word	0x400e0a00
  402b48:	00403d41 	.word	0x00403d41
  402b4c:	004025fd 	.word	0x004025fd

00402b50 <DW1000_readReg>:
}

/****************************************************************************/
/* HELPER FUNCTIONS */

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
  402b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b54:	b085      	sub	sp, #20
  402b56:	af00      	add	r7, sp, #0
	int header [3];
	int headerLen = 1;
	uint8_t data[n];
  402b58:	f103 0e07 	add.w	lr, r3, #7
  402b5c:	f02e 0e07 	bic.w	lr, lr, #7
  402b60:	ebad 0d0e 	sub.w	sp, sp, lr
	uint64_t result = 0;
	int i;

	/* Filter results more than 4 octets */
	if (n > 8) {
  402b64:	2b08      	cmp	r3, #8
  402b66:	dc48      	bgt.n	402bfa <DW1000_readReg+0xaa>
  402b68:	46ea      	mov	sl, sp
  402b6a:	4699      	mov	r9, r3
		return 0;									// TODO: return error
	}

	/* Generate header */
    if (!subindex) {
  402b6c:	b951      	cbnz	r1, 402b84 <DW1000_readReg+0x34>
    	header[0] = DW1000_READ | cmd;						// 0x80 OR with command if no sub-index
  402b6e:	f107 0110 	add.w	r1, r7, #16
  402b72:	f841 0d0c 	str.w	r0, [r1, #-12]!
    		header[1] = 0x80 | sub1;
    		header[2] = sub2;
    		headerLen = 3;
    	}
    }
	for(int i = 0;i<headerLen;i++) spi_write(SPI0,header+i,NULL,NULL);
  402b76:	2300      	movs	r3, #0
  402b78:	461a      	mov	r2, r3
  402b7a:	b289      	uxth	r1, r1
  402b7c:	4826      	ldr	r0, [pc, #152]	; (402c18 <DW1000_readReg+0xc8>)
  402b7e:	4e27      	ldr	r6, [pc, #156]	; (402c1c <DW1000_readReg+0xcc>)
  402b80:	47b0      	blx	r6
  402b82:	e01f      	b.n	402bc4 <DW1000_readReg+0x74>
	/* Generate header */
    if (!subindex) {
    	header[0] = DW1000_READ | cmd;						// 0x80 OR with command if no sub-index
    }
    else {
    	header[0] = DW1000_READ_SUB | cmd;					// 0x40 OR with command if sub-index is present
  402b84:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  402b88:	6078      	str	r0, [r7, #4]
    	if (offset < 128) {							// Check if extended sub-index is needed
  402b8a:	2a7f      	cmp	r2, #127	; 0x7f
  402b8c:	d803      	bhi.n	402b96 <DW1000_readReg+0x46>
    		header[1] = offset;						
  402b8e:	60ba      	str	r2, [r7, #8]
    		headerLen = 2;
  402b90:	f04f 0b02 	mov.w	fp, #2
  402b94:	e037      	b.n	402c06 <DW1000_readReg+0xb6>
    	}
    	else {
    		int sub1 = 0x7F & offset;				// 0x7F OR with offset if extended sub-index is used 
    		int sub2 = (0x7F80 & offset) >> 7;		// Remaining offset shifted right 7 bits
    		header[1] = 0x80 | sub1;
  402b96:	f002 037f 	and.w	r3, r2, #127	; 0x7f
  402b9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402b9e:	60bb      	str	r3, [r7, #8]
    		header[2] = sub2;
  402ba0:	f3c2 12c7 	ubfx	r2, r2, #7, #8
  402ba4:	60fa      	str	r2, [r7, #12]
    		headerLen = 3;
  402ba6:	f04f 0b03 	mov.w	fp, #3
  402baa:	e02c      	b.n	402c06 <DW1000_readReg+0xb6>
    	}
    }
	for(int i = 0;i<headerLen;i++) spi_write(SPI0,header+i,NULL,NULL);
  402bac:	1d3b      	adds	r3, r7, #4
  402bae:	eb03 0188 	add.w	r1, r3, r8, lsl #2
  402bb2:	b289      	uxth	r1, r1
  402bb4:	2300      	movs	r3, #0
  402bb6:	461a      	mov	r2, r3
  402bb8:	4817      	ldr	r0, [pc, #92]	; (402c18 <DW1000_readReg+0xc8>)
  402bba:	47b0      	blx	r6
  402bbc:	f108 0801 	add.w	r8, r8, #1
  402bc0:	45c3      	cmp	fp, r8
  402bc2:	dcf3      	bgt.n	402bac <DW1000_readReg+0x5c>
	spi_read(SPI0,data,NULL);
  402bc4:	2200      	movs	r2, #0
  402bc6:	4651      	mov	r1, sl
  402bc8:	4813      	ldr	r0, [pc, #76]	; (402c18 <DW1000_readReg+0xc8>)
  402bca:	4b15      	ldr	r3, [pc, #84]	; (402c20 <DW1000_readReg+0xd0>)
  402bcc:	4798      	blx	r3
				//qspi_write(QSPI,Qbuf+1,1);
				//qspi_read(QSPI,Qbuf,4);
				//sprintf(buf,"recived Test: 0x%02x%02x%02x%02x\n",Qbuf[3],Qbuf[2],Qbuf[1],Qbuf[0]);
				//sendDebugString(buf);
	
	for (i = n-1; i >= 0; i--) {
  402bce:	f1b9 0f01 	cmp.w	r9, #1
  402bd2:	d415      	bmi.n	402c00 <DW1000_readReg+0xb0>
  402bd4:	eb0a 0609 	add.w	r6, sl, r9
  402bd8:	4651      	mov	r1, sl
  402bda:	2200      	movs	r2, #0
  402bdc:	2300      	movs	r3, #0
		result = (result << 8) | data[i];
  402bde:	021d      	lsls	r5, r3, #8
  402be0:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
  402be4:	0214      	lsls	r4, r2, #8
  402be6:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
  402bea:	2300      	movs	r3, #0
  402bec:	4322      	orrs	r2, r4
  402bee:	432b      	orrs	r3, r5
				//qspi_write(QSPI,Qbuf+1,1);
				//qspi_read(QSPI,Qbuf,4);
				//sprintf(buf,"recived Test: 0x%02x%02x%02x%02x\n",Qbuf[3],Qbuf[2],Qbuf[1],Qbuf[0]);
				//sendDebugString(buf);
	
	for (i = n-1; i >= 0; i--) {
  402bf0:	42b1      	cmp	r1, r6
  402bf2:	d1f4      	bne.n	402bde <DW1000_readReg+0x8e>
		result = (result << 8) | data[i];
  402bf4:	4610      	mov	r0, r2
  402bf6:	4619      	mov	r1, r3
  402bf8:	e009      	b.n	402c0e <DW1000_readReg+0xbe>
	uint64_t result = 0;
	int i;

	/* Filter results more than 4 octets */
	if (n > 8) {
		return 0;									// TODO: return error
  402bfa:	2000      	movs	r0, #0
  402bfc:	4601      	mov	r1, r0
  402bfe:	e006      	b.n	402c0e <DW1000_readReg+0xbe>

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
	int header [3];
	int headerLen = 1;
	uint8_t data[n];
	uint64_t result = 0;
  402c00:	2000      	movs	r0, #0
  402c02:	4601      	mov	r1, r0
  402c04:	e003      	b.n	402c0e <DW1000_readReg+0xbe>
}

/****************************************************************************/
/* HELPER FUNCTIONS */

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
  402c06:	f04f 0800 	mov.w	r8, #0
    		header[1] = 0x80 | sub1;
    		header[2] = sub2;
    		headerLen = 3;
    	}
    }
	for(int i = 0;i<headerLen;i++) spi_write(SPI0,header+i,NULL,NULL);
  402c0a:	4e04      	ldr	r6, [pc, #16]	; (402c1c <DW1000_readReg+0xcc>)
  402c0c:	e7ce      	b.n	402bac <DW1000_readReg+0x5c>
	for (i = n-1; i >= 0; i--) {
		result = (result << 8) | data[i];
	}

	return result;
}
  402c0e:	3714      	adds	r7, #20
  402c10:	46bd      	mov	sp, r7
  402c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c16:	bf00      	nop
  402c18:	40008000 	.word	0x40008000
  402c1c:	004003ad 	.word	0x004003ad
  402c20:	00400379 	.word	0x00400379

00402c24 <DW1000_readDeviceIdentifier>:
	 DW1000_writeReg(OTP_IF_ID, DW1000_SUB, OTP_CTRL, 0x8000, OTP_IF_LEN);
	 delay_ms(150);
	 DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_CTRL1_OFFSET, (temp | PMSC_CTRL1_LDERUNE), PMSC_CTRL1_LEN);
}

uint64_t DW1000_readDeviceIdentifier() {
  402c24:	b510      	push	{r4, lr}
	uint64_t result = DW1000_readReg(DEV_ID_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, DEV_ID_LEN);
  402c26:	2304      	movs	r3, #4
  402c28:	2200      	movs	r2, #0
  402c2a:	4611      	mov	r1, r2
  402c2c:	4610      	mov	r0, r2
  402c2e:	4c01      	ldr	r4, [pc, #4]	; (402c34 <DW1000_readDeviceIdentifier+0x10>)
  402c30:	47a0      	blx	r4
	return result;
}
  402c32:	bd10      	pop	{r4, pc}
  402c34:	00402b51 	.word	0x00402b51

00402c38 <DW1000_readSystemStatus>:
uint64_t DW1000_readSystemConfiguration() {
	DW1000__syscfg = DW1000_readReg(SYS_CFG_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, SYS_CFG_LEN);
	return DW1000__syscfg;
}

uint64_t DW1000_readSystemStatus() {
  402c38:	b510      	push	{r4, lr}
	DW1000__sysstat = DW1000_readReg(SYS_STATUS_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, SYS_STATUS_LEN);
  402c3a:	2305      	movs	r3, #5
  402c3c:	2200      	movs	r2, #0
  402c3e:	4611      	mov	r1, r2
  402c40:	200f      	movs	r0, #15
  402c42:	4c03      	ldr	r4, [pc, #12]	; (402c50 <DW1000_readSystemStatus+0x18>)
  402c44:	47a0      	blx	r4
  402c46:	4b03      	ldr	r3, [pc, #12]	; (402c54 <DW1000_readSystemStatus+0x1c>)
  402c48:	6018      	str	r0, [r3, #0]
	return DW1000__sysstat;
}
  402c4a:	17c1      	asrs	r1, r0, #31
  402c4c:	bd10      	pop	{r4, pc}
  402c4e:	bf00      	nop
  402c50:	00402b51 	.word	0x00402b51
  402c54:	2040c444 	.word	0x2040c444

00402c58 <DW1000_writeReg>:
	}

	return result;
}

void DW1000_writeReg(uint8_t cmd, int subindex, uint16_t offset, uint64_t buffer, int n) {
  402c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c5c:	b087      	sub	sp, #28
  402c5e:	af00      	add	r7, sp, #0
  402c60:	6038      	str	r0, [r7, #0]
  402c62:	6079      	str	r1, [r7, #4]
  402c64:	60fa      	str	r2, [r7, #12]
  402c66:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
  402c6a:	6cbc      	ldr	r4, [r7, #72]	; 0x48
	uint8_t header[3];									// SPI transaction header
	int headerLen = 1;								// SPI transaction header length
	int i;											// Counter

	/* Split data buffer */
	uint8_t data[n];									// Array
  402c6c:	60bc      	str	r4, [r7, #8]
  402c6e:	1de3      	adds	r3, r4, #7
  402c70:	f023 0307 	bic.w	r3, r3, #7
  402c74:	ebad 0d03 	sub.w	sp, sp, r3
  402c78:	466d      	mov	r5, sp
    uint64_t mask = 0xFF;							// Mask for bitwise operation (eg: first iter.- 0000 0000 0000 00FF)
    for (i = 0; i < n; i++) {
  402c7a:	2c00      	cmp	r4, #0
  402c7c:	dd24      	ble.n	402cc8 <DW1000_writeReg+0x70>
  402c7e:	eb0d 0b04 	add.w	fp, sp, r4
  402c82:	2600      	movs	r6, #0
  402c84:	22ff      	movs	r2, #255	; 0xff
  402c86:	2300      	movs	r3, #0
  402c88:	46ec      	mov	ip, sp
  402c8a:	465c      	mov	r4, fp
        data[i] = (buffer & mask) >> (i * 8);
  402c8c:	ea08 0a02 	and.w	sl, r8, r2
  402c90:	ea09 0b03 	and.w	fp, r9, r3
  402c94:	f1c6 0e20 	rsb	lr, r6, #32
  402c98:	f1a6 0020 	sub.w	r0, r6, #32
  402c9c:	fa2a f106 	lsr.w	r1, sl, r6
  402ca0:	fa0b fe0e 	lsl.w	lr, fp, lr
  402ca4:	ea41 010e 	orr.w	r1, r1, lr
  402ca8:	fa2b f000 	lsr.w	r0, fp, r0
  402cac:	4301      	orrs	r1, r0
  402cae:	f80c 1b01 	strb.w	r1, [ip], #1
        mask = mask << 8;
  402cb2:	0219      	lsls	r1, r3, #8
  402cb4:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
  402cb8:	0210      	lsls	r0, r2, #8
  402cba:	4602      	mov	r2, r0
  402cbc:	460b      	mov	r3, r1
  402cbe:	3608      	adds	r6, #8
	int i;											// Counter

	/* Split data buffer */
	uint8_t data[n];									// Array
    uint64_t mask = 0xFF;							// Mask for bitwise operation (eg: first iter.- 0000 0000 0000 00FF)
    for (i = 0; i < n; i++) {
  402cc0:	45a4      	cmp	ip, r4
  402cc2:	d1e3      	bne.n	402c8c <DW1000_writeReg+0x34>
  402cc4:	6cbc      	ldr	r4, [r7, #72]	; 0x48
  402cc6:	e000      	b.n	402cca <DW1000_writeReg+0x72>
  402cc8:	2400      	movs	r4, #0
        data[i] = (buffer & mask) >> (i * 8);
        mask = mask << 8;
    }

    /* Generate header */
    if (!subindex) {
  402cca:	687b      	ldr	r3, [r7, #4]
  402ccc:	b92b      	cbnz	r3, 402cda <DW1000_writeReg+0x82>
    	header[0] = DW1000_WRITE | cmd;					// 0x80 OR with command if no sub-index
  402cce:	683b      	ldr	r3, [r7, #0]
  402cd0:	f063 007f 	orn	r0, r3, #127	; 0x7f
  402cd4:	7538      	strb	r0, [r7, #20]
	return result;
}

void DW1000_writeReg(uint8_t cmd, int subindex, uint16_t offset, uint64_t buffer, int n) {
	uint8_t header[3];									// SPI transaction header
	int headerLen = 1;								// SPI transaction header length
  402cd6:	2201      	movs	r2, #1
  402cd8:	e011      	b.n	402cfe <DW1000_writeReg+0xa6>
    /* Generate header */
    if (!subindex) {
    	header[0] = DW1000_WRITE | cmd;					// 0x80 OR with command if no sub-index
    }
    else {
    	header[0] = DW1000_WRITE_SUB | cmd;				// 0xC0 OR with command if sub-index is present
  402cda:	683b      	ldr	r3, [r7, #0]
  402cdc:	f063 003f 	orn	r0, r3, #63	; 0x3f
  402ce0:	7538      	strb	r0, [r7, #20]
    	if (offset < 128) {							// Check if extended sub-index is needed
  402ce2:	68fb      	ldr	r3, [r7, #12]
  402ce4:	2b7f      	cmp	r3, #127	; 0x7f
  402ce6:	d803      	bhi.n	402cf0 <DW1000_writeReg+0x98>
    		header[1] = offset;						
  402ce8:	7b3b      	ldrb	r3, [r7, #12]
  402cea:	757b      	strb	r3, [r7, #21]
    		headerLen = 2;
  402cec:	2202      	movs	r2, #2
  402cee:	e006      	b.n	402cfe <DW1000_writeReg+0xa6>
    	}
    	else {
    		int sub1 = 0x7F & offset;				// 0x7F OR with offset if extended sub-index is used 
    		int sub2 = (0x7F80 & offset) >> 7;		// Remaining offset shifted right 7 bits
    		header[1] = 0x80 | sub1;
  402cf0:	68fa      	ldr	r2, [r7, #12]
  402cf2:	f062 037f 	orn	r3, r2, #127	; 0x7f
  402cf6:	757b      	strb	r3, [r7, #21]
    		header[2] = sub2;
  402cf8:	09d2      	lsrs	r2, r2, #7
  402cfa:	75ba      	strb	r2, [r7, #22]
    		headerLen = 3;
  402cfc:	2203      	movs	r2, #3
    	}
    }
	//while(!(SPI0->SPI_SR & SPI_SR_TXEMPTY));
	spi_write_packet(SPI0,header+1,headerLen);
  402cfe:	f8df 8020 	ldr.w	r8, [pc, #32]	; 402d20 <DW1000_writeReg+0xc8>
  402d02:	f107 0115 	add.w	r1, r7, #21
  402d06:	4640      	mov	r0, r8
  402d08:	4e04      	ldr	r6, [pc, #16]	; (402d1c <DW1000_writeReg+0xc4>)
  402d0a:	47b0      	blx	r6
	
	//for(int i = 0;i<headerLen;i++){
	//	 spi_write(SPI0,header+i,NULL,NULL);
	//}
	
	spi_write_packet(SPI0,data+i,n);
  402d0c:	68ba      	ldr	r2, [r7, #8]
  402d0e:	1929      	adds	r1, r5, r4
  402d10:	4640      	mov	r0, r8
  402d12:	47b0      	blx	r6
    //}
    //for (i = 0; i < n; i++) {
    	//SPI.transfer(data[i]);
    //}
    //digitalWrite(_ss, HIGH);
}
  402d14:	371c      	adds	r7, #28
  402d16:	46bd      	mov	sp, r7
  402d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d1c:	00400271 	.word	0x00400271
  402d20:	40008000 	.word	0x40008000

00402d24 <DW1000_toggleGPIO_MODE>:

void DW1000_setSystemConfig(uint64_t buffer) {
	 DW1000_writeReg(SYS_CFG_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, buffer, SYS_CFG_LEN);
}

void DW1000_toggleGPIO_MODE() {
  402d24:	b530      	push	{r4, r5, lr}
  402d26:	b085      	sub	sp, #20
	 DW1000_writeReg(GPIO_CTRL_ID, DW1000_SUB, GPIO_MODE_OFFSET,0x001540, GPIO_MODE_LEN);
  402d28:	2504      	movs	r5, #4
  402d2a:	9502      	str	r5, [sp, #8]
  402d2c:	f44f 52aa 	mov.w	r2, #5440	; 0x1540
  402d30:	2300      	movs	r3, #0
  402d32:	e9cd 2300 	strd	r2, r3, [sp]
  402d36:	2200      	movs	r2, #0
  402d38:	2101      	movs	r1, #1
  402d3a:	2026      	movs	r0, #38	; 0x26
  402d3c:	4c06      	ldr	r4, [pc, #24]	; (402d58 <DW1000_toggleGPIO_MODE+0x34>)
  402d3e:	47a0      	blx	r4
	 DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_LEDC_OFFSET, 0x00000120, PMSC_LEDC_LEN);
  402d40:	9502      	str	r5, [sp, #8]
  402d42:	f44f 7290 	mov.w	r2, #288	; 0x120
  402d46:	2300      	movs	r3, #0
  402d48:	e9cd 2300 	strd	r2, r3, [sp]
  402d4c:	2228      	movs	r2, #40	; 0x28
  402d4e:	2101      	movs	r1, #1
  402d50:	2036      	movs	r0, #54	; 0x36
  402d52:	47a0      	blx	r4
}
  402d54:	b005      	add	sp, #20
  402d56:	bd30      	pop	{r4, r5, pc}
  402d58:	00402c59 	.word	0x00402c59

00402d5c <Task1>:
	return 0;
	/* Insert application code here, after the board has been initialized. */
}


void Task1 (void* pvParameters) {
  402d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int tg = 1;
	
	pio_clear(LED1);
  402d5e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402d62:	480d      	ldr	r0, [pc, #52]	; (402d98 <Task1+0x3c>)
  402d64:	4b0d      	ldr	r3, [pc, #52]	; (402d9c <Task1+0x40>)
  402d66:	4798      	blx	r3
	/* Insert application code here, after the board has been initialized. */
}


void Task1 (void* pvParameters) {
	int tg = 1;
  402d68:	2501      	movs	r5, #1
	
	
	
	for(;;){
		
		if(LEDtg)
  402d6a:	4c0d      	ldr	r4, [pc, #52]	; (402da0 <Task1+0x44>)
			tg = !tg;
			//sendDebugString("On\n");
		}
		else {
			
			pio_clear(LED1);
  402d6c:	4e0a      	ldr	r6, [pc, #40]	; (402d98 <Task1+0x3c>)
  402d6e:	4f0b      	ldr	r7, [pc, #44]	; (402d9c <Task1+0x40>)
	
	
	
	for(;;){
		
		if(LEDtg)
  402d70:	6823      	ldr	r3, [r4, #0]
  402d72:	b163      	cbz	r3, 402d8e <Task1+0x32>
		
		
		if (tg){
  402d74:	b135      	cbz	r5, 402d84 <Task1+0x28>
			
			pio_set(LED1);
  402d76:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402d7a:	4630      	mov	r0, r6
  402d7c:	4b09      	ldr	r3, [pc, #36]	; (402da4 <Task1+0x48>)
  402d7e:	4798      	blx	r3
			tg = !tg;
  402d80:	2500      	movs	r5, #0
  402d82:	e004      	b.n	402d8e <Task1+0x32>
			//sendDebugString("On\n");
		}
		else {
			
			pio_clear(LED1);
  402d84:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402d88:	4630      	mov	r0, r6
  402d8a:	47b8      	blx	r7
			tg = !tg;
  402d8c:	2501      	movs	r5, #1
			//sendDebugString("Fresh\n");
		}
		
		
		vTaskDelay(1000);
  402d8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402d92:	4b05      	ldr	r3, [pc, #20]	; (402da8 <Task1+0x4c>)
  402d94:	4798      	blx	r3
	}
  402d96:	e7eb      	b.n	402d70 <Task1+0x14>
  402d98:	400e1400 	.word	0x400e1400
  402d9c:	004022ed 	.word	0x004022ed
  402da0:	2040c458 	.word	0x2040c458
  402da4:	004022e9 	.word	0x004022e9
  402da8:	004017c1 	.word	0x004017c1

00402dac <ButtonTask>:

}

void ButtonTask(void* pvParameters){
  402dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	float movDir = 0;
	int cycle = 60;
	int max_i = 0;
	Byte walkEN = 0;
	
	PIOAsem = xSemaphoreCreateBinary();
  402db0:	2203      	movs	r2, #3
  402db2:	2100      	movs	r1, #0
  402db4:	2001      	movs	r0, #1
  402db6:	4ba1      	ldr	r3, [pc, #644]	; (40303c <ButtonTask+0x290>)
  402db8:	4798      	blx	r3
  402dba:	4ba1      	ldr	r3, [pc, #644]	; (403040 <ButtonTask+0x294>)
  402dbc:	6018      	str	r0, [r3, #0]
	
	int tg1 = 1;
	int tg2 = 1;
	int tgd = 1;
	
	int SW4Uptg = 0;
  402dbe:	f04f 0900 	mov.w	r9, #0

void ButtonTask(void* pvParameters){
	
	int tg1 = 1;
	int tg2 = 1;
	int tgd = 1;
  402dc2:	f04f 0a01 	mov.w	sl, #1
}

void ButtonTask(void* pvParameters){
	
	int tg1 = 1;
	int tg2 = 1;
  402dc6:	4657      	mov	r7, sl

}

void ButtonTask(void* pvParameters){
	
	int tg1 = 1;
  402dc8:	46d0      	mov	r8, sl
	
	PIOAsem = xSemaphoreCreateBinary();
	
	for(;;){
		
		if( PIOAsem !=NULL){
  402dca:	461d      	mov	r5, r3
			
			if( xSemaphoreTake(PIOAsem,0xFFFF) == pdTRUE){
  402dcc:	4c9d      	ldr	r4, [pc, #628]	; (403044 <ButtonTask+0x298>)
					if(tg1){
						pio_set(LED1);
						tg1 = !tg1;
					}
					else {
						pio_clear(LED1);
  402dce:	4e9e      	ldr	r6, [pc, #632]	; (403048 <ButtonTask+0x29c>)
	
	PIOAsem = xSemaphoreCreateBinary();
	
	for(;;){
		
		if( PIOAsem !=NULL){
  402dd0:	6828      	ldr	r0, [r5, #0]
  402dd2:	2800      	cmp	r0, #0
  402dd4:	d0fd      	beq.n	402dd2 <ButtonTask+0x26>
			
			if( xSemaphoreTake(PIOAsem,0xFFFF) == pdTRUE){
  402dd6:	2300      	movs	r3, #0
  402dd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
  402ddc:	4619      	mov	r1, r3
  402dde:	47a0      	blx	r4
  402de0:	2801      	cmp	r0, #1
  402de2:	d1f5      	bne.n	402dd0 <ButtonTask+0x24>
				
				switch(ButtonStatus){
  402de4:	4b99      	ldr	r3, [pc, #612]	; (40304c <ButtonTask+0x2a0>)
  402de6:	681b      	ldr	r3, [r3, #0]
  402de8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
  402dec:	d06c      	beq.n	402ec8 <ButtonTask+0x11c>
  402dee:	d812      	bhi.n	402e16 <ButtonTask+0x6a>
  402df0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  402df4:	f000 809b 	beq.w	402f2e <ButtonTask+0x182>
  402df8:	d806      	bhi.n	402e08 <ButtonTask+0x5c>
  402dfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  402dfe:	d025      	beq.n	402e4c <ButtonTask+0xa0>
  402e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  402e04:	d034      	beq.n	402e70 <ButtonTask+0xc4>
  402e06:	e143      	b.n	403090 <ButtonTask+0x2e4>
  402e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402e0c:	d072      	beq.n	402ef4 <ButtonTask+0x148>
  402e0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  402e12:	d043      	beq.n	402e9c <ButtonTask+0xf0>
  402e14:	e13c      	b.n	403090 <ButtonTask+0x2e4>
  402e16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  402e1a:	f000 80d8 	beq.w	402fce <ButtonTask+0x222>
  402e1e:	d808      	bhi.n	402e32 <ButtonTask+0x86>
  402e20:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  402e24:	f000 8099 	beq.w	402f5a <ButtonTask+0x1ae>
  402e28:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
  402e2c:	f000 80e1 	beq.w	402ff2 <ButtonTask+0x246>
  402e30:	e12e      	b.n	403090 <ButtonTask+0x2e4>
  402e32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
  402e36:	f000 80b8 	beq.w	402faa <ButtonTask+0x1fe>
  402e3a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  402e3e:	f000 80ea 	beq.w	403016 <ButtonTask+0x26a>
  402e42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
  402e46:	f040 8123 	bne.w	403090 <ButtonTask+0x2e4>
  402e4a:	e09c      	b.n	402f86 <ButtonTask+0x1da>
					
					case(Push1) :
					sendDebugString("Push Switch 1\n");
  402e4c:	4880      	ldr	r0, [pc, #512]	; (403050 <ButtonTask+0x2a4>)
  402e4e:	4b81      	ldr	r3, [pc, #516]	; (403054 <ButtonTask+0x2a8>)
  402e50:	4798      	blx	r3
					
					
					
					if(tg2){
  402e52:	b137      	cbz	r7, 402e62 <ButtonTask+0xb6>
						pio_set(LED2);
  402e54:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402e58:	4630      	mov	r0, r6
  402e5a:	4b7f      	ldr	r3, [pc, #508]	; (403058 <ButtonTask+0x2ac>)
  402e5c:	4798      	blx	r3
						tg2 = !tg2;
  402e5e:	2700      	movs	r7, #0
  402e60:	e7b6      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED2);
  402e62:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402e66:	4630      	mov	r0, r6
  402e68:	4b7c      	ldr	r3, [pc, #496]	; (40305c <ButtonTask+0x2b0>)
  402e6a:	4798      	blx	r3
						tg2 = !tg2;
  402e6c:	2701      	movs	r7, #1
  402e6e:	e7af      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(Push2) :
					sendDebugString("Push Switch 2\n");
  402e70:	487b      	ldr	r0, [pc, #492]	; (403060 <ButtonTask+0x2b4>)
  402e72:	4b78      	ldr	r3, [pc, #480]	; (403054 <ButtonTask+0x2a8>)
  402e74:	4798      	blx	r3
					if(tg1){
  402e76:	f1b8 0f00 	cmp.w	r8, #0
  402e7a:	d007      	beq.n	402e8c <ButtonTask+0xe0>
						pio_set(LED1);
  402e7c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402e80:	4630      	mov	r0, r6
  402e82:	4b75      	ldr	r3, [pc, #468]	; (403058 <ButtonTask+0x2ac>)
  402e84:	4798      	blx	r3
						tg1 = !tg1;
  402e86:	f04f 0800 	mov.w	r8, #0
  402e8a:	e7a1      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED1);
  402e8c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402e90:	4630      	mov	r0, r6
  402e92:	4b72      	ldr	r3, [pc, #456]	; (40305c <ButtonTask+0x2b0>)
  402e94:	4798      	blx	r3
						tg1 = !tg1;
  402e96:	f04f 0801 	mov.w	r8, #1
  402e9a:	e799      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW4Left) :
					sendDebugString("NAV4 Left\n");
  402e9c:	4871      	ldr	r0, [pc, #452]	; (403064 <ButtonTask+0x2b8>)
  402e9e:	4b6d      	ldr	r3, [pc, #436]	; (403054 <ButtonTask+0x2a8>)
  402ea0:	4798      	blx	r3
					if(tg1){
  402ea2:	f1b8 0f00 	cmp.w	r8, #0
  402ea6:	d007      	beq.n	402eb8 <ButtonTask+0x10c>
						pio_set(LED1);
  402ea8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402eac:	4630      	mov	r0, r6
  402eae:	4b6a      	ldr	r3, [pc, #424]	; (403058 <ButtonTask+0x2ac>)
  402eb0:	4798      	blx	r3
						tg1 = !tg1;
  402eb2:	f04f 0800 	mov.w	r8, #0
  402eb6:	e78b      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED1);
  402eb8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402ebc:	4630      	mov	r0, r6
  402ebe:	4b67      	ldr	r3, [pc, #412]	; (40305c <ButtonTask+0x2b0>)
  402ec0:	4798      	blx	r3
						tg1 = !tg1;
  402ec2:	f04f 0801 	mov.w	r8, #1
  402ec6:	e783      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW4Right) :
					sendDebugString("NAV4 Right\n");
  402ec8:	4867      	ldr	r0, [pc, #412]	; (403068 <ButtonTask+0x2bc>)
  402eca:	4b62      	ldr	r3, [pc, #392]	; (403054 <ButtonTask+0x2a8>)
  402ecc:	4798      	blx	r3
					if(tg1){
  402ece:	f1b8 0f00 	cmp.w	r8, #0
  402ed2:	d007      	beq.n	402ee4 <ButtonTask+0x138>
						pio_set(LED1);
  402ed4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402ed8:	4630      	mov	r0, r6
  402eda:	4b5f      	ldr	r3, [pc, #380]	; (403058 <ButtonTask+0x2ac>)
  402edc:	4798      	blx	r3
						tg1 = !tg1;
  402ede:	f04f 0800 	mov.w	r8, #0
  402ee2:	e775      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED1);
  402ee4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402ee8:	4630      	mov	r0, r6
  402eea:	4b5c      	ldr	r3, [pc, #368]	; (40305c <ButtonTask+0x2b0>)
  402eec:	4798      	blx	r3
						tg1 = !tg1;
  402eee:	f04f 0801 	mov.w	r8, #1
  402ef2:	e76d      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW4Up) :
					sendDebugString("NAV4 Up\n");
  402ef4:	485d      	ldr	r0, [pc, #372]	; (40306c <ButtonTask+0x2c0>)
  402ef6:	4b57      	ldr	r3, [pc, #348]	; (403054 <ButtonTask+0x2a8>)
  402ef8:	4798      	blx	r3
					
					
					SW4Uptg = !SW4Uptg;
  402efa:	f1b9 0f00 	cmp.w	r9, #0
  402efe:	bf0c      	ite	eq
  402f00:	f04f 0901 	moveq.w	r9, #1
  402f04:	f04f 0900 	movne.w	r9, #0
					
					if (SW4Uptg){
  402f08:	d108      	bne.n	402f1c <ButtonTask+0x170>
						pio_set(LED1);
  402f0a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402f0e:	4630      	mov	r0, r6
  402f10:	4b51      	ldr	r3, [pc, #324]	; (403058 <ButtonTask+0x2ac>)
  402f12:	4798      	blx	r3
						LEDtg = 1;
  402f14:	2201      	movs	r2, #1
  402f16:	4b56      	ldr	r3, [pc, #344]	; (403070 <ButtonTask+0x2c4>)
  402f18:	601a      	str	r2, [r3, #0]
  402f1a:	e759      	b.n	402dd0 <ButtonTask+0x24>
						
					}
					else{
						pio_clear(LED1);
  402f1c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402f20:	4630      	mov	r0, r6
  402f22:	4b4e      	ldr	r3, [pc, #312]	; (40305c <ButtonTask+0x2b0>)
  402f24:	4798      	blx	r3
						LEDtg = 0;
  402f26:	2200      	movs	r2, #0
  402f28:	4b51      	ldr	r3, [pc, #324]	; (403070 <ButtonTask+0x2c4>)
  402f2a:	601a      	str	r2, [r3, #0]
  402f2c:	e750      	b.n	402dd0 <ButtonTask+0x24>
					}
					
					break;
					
					case(SW4Down) :
					sendDebugString("NAV4 Down\n");
  402f2e:	4851      	ldr	r0, [pc, #324]	; (403074 <ButtonTask+0x2c8>)
  402f30:	4b48      	ldr	r3, [pc, #288]	; (403054 <ButtonTask+0x2a8>)
  402f32:	4798      	blx	r3
					
					
					
					if(tg1){
  402f34:	f1b8 0f00 	cmp.w	r8, #0
  402f38:	d007      	beq.n	402f4a <ButtonTask+0x19e>
						pio_set(LED1);
  402f3a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402f3e:	4630      	mov	r0, r6
  402f40:	4b45      	ldr	r3, [pc, #276]	; (403058 <ButtonTask+0x2ac>)
  402f42:	4798      	blx	r3
						tg1 = !tg1;
  402f44:	f04f 0800 	mov.w	r8, #0
  402f48:	e742      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED1);
  402f4a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402f4e:	4630      	mov	r0, r6
  402f50:	4b42      	ldr	r3, [pc, #264]	; (40305c <ButtonTask+0x2b0>)
  402f52:	4798      	blx	r3
						tg1 = !tg1;
  402f54:	f04f 0801 	mov.w	r8, #1
  402f58:	e73a      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW4Push) :
					sendDebugString("NAV4 Push\n");
  402f5a:	4847      	ldr	r0, [pc, #284]	; (403078 <ButtonTask+0x2cc>)
  402f5c:	4b3d      	ldr	r3, [pc, #244]	; (403054 <ButtonTask+0x2a8>)
  402f5e:	4798      	blx	r3
					if(tg1){
  402f60:	f1b8 0f00 	cmp.w	r8, #0
  402f64:	d007      	beq.n	402f76 <ButtonTask+0x1ca>
						pio_set(LED1);
  402f66:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402f6a:	4630      	mov	r0, r6
  402f6c:	4b3a      	ldr	r3, [pc, #232]	; (403058 <ButtonTask+0x2ac>)
  402f6e:	4798      	blx	r3
						tg1 = !tg1;
  402f70:	f04f 0800 	mov.w	r8, #0
  402f74:	e72c      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED1);
  402f76:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402f7a:	4630      	mov	r0, r6
  402f7c:	4b37      	ldr	r3, [pc, #220]	; (40305c <ButtonTask+0x2b0>)
  402f7e:	4798      	blx	r3
						tg1 = !tg1;
  402f80:	f04f 0801 	mov.w	r8, #1
  402f84:	e724      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW5Left) :
					sendDebugString("NAV5 Left\n");
  402f86:	483d      	ldr	r0, [pc, #244]	; (40307c <ButtonTask+0x2d0>)
  402f88:	4b32      	ldr	r3, [pc, #200]	; (403054 <ButtonTask+0x2a8>)
  402f8a:	4798      	blx	r3
					if(tg2){
  402f8c:	b137      	cbz	r7, 402f9c <ButtonTask+0x1f0>
						pio_set(LED2);
  402f8e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402f92:	4630      	mov	r0, r6
  402f94:	4b30      	ldr	r3, [pc, #192]	; (403058 <ButtonTask+0x2ac>)
  402f96:	4798      	blx	r3
						tg2 = !tg2;
  402f98:	2700      	movs	r7, #0
  402f9a:	e719      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED2);
  402f9c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fa0:	4630      	mov	r0, r6
  402fa2:	4b2e      	ldr	r3, [pc, #184]	; (40305c <ButtonTask+0x2b0>)
  402fa4:	4798      	blx	r3
						tg2 = !tg2;
  402fa6:	2701      	movs	r7, #1
  402fa8:	e712      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW5Right) :
					sendDebugString("NAV5 Right\n");
  402faa:	4835      	ldr	r0, [pc, #212]	; (403080 <ButtonTask+0x2d4>)
  402fac:	4b29      	ldr	r3, [pc, #164]	; (403054 <ButtonTask+0x2a8>)
  402fae:	4798      	blx	r3
					if(tg2){
  402fb0:	b137      	cbz	r7, 402fc0 <ButtonTask+0x214>
						pio_set(LED2);
  402fb2:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fb6:	4630      	mov	r0, r6
  402fb8:	4b27      	ldr	r3, [pc, #156]	; (403058 <ButtonTask+0x2ac>)
  402fba:	4798      	blx	r3
						tg2 = !tg2;
  402fbc:	2700      	movs	r7, #0
  402fbe:	e707      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED2);
  402fc0:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fc4:	4630      	mov	r0, r6
  402fc6:	4b25      	ldr	r3, [pc, #148]	; (40305c <ButtonTask+0x2b0>)
  402fc8:	4798      	blx	r3
						tg2 = !tg2;
  402fca:	2701      	movs	r7, #1
  402fcc:	e700      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW5Up) :
					sendDebugString("NAV5 Up\n");
  402fce:	482d      	ldr	r0, [pc, #180]	; (403084 <ButtonTask+0x2d8>)
  402fd0:	4b20      	ldr	r3, [pc, #128]	; (403054 <ButtonTask+0x2a8>)
  402fd2:	4798      	blx	r3
					if(tg2){
  402fd4:	b137      	cbz	r7, 402fe4 <ButtonTask+0x238>
						pio_set(LED2);
  402fd6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fda:	4630      	mov	r0, r6
  402fdc:	4b1e      	ldr	r3, [pc, #120]	; (403058 <ButtonTask+0x2ac>)
  402fde:	4798      	blx	r3
						tg2 = !tg2;
  402fe0:	2700      	movs	r7, #0
  402fe2:	e6f5      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED2);
  402fe4:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fe8:	4630      	mov	r0, r6
  402fea:	4b1c      	ldr	r3, [pc, #112]	; (40305c <ButtonTask+0x2b0>)
  402fec:	4798      	blx	r3
						tg2 = !tg2;
  402fee:	2701      	movs	r7, #1
  402ff0:	e6ee      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW5Down) :
					sendDebugString("NAV5 Down\n");
  402ff2:	4825      	ldr	r0, [pc, #148]	; (403088 <ButtonTask+0x2dc>)
  402ff4:	4b17      	ldr	r3, [pc, #92]	; (403054 <ButtonTask+0x2a8>)
  402ff6:	4798      	blx	r3
					if(tg2){
  402ff8:	b137      	cbz	r7, 403008 <ButtonTask+0x25c>
						pio_set(LED2);
  402ffa:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402ffe:	4630      	mov	r0, r6
  403000:	4b15      	ldr	r3, [pc, #84]	; (403058 <ButtonTask+0x2ac>)
  403002:	4798      	blx	r3
						tg2 = !tg2;
  403004:	2700      	movs	r7, #0
  403006:	e6e3      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED2);
  403008:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40300c:	4630      	mov	r0, r6
  40300e:	4b13      	ldr	r3, [pc, #76]	; (40305c <ButtonTask+0x2b0>)
  403010:	4798      	blx	r3
						tg2 = !tg2;
  403012:	2701      	movs	r7, #1
  403014:	e6dc      	b.n	402dd0 <ButtonTask+0x24>
					}
					break;
					
					case(SW5Push) :
					sendDebugString("NAV5 Push\n");
  403016:	481d      	ldr	r0, [pc, #116]	; (40308c <ButtonTask+0x2e0>)
  403018:	4b0e      	ldr	r3, [pc, #56]	; (403054 <ButtonTask+0x2a8>)
  40301a:	4798      	blx	r3
					if(tg2){
  40301c:	b137      	cbz	r7, 40302c <ButtonTask+0x280>
						pio_set(LED2);
  40301e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403022:	4630      	mov	r0, r6
  403024:	4b0c      	ldr	r3, [pc, #48]	; (403058 <ButtonTask+0x2ac>)
  403026:	4798      	blx	r3
						tg2 = !tg2;
  403028:	2700      	movs	r7, #0
  40302a:	e6d1      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED2);
  40302c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403030:	4630      	mov	r0, r6
  403032:	4b0a      	ldr	r3, [pc, #40]	; (40305c <ButtonTask+0x2b0>)
  403034:	4798      	blx	r3
						tg2 = !tg2;
  403036:	2701      	movs	r7, #1
  403038:	e6ca      	b.n	402dd0 <ButtonTask+0x24>
  40303a:	bf00      	nop
  40303c:	00400b9d 	.word	0x00400b9d
  403040:	2040c348 	.word	0x2040c348
  403044:	00400fd5 	.word	0x00400fd5
  403048:	400e1400 	.word	0x400e1400
  40304c:	2040c45c 	.word	0x2040c45c
  403050:	00407f54 	.word	0x00407f54
  403054:	00402b09 	.word	0x00402b09
  403058:	004022e9 	.word	0x004022e9
  40305c:	004022ed 	.word	0x004022ed
  403060:	00407f64 	.word	0x00407f64
  403064:	00407f74 	.word	0x00407f74
  403068:	00407f80 	.word	0x00407f80
  40306c:	00407f8c 	.word	0x00407f8c
  403070:	2040c458 	.word	0x2040c458
  403074:	00407f98 	.word	0x00407f98
  403078:	00407fa4 	.word	0x00407fa4
  40307c:	00407fb0 	.word	0x00407fb0
  403080:	00407fbc 	.word	0x00407fbc
  403084:	00407fc8 	.word	0x00407fc8
  403088:	00407fd4 	.word	0x00407fd4
  40308c:	00407fe0 	.word	0x00407fe0
					}
					break;
					
					default :
					sendDebugString("ANALOGUE BITCH!\n");
  403090:	480f      	ldr	r0, [pc, #60]	; (4030d0 <ButtonTask+0x324>)
  403092:	4b10      	ldr	r3, [pc, #64]	; (4030d4 <ButtonTask+0x328>)
  403094:	4798      	blx	r3
					if(tgd){
  403096:	f1ba 0f00 	cmp.w	sl, #0
  40309a:	d00c      	beq.n	4030b6 <ButtonTask+0x30a>
						pio_set(LED1);
  40309c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4030a0:	4630      	mov	r0, r6
  4030a2:	f8df a034 	ldr.w	sl, [pc, #52]	; 4030d8 <ButtonTask+0x32c>
  4030a6:	47d0      	blx	sl
						pio_set(LED2);
  4030a8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4030ac:	4630      	mov	r0, r6
  4030ae:	47d0      	blx	sl
						tgd = !tgd;
  4030b0:	f04f 0a00 	mov.w	sl, #0
  4030b4:	e68c      	b.n	402dd0 <ButtonTask+0x24>
					}
					else {
						pio_clear(LED1);
  4030b6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4030ba:	4630      	mov	r0, r6
  4030bc:	f8df a01c 	ldr.w	sl, [pc, #28]	; 4030dc <ButtonTask+0x330>
  4030c0:	47d0      	blx	sl
						pio_clear(LED2);
  4030c2:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4030c6:	4630      	mov	r0, r6
  4030c8:	47d0      	blx	sl
						tgd = !tgd;
  4030ca:	f04f 0a01 	mov.w	sl, #1
  4030ce:	e67f      	b.n	402dd0 <ButtonTask+0x24>
  4030d0:	00407fec 	.word	0x00407fec
  4030d4:	00402b09 	.word	0x00402b09
  4030d8:	004022e9 	.word	0x004022e9
  4030dc:	004022ed 	.word	0x004022ed

004030e0 <main>:
uint32_t ButtonStatus;
int LEDtg;



int main (void){
  4030e0:	b570      	push	{r4, r5, r6, lr}
  4030e2:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */

	board_init();
  4030e4:	4b14      	ldr	r3, [pc, #80]	; (403138 <main+0x58>)
  4030e6:	4798      	blx	r3
	xTaskCreate(Task1,"TASK1",200,NULL,2,NULL);
  4030e8:	2400      	movs	r4, #0
  4030ea:	9403      	str	r4, [sp, #12]
  4030ec:	9402      	str	r4, [sp, #8]
  4030ee:	9401      	str	r4, [sp, #4]
  4030f0:	2302      	movs	r3, #2
  4030f2:	9300      	str	r3, [sp, #0]
  4030f4:	4623      	mov	r3, r4
  4030f6:	22c8      	movs	r2, #200	; 0xc8
  4030f8:	4910      	ldr	r1, [pc, #64]	; (40313c <main+0x5c>)
  4030fa:	4811      	ldr	r0, [pc, #68]	; (403140 <main+0x60>)
  4030fc:	4d11      	ldr	r5, [pc, #68]	; (403144 <main+0x64>)
  4030fe:	47a8      	blx	r5
	xTaskCreate(ButtonTask,"BUTTONTASK",200,NULL,1,NULL);
  403100:	9403      	str	r4, [sp, #12]
  403102:	9402      	str	r4, [sp, #8]
  403104:	9401      	str	r4, [sp, #4]
  403106:	2301      	movs	r3, #1
  403108:	9300      	str	r3, [sp, #0]
  40310a:	4623      	mov	r3, r4
  40310c:	22c8      	movs	r2, #200	; 0xc8
  40310e:	490e      	ldr	r1, [pc, #56]	; (403148 <main+0x68>)
  403110:	480e      	ldr	r0, [pc, #56]	; (40314c <main+0x6c>)
  403112:	47a8      	blx	r5
	pio_set(LED1);
  403114:	4e0e      	ldr	r6, [pc, #56]	; (403150 <main+0x70>)
  403116:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40311a:	4630      	mov	r0, r6
  40311c:	4d0d      	ldr	r5, [pc, #52]	; (403154 <main+0x74>)
  40311e:	47a8      	blx	r5
	pio_set(LED2);
  403120:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403124:	4630      	mov	r0, r6
  403126:	47a8      	blx	r5
	
	sendDebugString("Lights on\n Hi Shovel Lord\n");
  403128:	480b      	ldr	r0, [pc, #44]	; (403158 <main+0x78>)
  40312a:	4b0c      	ldr	r3, [pc, #48]	; (40315c <main+0x7c>)
  40312c:	4798      	blx	r3
	vTaskStartScheduler();
  40312e:	4b0c      	ldr	r3, [pc, #48]	; (403160 <main+0x80>)
  403130:	4798      	blx	r3
	
	
	return 0;
	/* Insert application code here, after the board has been initialized. */
}
  403132:	4620      	mov	r0, r4
  403134:	b004      	add	sp, #16
  403136:	bd70      	pop	{r4, r5, r6, pc}
  403138:	00402611 	.word	0x00402611
  40313c:	00408000 	.word	0x00408000
  403140:	00402d5d 	.word	0x00402d5d
  403144:	004012a1 	.word	0x004012a1
  403148:	00408008 	.word	0x00408008
  40314c:	00402dad 	.word	0x00402dad
  403150:	400e1400 	.word	0x400e1400
  403154:	004022e9 	.word	0x004022e9
  403158:	00408014 	.word	0x00408014
  40315c:	00402b09 	.word	0x00402b09
  403160:	004014c9 	.word	0x004014c9

00403164 <PIOA_Handler>:
CLIbuf[CLIbufIndex] = temp;
CLIbufIndex++;
if(temp = "\n") xSemaphoreGiveFromISR(UARTsem,NULL);
}*/

void PIOA_Handler (void) {
  403164:	b538      	push	{r3, r4, r5, lr}
	
	ButtonStatus = pio_get_interrupt_status(PIOA);
  403166:	4d09      	ldr	r5, [pc, #36]	; (40318c <PIOA_Handler+0x28>)
  403168:	4628      	mov	r0, r5
  40316a:	4b09      	ldr	r3, [pc, #36]	; (403190 <PIOA_Handler+0x2c>)
  40316c:	4798      	blx	r3
  40316e:	4c09      	ldr	r4, [pc, #36]	; (403194 <PIOA_Handler+0x30>)
  403170:	6020      	str	r0, [r4, #0]
	ButtonStatus &= pio_get_interrupt_mask(PIOA);
  403172:	4628      	mov	r0, r5
  403174:	4b08      	ldr	r3, [pc, #32]	; (403198 <PIOA_Handler+0x34>)
  403176:	4798      	blx	r3
  403178:	6823      	ldr	r3, [r4, #0]
  40317a:	4018      	ands	r0, r3
  40317c:	6020      	str	r0, [r4, #0]
	xSemaphoreGiveFromISR(PIOAsem,NULL);
  40317e:	2100      	movs	r1, #0
  403180:	4b06      	ldr	r3, [pc, #24]	; (40319c <PIOA_Handler+0x38>)
  403182:	6818      	ldr	r0, [r3, #0]
  403184:	4b06      	ldr	r3, [pc, #24]	; (4031a0 <PIOA_Handler+0x3c>)
  403186:	4798      	blx	r3
  403188:	bd38      	pop	{r3, r4, r5, pc}
  40318a:	bf00      	nop
  40318c:	400e0e00 	.word	0x400e0e00
  403190:	00402421 	.word	0x00402421
  403194:	2040c45c 	.word	0x2040c45c
  403198:	00402425 	.word	0x00402425
  40319c:	2040c348 	.word	0x2040c348
  4031a0:	00400ef5 	.word	0x00400ef5

004031a4 <__aeabi_drsub>:
  4031a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4031a8:	e002      	b.n	4031b0 <__adddf3>
  4031aa:	bf00      	nop

004031ac <__aeabi_dsub>:
  4031ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004031b0 <__adddf3>:
  4031b0:	b530      	push	{r4, r5, lr}
  4031b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4031b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4031ba:	ea94 0f05 	teq	r4, r5
  4031be:	bf08      	it	eq
  4031c0:	ea90 0f02 	teqeq	r0, r2
  4031c4:	bf1f      	itttt	ne
  4031c6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4031ca:	ea55 0c02 	orrsne.w	ip, r5, r2
  4031ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4031d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4031d6:	f000 80e2 	beq.w	40339e <__adddf3+0x1ee>
  4031da:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4031de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4031e2:	bfb8      	it	lt
  4031e4:	426d      	neglt	r5, r5
  4031e6:	dd0c      	ble.n	403202 <__adddf3+0x52>
  4031e8:	442c      	add	r4, r5
  4031ea:	ea80 0202 	eor.w	r2, r0, r2
  4031ee:	ea81 0303 	eor.w	r3, r1, r3
  4031f2:	ea82 0000 	eor.w	r0, r2, r0
  4031f6:	ea83 0101 	eor.w	r1, r3, r1
  4031fa:	ea80 0202 	eor.w	r2, r0, r2
  4031fe:	ea81 0303 	eor.w	r3, r1, r3
  403202:	2d36      	cmp	r5, #54	; 0x36
  403204:	bf88      	it	hi
  403206:	bd30      	pophi	{r4, r5, pc}
  403208:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40320c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403210:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403214:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403218:	d002      	beq.n	403220 <__adddf3+0x70>
  40321a:	4240      	negs	r0, r0
  40321c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403220:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403224:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403228:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40322c:	d002      	beq.n	403234 <__adddf3+0x84>
  40322e:	4252      	negs	r2, r2
  403230:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403234:	ea94 0f05 	teq	r4, r5
  403238:	f000 80a7 	beq.w	40338a <__adddf3+0x1da>
  40323c:	f1a4 0401 	sub.w	r4, r4, #1
  403240:	f1d5 0e20 	rsbs	lr, r5, #32
  403244:	db0d      	blt.n	403262 <__adddf3+0xb2>
  403246:	fa02 fc0e 	lsl.w	ip, r2, lr
  40324a:	fa22 f205 	lsr.w	r2, r2, r5
  40324e:	1880      	adds	r0, r0, r2
  403250:	f141 0100 	adc.w	r1, r1, #0
  403254:	fa03 f20e 	lsl.w	r2, r3, lr
  403258:	1880      	adds	r0, r0, r2
  40325a:	fa43 f305 	asr.w	r3, r3, r5
  40325e:	4159      	adcs	r1, r3
  403260:	e00e      	b.n	403280 <__adddf3+0xd0>
  403262:	f1a5 0520 	sub.w	r5, r5, #32
  403266:	f10e 0e20 	add.w	lr, lr, #32
  40326a:	2a01      	cmp	r2, #1
  40326c:	fa03 fc0e 	lsl.w	ip, r3, lr
  403270:	bf28      	it	cs
  403272:	f04c 0c02 	orrcs.w	ip, ip, #2
  403276:	fa43 f305 	asr.w	r3, r3, r5
  40327a:	18c0      	adds	r0, r0, r3
  40327c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403280:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403284:	d507      	bpl.n	403296 <__adddf3+0xe6>
  403286:	f04f 0e00 	mov.w	lr, #0
  40328a:	f1dc 0c00 	rsbs	ip, ip, #0
  40328e:	eb7e 0000 	sbcs.w	r0, lr, r0
  403292:	eb6e 0101 	sbc.w	r1, lr, r1
  403296:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40329a:	d31b      	bcc.n	4032d4 <__adddf3+0x124>
  40329c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4032a0:	d30c      	bcc.n	4032bc <__adddf3+0x10c>
  4032a2:	0849      	lsrs	r1, r1, #1
  4032a4:	ea5f 0030 	movs.w	r0, r0, rrx
  4032a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4032ac:	f104 0401 	add.w	r4, r4, #1
  4032b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4032b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4032b8:	f080 809a 	bcs.w	4033f0 <__adddf3+0x240>
  4032bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4032c0:	bf08      	it	eq
  4032c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4032c6:	f150 0000 	adcs.w	r0, r0, #0
  4032ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4032ce:	ea41 0105 	orr.w	r1, r1, r5
  4032d2:	bd30      	pop	{r4, r5, pc}
  4032d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4032d8:	4140      	adcs	r0, r0
  4032da:	eb41 0101 	adc.w	r1, r1, r1
  4032de:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4032e2:	f1a4 0401 	sub.w	r4, r4, #1
  4032e6:	d1e9      	bne.n	4032bc <__adddf3+0x10c>
  4032e8:	f091 0f00 	teq	r1, #0
  4032ec:	bf04      	itt	eq
  4032ee:	4601      	moveq	r1, r0
  4032f0:	2000      	moveq	r0, #0
  4032f2:	fab1 f381 	clz	r3, r1
  4032f6:	bf08      	it	eq
  4032f8:	3320      	addeq	r3, #32
  4032fa:	f1a3 030b 	sub.w	r3, r3, #11
  4032fe:	f1b3 0220 	subs.w	r2, r3, #32
  403302:	da0c      	bge.n	40331e <__adddf3+0x16e>
  403304:	320c      	adds	r2, #12
  403306:	dd08      	ble.n	40331a <__adddf3+0x16a>
  403308:	f102 0c14 	add.w	ip, r2, #20
  40330c:	f1c2 020c 	rsb	r2, r2, #12
  403310:	fa01 f00c 	lsl.w	r0, r1, ip
  403314:	fa21 f102 	lsr.w	r1, r1, r2
  403318:	e00c      	b.n	403334 <__adddf3+0x184>
  40331a:	f102 0214 	add.w	r2, r2, #20
  40331e:	bfd8      	it	le
  403320:	f1c2 0c20 	rsble	ip, r2, #32
  403324:	fa01 f102 	lsl.w	r1, r1, r2
  403328:	fa20 fc0c 	lsr.w	ip, r0, ip
  40332c:	bfdc      	itt	le
  40332e:	ea41 010c 	orrle.w	r1, r1, ip
  403332:	4090      	lslle	r0, r2
  403334:	1ae4      	subs	r4, r4, r3
  403336:	bfa2      	ittt	ge
  403338:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40333c:	4329      	orrge	r1, r5
  40333e:	bd30      	popge	{r4, r5, pc}
  403340:	ea6f 0404 	mvn.w	r4, r4
  403344:	3c1f      	subs	r4, #31
  403346:	da1c      	bge.n	403382 <__adddf3+0x1d2>
  403348:	340c      	adds	r4, #12
  40334a:	dc0e      	bgt.n	40336a <__adddf3+0x1ba>
  40334c:	f104 0414 	add.w	r4, r4, #20
  403350:	f1c4 0220 	rsb	r2, r4, #32
  403354:	fa20 f004 	lsr.w	r0, r0, r4
  403358:	fa01 f302 	lsl.w	r3, r1, r2
  40335c:	ea40 0003 	orr.w	r0, r0, r3
  403360:	fa21 f304 	lsr.w	r3, r1, r4
  403364:	ea45 0103 	orr.w	r1, r5, r3
  403368:	bd30      	pop	{r4, r5, pc}
  40336a:	f1c4 040c 	rsb	r4, r4, #12
  40336e:	f1c4 0220 	rsb	r2, r4, #32
  403372:	fa20 f002 	lsr.w	r0, r0, r2
  403376:	fa01 f304 	lsl.w	r3, r1, r4
  40337a:	ea40 0003 	orr.w	r0, r0, r3
  40337e:	4629      	mov	r1, r5
  403380:	bd30      	pop	{r4, r5, pc}
  403382:	fa21 f004 	lsr.w	r0, r1, r4
  403386:	4629      	mov	r1, r5
  403388:	bd30      	pop	{r4, r5, pc}
  40338a:	f094 0f00 	teq	r4, #0
  40338e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403392:	bf06      	itte	eq
  403394:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403398:	3401      	addeq	r4, #1
  40339a:	3d01      	subne	r5, #1
  40339c:	e74e      	b.n	40323c <__adddf3+0x8c>
  40339e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4033a2:	bf18      	it	ne
  4033a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4033a8:	d029      	beq.n	4033fe <__adddf3+0x24e>
  4033aa:	ea94 0f05 	teq	r4, r5
  4033ae:	bf08      	it	eq
  4033b0:	ea90 0f02 	teqeq	r0, r2
  4033b4:	d005      	beq.n	4033c2 <__adddf3+0x212>
  4033b6:	ea54 0c00 	orrs.w	ip, r4, r0
  4033ba:	bf04      	itt	eq
  4033bc:	4619      	moveq	r1, r3
  4033be:	4610      	moveq	r0, r2
  4033c0:	bd30      	pop	{r4, r5, pc}
  4033c2:	ea91 0f03 	teq	r1, r3
  4033c6:	bf1e      	ittt	ne
  4033c8:	2100      	movne	r1, #0
  4033ca:	2000      	movne	r0, #0
  4033cc:	bd30      	popne	{r4, r5, pc}
  4033ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4033d2:	d105      	bne.n	4033e0 <__adddf3+0x230>
  4033d4:	0040      	lsls	r0, r0, #1
  4033d6:	4149      	adcs	r1, r1
  4033d8:	bf28      	it	cs
  4033da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4033de:	bd30      	pop	{r4, r5, pc}
  4033e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4033e4:	bf3c      	itt	cc
  4033e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4033ea:	bd30      	popcc	{r4, r5, pc}
  4033ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4033f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4033f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4033f8:	f04f 0000 	mov.w	r0, #0
  4033fc:	bd30      	pop	{r4, r5, pc}
  4033fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403402:	bf1a      	itte	ne
  403404:	4619      	movne	r1, r3
  403406:	4610      	movne	r0, r2
  403408:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40340c:	bf1c      	itt	ne
  40340e:	460b      	movne	r3, r1
  403410:	4602      	movne	r2, r0
  403412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403416:	bf06      	itte	eq
  403418:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40341c:	ea91 0f03 	teqeq	r1, r3
  403420:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403424:	bd30      	pop	{r4, r5, pc}
  403426:	bf00      	nop

00403428 <__aeabi_ui2d>:
  403428:	f090 0f00 	teq	r0, #0
  40342c:	bf04      	itt	eq
  40342e:	2100      	moveq	r1, #0
  403430:	4770      	bxeq	lr
  403432:	b530      	push	{r4, r5, lr}
  403434:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403438:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40343c:	f04f 0500 	mov.w	r5, #0
  403440:	f04f 0100 	mov.w	r1, #0
  403444:	e750      	b.n	4032e8 <__adddf3+0x138>
  403446:	bf00      	nop

00403448 <__aeabi_i2d>:
  403448:	f090 0f00 	teq	r0, #0
  40344c:	bf04      	itt	eq
  40344e:	2100      	moveq	r1, #0
  403450:	4770      	bxeq	lr
  403452:	b530      	push	{r4, r5, lr}
  403454:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403458:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40345c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403460:	bf48      	it	mi
  403462:	4240      	negmi	r0, r0
  403464:	f04f 0100 	mov.w	r1, #0
  403468:	e73e      	b.n	4032e8 <__adddf3+0x138>
  40346a:	bf00      	nop

0040346c <__aeabi_f2d>:
  40346c:	0042      	lsls	r2, r0, #1
  40346e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403472:	ea4f 0131 	mov.w	r1, r1, rrx
  403476:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40347a:	bf1f      	itttt	ne
  40347c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403480:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403484:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403488:	4770      	bxne	lr
  40348a:	f092 0f00 	teq	r2, #0
  40348e:	bf14      	ite	ne
  403490:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403494:	4770      	bxeq	lr
  403496:	b530      	push	{r4, r5, lr}
  403498:	f44f 7460 	mov.w	r4, #896	; 0x380
  40349c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4034a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4034a4:	e720      	b.n	4032e8 <__adddf3+0x138>
  4034a6:	bf00      	nop

004034a8 <__aeabi_ul2d>:
  4034a8:	ea50 0201 	orrs.w	r2, r0, r1
  4034ac:	bf08      	it	eq
  4034ae:	4770      	bxeq	lr
  4034b0:	b530      	push	{r4, r5, lr}
  4034b2:	f04f 0500 	mov.w	r5, #0
  4034b6:	e00a      	b.n	4034ce <__aeabi_l2d+0x16>

004034b8 <__aeabi_l2d>:
  4034b8:	ea50 0201 	orrs.w	r2, r0, r1
  4034bc:	bf08      	it	eq
  4034be:	4770      	bxeq	lr
  4034c0:	b530      	push	{r4, r5, lr}
  4034c2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4034c6:	d502      	bpl.n	4034ce <__aeabi_l2d+0x16>
  4034c8:	4240      	negs	r0, r0
  4034ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4034ce:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4034d2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4034d6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4034da:	f43f aedc 	beq.w	403296 <__adddf3+0xe6>
  4034de:	f04f 0203 	mov.w	r2, #3
  4034e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4034e6:	bf18      	it	ne
  4034e8:	3203      	addne	r2, #3
  4034ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4034ee:	bf18      	it	ne
  4034f0:	3203      	addne	r2, #3
  4034f2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4034f6:	f1c2 0320 	rsb	r3, r2, #32
  4034fa:	fa00 fc03 	lsl.w	ip, r0, r3
  4034fe:	fa20 f002 	lsr.w	r0, r0, r2
  403502:	fa01 fe03 	lsl.w	lr, r1, r3
  403506:	ea40 000e 	orr.w	r0, r0, lr
  40350a:	fa21 f102 	lsr.w	r1, r1, r2
  40350e:	4414      	add	r4, r2
  403510:	e6c1      	b.n	403296 <__adddf3+0xe6>
  403512:	bf00      	nop

00403514 <__aeabi_dmul>:
  403514:	b570      	push	{r4, r5, r6, lr}
  403516:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40351a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40351e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403522:	bf1d      	ittte	ne
  403524:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403528:	ea94 0f0c 	teqne	r4, ip
  40352c:	ea95 0f0c 	teqne	r5, ip
  403530:	f000 f8de 	bleq	4036f0 <__aeabi_dmul+0x1dc>
  403534:	442c      	add	r4, r5
  403536:	ea81 0603 	eor.w	r6, r1, r3
  40353a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40353e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  403542:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403546:	bf18      	it	ne
  403548:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40354c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403550:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403554:	d038      	beq.n	4035c8 <__aeabi_dmul+0xb4>
  403556:	fba0 ce02 	umull	ip, lr, r0, r2
  40355a:	f04f 0500 	mov.w	r5, #0
  40355e:	fbe1 e502 	umlal	lr, r5, r1, r2
  403562:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403566:	fbe0 e503 	umlal	lr, r5, r0, r3
  40356a:	f04f 0600 	mov.w	r6, #0
  40356e:	fbe1 5603 	umlal	r5, r6, r1, r3
  403572:	f09c 0f00 	teq	ip, #0
  403576:	bf18      	it	ne
  403578:	f04e 0e01 	orrne.w	lr, lr, #1
  40357c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403580:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403584:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403588:	d204      	bcs.n	403594 <__aeabi_dmul+0x80>
  40358a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40358e:	416d      	adcs	r5, r5
  403590:	eb46 0606 	adc.w	r6, r6, r6
  403594:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403598:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40359c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4035a0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4035a4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4035a8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4035ac:	bf88      	it	hi
  4035ae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4035b2:	d81e      	bhi.n	4035f2 <__aeabi_dmul+0xde>
  4035b4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4035b8:	bf08      	it	eq
  4035ba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4035be:	f150 0000 	adcs.w	r0, r0, #0
  4035c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4035c6:	bd70      	pop	{r4, r5, r6, pc}
  4035c8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4035cc:	ea46 0101 	orr.w	r1, r6, r1
  4035d0:	ea40 0002 	orr.w	r0, r0, r2
  4035d4:	ea81 0103 	eor.w	r1, r1, r3
  4035d8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4035dc:	bfc2      	ittt	gt
  4035de:	ebd4 050c 	rsbsgt	r5, r4, ip
  4035e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4035e6:	bd70      	popgt	{r4, r5, r6, pc}
  4035e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4035ec:	f04f 0e00 	mov.w	lr, #0
  4035f0:	3c01      	subs	r4, #1
  4035f2:	f300 80ab 	bgt.w	40374c <__aeabi_dmul+0x238>
  4035f6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4035fa:	bfde      	ittt	le
  4035fc:	2000      	movle	r0, #0
  4035fe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  403602:	bd70      	pople	{r4, r5, r6, pc}
  403604:	f1c4 0400 	rsb	r4, r4, #0
  403608:	3c20      	subs	r4, #32
  40360a:	da35      	bge.n	403678 <__aeabi_dmul+0x164>
  40360c:	340c      	adds	r4, #12
  40360e:	dc1b      	bgt.n	403648 <__aeabi_dmul+0x134>
  403610:	f104 0414 	add.w	r4, r4, #20
  403614:	f1c4 0520 	rsb	r5, r4, #32
  403618:	fa00 f305 	lsl.w	r3, r0, r5
  40361c:	fa20 f004 	lsr.w	r0, r0, r4
  403620:	fa01 f205 	lsl.w	r2, r1, r5
  403624:	ea40 0002 	orr.w	r0, r0, r2
  403628:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40362c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403630:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403634:	fa21 f604 	lsr.w	r6, r1, r4
  403638:	eb42 0106 	adc.w	r1, r2, r6
  40363c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403640:	bf08      	it	eq
  403642:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403646:	bd70      	pop	{r4, r5, r6, pc}
  403648:	f1c4 040c 	rsb	r4, r4, #12
  40364c:	f1c4 0520 	rsb	r5, r4, #32
  403650:	fa00 f304 	lsl.w	r3, r0, r4
  403654:	fa20 f005 	lsr.w	r0, r0, r5
  403658:	fa01 f204 	lsl.w	r2, r1, r4
  40365c:	ea40 0002 	orr.w	r0, r0, r2
  403660:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403668:	f141 0100 	adc.w	r1, r1, #0
  40366c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403670:	bf08      	it	eq
  403672:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403676:	bd70      	pop	{r4, r5, r6, pc}
  403678:	f1c4 0520 	rsb	r5, r4, #32
  40367c:	fa00 f205 	lsl.w	r2, r0, r5
  403680:	ea4e 0e02 	orr.w	lr, lr, r2
  403684:	fa20 f304 	lsr.w	r3, r0, r4
  403688:	fa01 f205 	lsl.w	r2, r1, r5
  40368c:	ea43 0302 	orr.w	r3, r3, r2
  403690:	fa21 f004 	lsr.w	r0, r1, r4
  403694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403698:	fa21 f204 	lsr.w	r2, r1, r4
  40369c:	ea20 0002 	bic.w	r0, r0, r2
  4036a0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4036a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4036a8:	bf08      	it	eq
  4036aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4036ae:	bd70      	pop	{r4, r5, r6, pc}
  4036b0:	f094 0f00 	teq	r4, #0
  4036b4:	d10f      	bne.n	4036d6 <__aeabi_dmul+0x1c2>
  4036b6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4036ba:	0040      	lsls	r0, r0, #1
  4036bc:	eb41 0101 	adc.w	r1, r1, r1
  4036c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4036c4:	bf08      	it	eq
  4036c6:	3c01      	subeq	r4, #1
  4036c8:	d0f7      	beq.n	4036ba <__aeabi_dmul+0x1a6>
  4036ca:	ea41 0106 	orr.w	r1, r1, r6
  4036ce:	f095 0f00 	teq	r5, #0
  4036d2:	bf18      	it	ne
  4036d4:	4770      	bxne	lr
  4036d6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4036da:	0052      	lsls	r2, r2, #1
  4036dc:	eb43 0303 	adc.w	r3, r3, r3
  4036e0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4036e4:	bf08      	it	eq
  4036e6:	3d01      	subeq	r5, #1
  4036e8:	d0f7      	beq.n	4036da <__aeabi_dmul+0x1c6>
  4036ea:	ea43 0306 	orr.w	r3, r3, r6
  4036ee:	4770      	bx	lr
  4036f0:	ea94 0f0c 	teq	r4, ip
  4036f4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4036f8:	bf18      	it	ne
  4036fa:	ea95 0f0c 	teqne	r5, ip
  4036fe:	d00c      	beq.n	40371a <__aeabi_dmul+0x206>
  403700:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403704:	bf18      	it	ne
  403706:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40370a:	d1d1      	bne.n	4036b0 <__aeabi_dmul+0x19c>
  40370c:	ea81 0103 	eor.w	r1, r1, r3
  403710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403714:	f04f 0000 	mov.w	r0, #0
  403718:	bd70      	pop	{r4, r5, r6, pc}
  40371a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40371e:	bf06      	itte	eq
  403720:	4610      	moveq	r0, r2
  403722:	4619      	moveq	r1, r3
  403724:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403728:	d019      	beq.n	40375e <__aeabi_dmul+0x24a>
  40372a:	ea94 0f0c 	teq	r4, ip
  40372e:	d102      	bne.n	403736 <__aeabi_dmul+0x222>
  403730:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403734:	d113      	bne.n	40375e <__aeabi_dmul+0x24a>
  403736:	ea95 0f0c 	teq	r5, ip
  40373a:	d105      	bne.n	403748 <__aeabi_dmul+0x234>
  40373c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403740:	bf1c      	itt	ne
  403742:	4610      	movne	r0, r2
  403744:	4619      	movne	r1, r3
  403746:	d10a      	bne.n	40375e <__aeabi_dmul+0x24a>
  403748:	ea81 0103 	eor.w	r1, r1, r3
  40374c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403750:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403758:	f04f 0000 	mov.w	r0, #0
  40375c:	bd70      	pop	{r4, r5, r6, pc}
  40375e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403762:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403766:	bd70      	pop	{r4, r5, r6, pc}

00403768 <__aeabi_ddiv>:
  403768:	b570      	push	{r4, r5, r6, lr}
  40376a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40376e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403772:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403776:	bf1d      	ittte	ne
  403778:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40377c:	ea94 0f0c 	teqne	r4, ip
  403780:	ea95 0f0c 	teqne	r5, ip
  403784:	f000 f8a7 	bleq	4038d6 <__aeabi_ddiv+0x16e>
  403788:	eba4 0405 	sub.w	r4, r4, r5
  40378c:	ea81 0e03 	eor.w	lr, r1, r3
  403790:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403794:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403798:	f000 8088 	beq.w	4038ac <__aeabi_ddiv+0x144>
  40379c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4037a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4037a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4037a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4037ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4037b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4037b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4037b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4037bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4037c0:	429d      	cmp	r5, r3
  4037c2:	bf08      	it	eq
  4037c4:	4296      	cmpeq	r6, r2
  4037c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4037ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4037ce:	d202      	bcs.n	4037d6 <__aeabi_ddiv+0x6e>
  4037d0:	085b      	lsrs	r3, r3, #1
  4037d2:	ea4f 0232 	mov.w	r2, r2, rrx
  4037d6:	1ab6      	subs	r6, r6, r2
  4037d8:	eb65 0503 	sbc.w	r5, r5, r3
  4037dc:	085b      	lsrs	r3, r3, #1
  4037de:	ea4f 0232 	mov.w	r2, r2, rrx
  4037e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4037e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4037ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4037ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4037f2:	bf22      	ittt	cs
  4037f4:	1ab6      	subcs	r6, r6, r2
  4037f6:	4675      	movcs	r5, lr
  4037f8:	ea40 000c 	orrcs.w	r0, r0, ip
  4037fc:	085b      	lsrs	r3, r3, #1
  4037fe:	ea4f 0232 	mov.w	r2, r2, rrx
  403802:	ebb6 0e02 	subs.w	lr, r6, r2
  403806:	eb75 0e03 	sbcs.w	lr, r5, r3
  40380a:	bf22      	ittt	cs
  40380c:	1ab6      	subcs	r6, r6, r2
  40380e:	4675      	movcs	r5, lr
  403810:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403814:	085b      	lsrs	r3, r3, #1
  403816:	ea4f 0232 	mov.w	r2, r2, rrx
  40381a:	ebb6 0e02 	subs.w	lr, r6, r2
  40381e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403822:	bf22      	ittt	cs
  403824:	1ab6      	subcs	r6, r6, r2
  403826:	4675      	movcs	r5, lr
  403828:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40382c:	085b      	lsrs	r3, r3, #1
  40382e:	ea4f 0232 	mov.w	r2, r2, rrx
  403832:	ebb6 0e02 	subs.w	lr, r6, r2
  403836:	eb75 0e03 	sbcs.w	lr, r5, r3
  40383a:	bf22      	ittt	cs
  40383c:	1ab6      	subcs	r6, r6, r2
  40383e:	4675      	movcs	r5, lr
  403840:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403844:	ea55 0e06 	orrs.w	lr, r5, r6
  403848:	d018      	beq.n	40387c <__aeabi_ddiv+0x114>
  40384a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40384e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403852:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403856:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40385a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40385e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403862:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403866:	d1c0      	bne.n	4037ea <__aeabi_ddiv+0x82>
  403868:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40386c:	d10b      	bne.n	403886 <__aeabi_ddiv+0x11e>
  40386e:	ea41 0100 	orr.w	r1, r1, r0
  403872:	f04f 0000 	mov.w	r0, #0
  403876:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40387a:	e7b6      	b.n	4037ea <__aeabi_ddiv+0x82>
  40387c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403880:	bf04      	itt	eq
  403882:	4301      	orreq	r1, r0
  403884:	2000      	moveq	r0, #0
  403886:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40388a:	bf88      	it	hi
  40388c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403890:	f63f aeaf 	bhi.w	4035f2 <__aeabi_dmul+0xde>
  403894:	ebb5 0c03 	subs.w	ip, r5, r3
  403898:	bf04      	itt	eq
  40389a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40389e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4038a2:	f150 0000 	adcs.w	r0, r0, #0
  4038a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4038aa:	bd70      	pop	{r4, r5, r6, pc}
  4038ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4038b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4038b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4038b8:	bfc2      	ittt	gt
  4038ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4038be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4038c2:	bd70      	popgt	{r4, r5, r6, pc}
  4038c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4038c8:	f04f 0e00 	mov.w	lr, #0
  4038cc:	3c01      	subs	r4, #1
  4038ce:	e690      	b.n	4035f2 <__aeabi_dmul+0xde>
  4038d0:	ea45 0e06 	orr.w	lr, r5, r6
  4038d4:	e68d      	b.n	4035f2 <__aeabi_dmul+0xde>
  4038d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4038da:	ea94 0f0c 	teq	r4, ip
  4038de:	bf08      	it	eq
  4038e0:	ea95 0f0c 	teqeq	r5, ip
  4038e4:	f43f af3b 	beq.w	40375e <__aeabi_dmul+0x24a>
  4038e8:	ea94 0f0c 	teq	r4, ip
  4038ec:	d10a      	bne.n	403904 <__aeabi_ddiv+0x19c>
  4038ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4038f2:	f47f af34 	bne.w	40375e <__aeabi_dmul+0x24a>
  4038f6:	ea95 0f0c 	teq	r5, ip
  4038fa:	f47f af25 	bne.w	403748 <__aeabi_dmul+0x234>
  4038fe:	4610      	mov	r0, r2
  403900:	4619      	mov	r1, r3
  403902:	e72c      	b.n	40375e <__aeabi_dmul+0x24a>
  403904:	ea95 0f0c 	teq	r5, ip
  403908:	d106      	bne.n	403918 <__aeabi_ddiv+0x1b0>
  40390a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40390e:	f43f aefd 	beq.w	40370c <__aeabi_dmul+0x1f8>
  403912:	4610      	mov	r0, r2
  403914:	4619      	mov	r1, r3
  403916:	e722      	b.n	40375e <__aeabi_dmul+0x24a>
  403918:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40391c:	bf18      	it	ne
  40391e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403922:	f47f aec5 	bne.w	4036b0 <__aeabi_dmul+0x19c>
  403926:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40392a:	f47f af0d 	bne.w	403748 <__aeabi_dmul+0x234>
  40392e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403932:	f47f aeeb 	bne.w	40370c <__aeabi_dmul+0x1f8>
  403936:	e712      	b.n	40375e <__aeabi_dmul+0x24a>

00403938 <__gedf2>:
  403938:	f04f 3cff 	mov.w	ip, #4294967295
  40393c:	e006      	b.n	40394c <__cmpdf2+0x4>
  40393e:	bf00      	nop

00403940 <__ledf2>:
  403940:	f04f 0c01 	mov.w	ip, #1
  403944:	e002      	b.n	40394c <__cmpdf2+0x4>
  403946:	bf00      	nop

00403948 <__cmpdf2>:
  403948:	f04f 0c01 	mov.w	ip, #1
  40394c:	f84d cd04 	str.w	ip, [sp, #-4]!
  403950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403958:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40395c:	bf18      	it	ne
  40395e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  403962:	d01b      	beq.n	40399c <__cmpdf2+0x54>
  403964:	b001      	add	sp, #4
  403966:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40396a:	bf0c      	ite	eq
  40396c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403970:	ea91 0f03 	teqne	r1, r3
  403974:	bf02      	ittt	eq
  403976:	ea90 0f02 	teqeq	r0, r2
  40397a:	2000      	moveq	r0, #0
  40397c:	4770      	bxeq	lr
  40397e:	f110 0f00 	cmn.w	r0, #0
  403982:	ea91 0f03 	teq	r1, r3
  403986:	bf58      	it	pl
  403988:	4299      	cmppl	r1, r3
  40398a:	bf08      	it	eq
  40398c:	4290      	cmpeq	r0, r2
  40398e:	bf2c      	ite	cs
  403990:	17d8      	asrcs	r0, r3, #31
  403992:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  403996:	f040 0001 	orr.w	r0, r0, #1
  40399a:	4770      	bx	lr
  40399c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4039a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4039a4:	d102      	bne.n	4039ac <__cmpdf2+0x64>
  4039a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4039aa:	d107      	bne.n	4039bc <__cmpdf2+0x74>
  4039ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4039b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4039b4:	d1d6      	bne.n	403964 <__cmpdf2+0x1c>
  4039b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4039ba:	d0d3      	beq.n	403964 <__cmpdf2+0x1c>
  4039bc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4039c0:	4770      	bx	lr
  4039c2:	bf00      	nop

004039c4 <__aeabi_cdrcmple>:
  4039c4:	4684      	mov	ip, r0
  4039c6:	4610      	mov	r0, r2
  4039c8:	4662      	mov	r2, ip
  4039ca:	468c      	mov	ip, r1
  4039cc:	4619      	mov	r1, r3
  4039ce:	4663      	mov	r3, ip
  4039d0:	e000      	b.n	4039d4 <__aeabi_cdcmpeq>
  4039d2:	bf00      	nop

004039d4 <__aeabi_cdcmpeq>:
  4039d4:	b501      	push	{r0, lr}
  4039d6:	f7ff ffb7 	bl	403948 <__cmpdf2>
  4039da:	2800      	cmp	r0, #0
  4039dc:	bf48      	it	mi
  4039de:	f110 0f00 	cmnmi.w	r0, #0
  4039e2:	bd01      	pop	{r0, pc}

004039e4 <__aeabi_dcmpeq>:
  4039e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4039e8:	f7ff fff4 	bl	4039d4 <__aeabi_cdcmpeq>
  4039ec:	bf0c      	ite	eq
  4039ee:	2001      	moveq	r0, #1
  4039f0:	2000      	movne	r0, #0
  4039f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4039f6:	bf00      	nop

004039f8 <__aeabi_dcmplt>:
  4039f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4039fc:	f7ff ffea 	bl	4039d4 <__aeabi_cdcmpeq>
  403a00:	bf34      	ite	cc
  403a02:	2001      	movcc	r0, #1
  403a04:	2000      	movcs	r0, #0
  403a06:	f85d fb08 	ldr.w	pc, [sp], #8
  403a0a:	bf00      	nop

00403a0c <__aeabi_dcmple>:
  403a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403a10:	f7ff ffe0 	bl	4039d4 <__aeabi_cdcmpeq>
  403a14:	bf94      	ite	ls
  403a16:	2001      	movls	r0, #1
  403a18:	2000      	movhi	r0, #0
  403a1a:	f85d fb08 	ldr.w	pc, [sp], #8
  403a1e:	bf00      	nop

00403a20 <__aeabi_dcmpge>:
  403a20:	f84d ed08 	str.w	lr, [sp, #-8]!
  403a24:	f7ff ffce 	bl	4039c4 <__aeabi_cdrcmple>
  403a28:	bf94      	ite	ls
  403a2a:	2001      	movls	r0, #1
  403a2c:	2000      	movhi	r0, #0
  403a2e:	f85d fb08 	ldr.w	pc, [sp], #8
  403a32:	bf00      	nop

00403a34 <__aeabi_dcmpgt>:
  403a34:	f84d ed08 	str.w	lr, [sp, #-8]!
  403a38:	f7ff ffc4 	bl	4039c4 <__aeabi_cdrcmple>
  403a3c:	bf34      	ite	cc
  403a3e:	2001      	movcc	r0, #1
  403a40:	2000      	movcs	r0, #0
  403a42:	f85d fb08 	ldr.w	pc, [sp], #8
  403a46:	bf00      	nop

00403a48 <__aeabi_dcmpun>:
  403a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403a50:	d102      	bne.n	403a58 <__aeabi_dcmpun+0x10>
  403a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403a56:	d10a      	bne.n	403a6e <__aeabi_dcmpun+0x26>
  403a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403a60:	d102      	bne.n	403a68 <__aeabi_dcmpun+0x20>
  403a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403a66:	d102      	bne.n	403a6e <__aeabi_dcmpun+0x26>
  403a68:	f04f 0000 	mov.w	r0, #0
  403a6c:	4770      	bx	lr
  403a6e:	f04f 0001 	mov.w	r0, #1
  403a72:	4770      	bx	lr

00403a74 <__aeabi_d2iz>:
  403a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403a7c:	d215      	bcs.n	403aaa <__aeabi_d2iz+0x36>
  403a7e:	d511      	bpl.n	403aa4 <__aeabi_d2iz+0x30>
  403a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403a88:	d912      	bls.n	403ab0 <__aeabi_d2iz+0x3c>
  403a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403a9a:	fa23 f002 	lsr.w	r0, r3, r2
  403a9e:	bf18      	it	ne
  403aa0:	4240      	negne	r0, r0
  403aa2:	4770      	bx	lr
  403aa4:	f04f 0000 	mov.w	r0, #0
  403aa8:	4770      	bx	lr
  403aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403aae:	d105      	bne.n	403abc <__aeabi_d2iz+0x48>
  403ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  403ab4:	bf08      	it	eq
  403ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  403aba:	4770      	bx	lr
  403abc:	f04f 0000 	mov.w	r0, #0
  403ac0:	4770      	bx	lr
  403ac2:	bf00      	nop

00403ac4 <__libc_init_array>:
  403ac4:	b570      	push	{r4, r5, r6, lr}
  403ac6:	4e0f      	ldr	r6, [pc, #60]	; (403b04 <__libc_init_array+0x40>)
  403ac8:	4d0f      	ldr	r5, [pc, #60]	; (403b08 <__libc_init_array+0x44>)
  403aca:	1b76      	subs	r6, r6, r5
  403acc:	10b6      	asrs	r6, r6, #2
  403ace:	bf18      	it	ne
  403ad0:	2400      	movne	r4, #0
  403ad2:	d005      	beq.n	403ae0 <__libc_init_array+0x1c>
  403ad4:	3401      	adds	r4, #1
  403ad6:	f855 3b04 	ldr.w	r3, [r5], #4
  403ada:	4798      	blx	r3
  403adc:	42a6      	cmp	r6, r4
  403ade:	d1f9      	bne.n	403ad4 <__libc_init_array+0x10>
  403ae0:	4e0a      	ldr	r6, [pc, #40]	; (403b0c <__libc_init_array+0x48>)
  403ae2:	4d0b      	ldr	r5, [pc, #44]	; (403b10 <__libc_init_array+0x4c>)
  403ae4:	1b76      	subs	r6, r6, r5
  403ae6:	f004 fb65 	bl	4081b4 <_init>
  403aea:	10b6      	asrs	r6, r6, #2
  403aec:	bf18      	it	ne
  403aee:	2400      	movne	r4, #0
  403af0:	d006      	beq.n	403b00 <__libc_init_array+0x3c>
  403af2:	3401      	adds	r4, #1
  403af4:	f855 3b04 	ldr.w	r3, [r5], #4
  403af8:	4798      	blx	r3
  403afa:	42a6      	cmp	r6, r4
  403afc:	d1f9      	bne.n	403af2 <__libc_init_array+0x2e>
  403afe:	bd70      	pop	{r4, r5, r6, pc}
  403b00:	bd70      	pop	{r4, r5, r6, pc}
  403b02:	bf00      	nop
  403b04:	004081c0 	.word	0x004081c0
  403b08:	004081c0 	.word	0x004081c0
  403b0c:	004081c8 	.word	0x004081c8
  403b10:	004081c0 	.word	0x004081c0

00403b14 <memcpy>:
  403b14:	4684      	mov	ip, r0
  403b16:	ea41 0300 	orr.w	r3, r1, r0
  403b1a:	f013 0303 	ands.w	r3, r3, #3
  403b1e:	d16d      	bne.n	403bfc <memcpy+0xe8>
  403b20:	3a40      	subs	r2, #64	; 0x40
  403b22:	d341      	bcc.n	403ba8 <memcpy+0x94>
  403b24:	f851 3b04 	ldr.w	r3, [r1], #4
  403b28:	f840 3b04 	str.w	r3, [r0], #4
  403b2c:	f851 3b04 	ldr.w	r3, [r1], #4
  403b30:	f840 3b04 	str.w	r3, [r0], #4
  403b34:	f851 3b04 	ldr.w	r3, [r1], #4
  403b38:	f840 3b04 	str.w	r3, [r0], #4
  403b3c:	f851 3b04 	ldr.w	r3, [r1], #4
  403b40:	f840 3b04 	str.w	r3, [r0], #4
  403b44:	f851 3b04 	ldr.w	r3, [r1], #4
  403b48:	f840 3b04 	str.w	r3, [r0], #4
  403b4c:	f851 3b04 	ldr.w	r3, [r1], #4
  403b50:	f840 3b04 	str.w	r3, [r0], #4
  403b54:	f851 3b04 	ldr.w	r3, [r1], #4
  403b58:	f840 3b04 	str.w	r3, [r0], #4
  403b5c:	f851 3b04 	ldr.w	r3, [r1], #4
  403b60:	f840 3b04 	str.w	r3, [r0], #4
  403b64:	f851 3b04 	ldr.w	r3, [r1], #4
  403b68:	f840 3b04 	str.w	r3, [r0], #4
  403b6c:	f851 3b04 	ldr.w	r3, [r1], #4
  403b70:	f840 3b04 	str.w	r3, [r0], #4
  403b74:	f851 3b04 	ldr.w	r3, [r1], #4
  403b78:	f840 3b04 	str.w	r3, [r0], #4
  403b7c:	f851 3b04 	ldr.w	r3, [r1], #4
  403b80:	f840 3b04 	str.w	r3, [r0], #4
  403b84:	f851 3b04 	ldr.w	r3, [r1], #4
  403b88:	f840 3b04 	str.w	r3, [r0], #4
  403b8c:	f851 3b04 	ldr.w	r3, [r1], #4
  403b90:	f840 3b04 	str.w	r3, [r0], #4
  403b94:	f851 3b04 	ldr.w	r3, [r1], #4
  403b98:	f840 3b04 	str.w	r3, [r0], #4
  403b9c:	f851 3b04 	ldr.w	r3, [r1], #4
  403ba0:	f840 3b04 	str.w	r3, [r0], #4
  403ba4:	3a40      	subs	r2, #64	; 0x40
  403ba6:	d2bd      	bcs.n	403b24 <memcpy+0x10>
  403ba8:	3230      	adds	r2, #48	; 0x30
  403baa:	d311      	bcc.n	403bd0 <memcpy+0xbc>
  403bac:	f851 3b04 	ldr.w	r3, [r1], #4
  403bb0:	f840 3b04 	str.w	r3, [r0], #4
  403bb4:	f851 3b04 	ldr.w	r3, [r1], #4
  403bb8:	f840 3b04 	str.w	r3, [r0], #4
  403bbc:	f851 3b04 	ldr.w	r3, [r1], #4
  403bc0:	f840 3b04 	str.w	r3, [r0], #4
  403bc4:	f851 3b04 	ldr.w	r3, [r1], #4
  403bc8:	f840 3b04 	str.w	r3, [r0], #4
  403bcc:	3a10      	subs	r2, #16
  403bce:	d2ed      	bcs.n	403bac <memcpy+0x98>
  403bd0:	320c      	adds	r2, #12
  403bd2:	d305      	bcc.n	403be0 <memcpy+0xcc>
  403bd4:	f851 3b04 	ldr.w	r3, [r1], #4
  403bd8:	f840 3b04 	str.w	r3, [r0], #4
  403bdc:	3a04      	subs	r2, #4
  403bde:	d2f9      	bcs.n	403bd4 <memcpy+0xc0>
  403be0:	3204      	adds	r2, #4
  403be2:	d008      	beq.n	403bf6 <memcpy+0xe2>
  403be4:	07d2      	lsls	r2, r2, #31
  403be6:	bf1c      	itt	ne
  403be8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403bec:	f800 3b01 	strbne.w	r3, [r0], #1
  403bf0:	d301      	bcc.n	403bf6 <memcpy+0xe2>
  403bf2:	880b      	ldrh	r3, [r1, #0]
  403bf4:	8003      	strh	r3, [r0, #0]
  403bf6:	4660      	mov	r0, ip
  403bf8:	4770      	bx	lr
  403bfa:	bf00      	nop
  403bfc:	2a08      	cmp	r2, #8
  403bfe:	d313      	bcc.n	403c28 <memcpy+0x114>
  403c00:	078b      	lsls	r3, r1, #30
  403c02:	d08d      	beq.n	403b20 <memcpy+0xc>
  403c04:	f010 0303 	ands.w	r3, r0, #3
  403c08:	d08a      	beq.n	403b20 <memcpy+0xc>
  403c0a:	f1c3 0304 	rsb	r3, r3, #4
  403c0e:	1ad2      	subs	r2, r2, r3
  403c10:	07db      	lsls	r3, r3, #31
  403c12:	bf1c      	itt	ne
  403c14:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403c18:	f800 3b01 	strbne.w	r3, [r0], #1
  403c1c:	d380      	bcc.n	403b20 <memcpy+0xc>
  403c1e:	f831 3b02 	ldrh.w	r3, [r1], #2
  403c22:	f820 3b02 	strh.w	r3, [r0], #2
  403c26:	e77b      	b.n	403b20 <memcpy+0xc>
  403c28:	3a04      	subs	r2, #4
  403c2a:	d3d9      	bcc.n	403be0 <memcpy+0xcc>
  403c2c:	3a01      	subs	r2, #1
  403c2e:	f811 3b01 	ldrb.w	r3, [r1], #1
  403c32:	f800 3b01 	strb.w	r3, [r0], #1
  403c36:	d2f9      	bcs.n	403c2c <memcpy+0x118>
  403c38:	780b      	ldrb	r3, [r1, #0]
  403c3a:	7003      	strb	r3, [r0, #0]
  403c3c:	784b      	ldrb	r3, [r1, #1]
  403c3e:	7043      	strb	r3, [r0, #1]
  403c40:	788b      	ldrb	r3, [r1, #2]
  403c42:	7083      	strb	r3, [r0, #2]
  403c44:	4660      	mov	r0, ip
  403c46:	4770      	bx	lr

00403c48 <memset>:
  403c48:	b470      	push	{r4, r5, r6}
  403c4a:	0784      	lsls	r4, r0, #30
  403c4c:	d046      	beq.n	403cdc <memset+0x94>
  403c4e:	1e54      	subs	r4, r2, #1
  403c50:	2a00      	cmp	r2, #0
  403c52:	d041      	beq.n	403cd8 <memset+0x90>
  403c54:	b2cd      	uxtb	r5, r1
  403c56:	4603      	mov	r3, r0
  403c58:	e002      	b.n	403c60 <memset+0x18>
  403c5a:	1e62      	subs	r2, r4, #1
  403c5c:	b3e4      	cbz	r4, 403cd8 <memset+0x90>
  403c5e:	4614      	mov	r4, r2
  403c60:	f803 5b01 	strb.w	r5, [r3], #1
  403c64:	079a      	lsls	r2, r3, #30
  403c66:	d1f8      	bne.n	403c5a <memset+0x12>
  403c68:	2c03      	cmp	r4, #3
  403c6a:	d92e      	bls.n	403cca <memset+0x82>
  403c6c:	b2cd      	uxtb	r5, r1
  403c6e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403c72:	2c0f      	cmp	r4, #15
  403c74:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403c78:	d919      	bls.n	403cae <memset+0x66>
  403c7a:	f103 0210 	add.w	r2, r3, #16
  403c7e:	4626      	mov	r6, r4
  403c80:	3e10      	subs	r6, #16
  403c82:	2e0f      	cmp	r6, #15
  403c84:	f842 5c10 	str.w	r5, [r2, #-16]
  403c88:	f842 5c0c 	str.w	r5, [r2, #-12]
  403c8c:	f842 5c08 	str.w	r5, [r2, #-8]
  403c90:	f842 5c04 	str.w	r5, [r2, #-4]
  403c94:	f102 0210 	add.w	r2, r2, #16
  403c98:	d8f2      	bhi.n	403c80 <memset+0x38>
  403c9a:	f1a4 0210 	sub.w	r2, r4, #16
  403c9e:	f022 020f 	bic.w	r2, r2, #15
  403ca2:	f004 040f 	and.w	r4, r4, #15
  403ca6:	3210      	adds	r2, #16
  403ca8:	2c03      	cmp	r4, #3
  403caa:	4413      	add	r3, r2
  403cac:	d90d      	bls.n	403cca <memset+0x82>
  403cae:	461e      	mov	r6, r3
  403cb0:	4622      	mov	r2, r4
  403cb2:	3a04      	subs	r2, #4
  403cb4:	2a03      	cmp	r2, #3
  403cb6:	f846 5b04 	str.w	r5, [r6], #4
  403cba:	d8fa      	bhi.n	403cb2 <memset+0x6a>
  403cbc:	1f22      	subs	r2, r4, #4
  403cbe:	f022 0203 	bic.w	r2, r2, #3
  403cc2:	3204      	adds	r2, #4
  403cc4:	4413      	add	r3, r2
  403cc6:	f004 0403 	and.w	r4, r4, #3
  403cca:	b12c      	cbz	r4, 403cd8 <memset+0x90>
  403ccc:	b2c9      	uxtb	r1, r1
  403cce:	441c      	add	r4, r3
  403cd0:	f803 1b01 	strb.w	r1, [r3], #1
  403cd4:	42a3      	cmp	r3, r4
  403cd6:	d1fb      	bne.n	403cd0 <memset+0x88>
  403cd8:	bc70      	pop	{r4, r5, r6}
  403cda:	4770      	bx	lr
  403cdc:	4614      	mov	r4, r2
  403cde:	4603      	mov	r3, r0
  403ce0:	e7c2      	b.n	403c68 <memset+0x20>
  403ce2:	bf00      	nop

00403ce4 <sprintf>:
  403ce4:	b40e      	push	{r1, r2, r3}
  403ce6:	b5f0      	push	{r4, r5, r6, r7, lr}
  403ce8:	b09c      	sub	sp, #112	; 0x70
  403cea:	ab21      	add	r3, sp, #132	; 0x84
  403cec:	490f      	ldr	r1, [pc, #60]	; (403d2c <sprintf+0x48>)
  403cee:	f853 2b04 	ldr.w	r2, [r3], #4
  403cf2:	9301      	str	r3, [sp, #4]
  403cf4:	4605      	mov	r5, r0
  403cf6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403cfa:	6808      	ldr	r0, [r1, #0]
  403cfc:	9502      	str	r5, [sp, #8]
  403cfe:	f44f 7702 	mov.w	r7, #520	; 0x208
  403d02:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403d06:	a902      	add	r1, sp, #8
  403d08:	9506      	str	r5, [sp, #24]
  403d0a:	f8ad 7014 	strh.w	r7, [sp, #20]
  403d0e:	9404      	str	r4, [sp, #16]
  403d10:	9407      	str	r4, [sp, #28]
  403d12:	f8ad 6016 	strh.w	r6, [sp, #22]
  403d16:	f000 f881 	bl	403e1c <_svfprintf_r>
  403d1a:	9b02      	ldr	r3, [sp, #8]
  403d1c:	2200      	movs	r2, #0
  403d1e:	701a      	strb	r2, [r3, #0]
  403d20:	b01c      	add	sp, #112	; 0x70
  403d22:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403d26:	b003      	add	sp, #12
  403d28:	4770      	bx	lr
  403d2a:	bf00      	nop
  403d2c:	20400440 	.word	0x20400440
	...

00403d40 <strlen>:
  403d40:	f890 f000 	pld	[r0]
  403d44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403d48:	f020 0107 	bic.w	r1, r0, #7
  403d4c:	f06f 0c00 	mvn.w	ip, #0
  403d50:	f010 0407 	ands.w	r4, r0, #7
  403d54:	f891 f020 	pld	[r1, #32]
  403d58:	f040 8049 	bne.w	403dee <strlen+0xae>
  403d5c:	f04f 0400 	mov.w	r4, #0
  403d60:	f06f 0007 	mvn.w	r0, #7
  403d64:	e9d1 2300 	ldrd	r2, r3, [r1]
  403d68:	f891 f040 	pld	[r1, #64]	; 0x40
  403d6c:	f100 0008 	add.w	r0, r0, #8
  403d70:	fa82 f24c 	uadd8	r2, r2, ip
  403d74:	faa4 f28c 	sel	r2, r4, ip
  403d78:	fa83 f34c 	uadd8	r3, r3, ip
  403d7c:	faa2 f38c 	sel	r3, r2, ip
  403d80:	bb4b      	cbnz	r3, 403dd6 <strlen+0x96>
  403d82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403d86:	fa82 f24c 	uadd8	r2, r2, ip
  403d8a:	f100 0008 	add.w	r0, r0, #8
  403d8e:	faa4 f28c 	sel	r2, r4, ip
  403d92:	fa83 f34c 	uadd8	r3, r3, ip
  403d96:	faa2 f38c 	sel	r3, r2, ip
  403d9a:	b9e3      	cbnz	r3, 403dd6 <strlen+0x96>
  403d9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403da0:	fa82 f24c 	uadd8	r2, r2, ip
  403da4:	f100 0008 	add.w	r0, r0, #8
  403da8:	faa4 f28c 	sel	r2, r4, ip
  403dac:	fa83 f34c 	uadd8	r3, r3, ip
  403db0:	faa2 f38c 	sel	r3, r2, ip
  403db4:	b97b      	cbnz	r3, 403dd6 <strlen+0x96>
  403db6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403dba:	f101 0120 	add.w	r1, r1, #32
  403dbe:	fa82 f24c 	uadd8	r2, r2, ip
  403dc2:	f100 0008 	add.w	r0, r0, #8
  403dc6:	faa4 f28c 	sel	r2, r4, ip
  403dca:	fa83 f34c 	uadd8	r3, r3, ip
  403dce:	faa2 f38c 	sel	r3, r2, ip
  403dd2:	2b00      	cmp	r3, #0
  403dd4:	d0c6      	beq.n	403d64 <strlen+0x24>
  403dd6:	2a00      	cmp	r2, #0
  403dd8:	bf04      	itt	eq
  403dda:	3004      	addeq	r0, #4
  403ddc:	461a      	moveq	r2, r3
  403dde:	ba12      	rev	r2, r2
  403de0:	fab2 f282 	clz	r2, r2
  403de4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403de8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403dec:	4770      	bx	lr
  403dee:	e9d1 2300 	ldrd	r2, r3, [r1]
  403df2:	f004 0503 	and.w	r5, r4, #3
  403df6:	f1c4 0000 	rsb	r0, r4, #0
  403dfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403dfe:	f014 0f04 	tst.w	r4, #4
  403e02:	f891 f040 	pld	[r1, #64]	; 0x40
  403e06:	fa0c f505 	lsl.w	r5, ip, r5
  403e0a:	ea62 0205 	orn	r2, r2, r5
  403e0e:	bf1c      	itt	ne
  403e10:	ea63 0305 	ornne	r3, r3, r5
  403e14:	4662      	movne	r2, ip
  403e16:	f04f 0400 	mov.w	r4, #0
  403e1a:	e7a9      	b.n	403d70 <strlen+0x30>

00403e1c <_svfprintf_r>:
  403e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e20:	b0c1      	sub	sp, #260	; 0x104
  403e22:	460c      	mov	r4, r1
  403e24:	9109      	str	r1, [sp, #36]	; 0x24
  403e26:	4615      	mov	r5, r2
  403e28:	930e      	str	r3, [sp, #56]	; 0x38
  403e2a:	900a      	str	r0, [sp, #40]	; 0x28
  403e2c:	f002 fc5e 	bl	4066ec <_localeconv_r>
  403e30:	6803      	ldr	r3, [r0, #0]
  403e32:	9317      	str	r3, [sp, #92]	; 0x5c
  403e34:	4618      	mov	r0, r3
  403e36:	f7ff ff83 	bl	403d40 <strlen>
  403e3a:	89a3      	ldrh	r3, [r4, #12]
  403e3c:	9016      	str	r0, [sp, #88]	; 0x58
  403e3e:	061e      	lsls	r6, r3, #24
  403e40:	d503      	bpl.n	403e4a <_svfprintf_r+0x2e>
  403e42:	6923      	ldr	r3, [r4, #16]
  403e44:	2b00      	cmp	r3, #0
  403e46:	f001 8119 	beq.w	40507c <_svfprintf_r+0x1260>
  403e4a:	2300      	movs	r3, #0
  403e4c:	461a      	mov	r2, r3
  403e4e:	9312      	str	r3, [sp, #72]	; 0x48
  403e50:	9325      	str	r3, [sp, #148]	; 0x94
  403e52:	9324      	str	r3, [sp, #144]	; 0x90
  403e54:	9319      	str	r3, [sp, #100]	; 0x64
  403e56:	930b      	str	r3, [sp, #44]	; 0x2c
  403e58:	f8df a464 	ldr.w	sl, [pc, #1124]	; 4042c0 <_svfprintf_r+0x4a4>
  403e5c:	9214      	str	r2, [sp, #80]	; 0x50
  403e5e:	ab30      	add	r3, sp, #192	; 0xc0
  403e60:	9323      	str	r3, [sp, #140]	; 0x8c
  403e62:	4699      	mov	r9, r3
  403e64:	9215      	str	r2, [sp, #84]	; 0x54
  403e66:	46a8      	mov	r8, r5
  403e68:	f898 3000 	ldrb.w	r3, [r8]
  403e6c:	4644      	mov	r4, r8
  403e6e:	b1eb      	cbz	r3, 403eac <_svfprintf_r+0x90>
  403e70:	2b25      	cmp	r3, #37	; 0x25
  403e72:	d102      	bne.n	403e7a <_svfprintf_r+0x5e>
  403e74:	e01a      	b.n	403eac <_svfprintf_r+0x90>
  403e76:	2b25      	cmp	r3, #37	; 0x25
  403e78:	d003      	beq.n	403e82 <_svfprintf_r+0x66>
  403e7a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403e7e:	2b00      	cmp	r3, #0
  403e80:	d1f9      	bne.n	403e76 <_svfprintf_r+0x5a>
  403e82:	ebc8 0504 	rsb	r5, r8, r4
  403e86:	b18d      	cbz	r5, 403eac <_svfprintf_r+0x90>
  403e88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e8a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403e8c:	f8c9 8000 	str.w	r8, [r9]
  403e90:	3301      	adds	r3, #1
  403e92:	442a      	add	r2, r5
  403e94:	2b07      	cmp	r3, #7
  403e96:	f8c9 5004 	str.w	r5, [r9, #4]
  403e9a:	9225      	str	r2, [sp, #148]	; 0x94
  403e9c:	9324      	str	r3, [sp, #144]	; 0x90
  403e9e:	f300 80a6 	bgt.w	403fee <_svfprintf_r+0x1d2>
  403ea2:	f109 0908 	add.w	r9, r9, #8
  403ea6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ea8:	442b      	add	r3, r5
  403eaa:	930b      	str	r3, [sp, #44]	; 0x2c
  403eac:	7823      	ldrb	r3, [r4, #0]
  403eae:	2b00      	cmp	r3, #0
  403eb0:	f000 80a6 	beq.w	404000 <_svfprintf_r+0x1e4>
  403eb4:	2300      	movs	r3, #0
  403eb6:	461a      	mov	r2, r3
  403eb8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403ebc:	4619      	mov	r1, r3
  403ebe:	930c      	str	r3, [sp, #48]	; 0x30
  403ec0:	9307      	str	r3, [sp, #28]
  403ec2:	f04f 3bff 	mov.w	fp, #4294967295
  403ec6:	7863      	ldrb	r3, [r4, #1]
  403ec8:	f104 0801 	add.w	r8, r4, #1
  403ecc:	465d      	mov	r5, fp
  403ece:	f108 0801 	add.w	r8, r8, #1
  403ed2:	f1a3 0020 	sub.w	r0, r3, #32
  403ed6:	2858      	cmp	r0, #88	; 0x58
  403ed8:	f200 8425 	bhi.w	404726 <_svfprintf_r+0x90a>
  403edc:	e8df f010 	tbh	[pc, r0, lsl #1]
  403ee0:	04230388 	.word	0x04230388
  403ee4:	03900423 	.word	0x03900423
  403ee8:	04230423 	.word	0x04230423
  403eec:	04230423 	.word	0x04230423
  403ef0:	04230423 	.word	0x04230423
  403ef4:	03a50397 	.word	0x03a50397
  403ef8:	005d0423 	.word	0x005d0423
  403efc:	042300e2 	.word	0x042300e2
  403f00:	010500fe 	.word	0x010500fe
  403f04:	01050105 	.word	0x01050105
  403f08:	01050105 	.word	0x01050105
  403f0c:	01050105 	.word	0x01050105
  403f10:	01050105 	.word	0x01050105
  403f14:	04230423 	.word	0x04230423
  403f18:	04230423 	.word	0x04230423
  403f1c:	04230423 	.word	0x04230423
  403f20:	04230423 	.word	0x04230423
  403f24:	04230423 	.word	0x04230423
  403f28:	02810115 	.word	0x02810115
  403f2c:	02810423 	.word	0x02810423
  403f30:	04230423 	.word	0x04230423
  403f34:	04230423 	.word	0x04230423
  403f38:	042302c6 	.word	0x042302c6
  403f3c:	02cd0423 	.word	0x02cd0423
  403f40:	04230423 	.word	0x04230423
  403f44:	04230423 	.word	0x04230423
  403f48:	02f70423 	.word	0x02f70423
  403f4c:	04230423 	.word	0x04230423
  403f50:	04230325 	.word	0x04230325
  403f54:	04230423 	.word	0x04230423
  403f58:	04230423 	.word	0x04230423
  403f5c:	04230423 	.word	0x04230423
  403f60:	04230423 	.word	0x04230423
  403f64:	03660423 	.word	0x03660423
  403f68:	02810379 	.word	0x02810379
  403f6c:	02810281 	.word	0x02810281
  403f70:	03790381 	.word	0x03790381
  403f74:	04230423 	.word	0x04230423
  403f78:	042303d1 	.word	0x042303d1
  403f7c:	00a303db 	.word	0x00a303db
  403f80:	03ee0064 	.word	0x03ee0064
  403f84:	03f50423 	.word	0x03f50423
  403f88:	03aa0423 	.word	0x03aa0423
  403f8c:	04230423 	.word	0x04230423
  403f90:	03bc      	.short	0x03bc
  403f92:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f94:	930e      	str	r3, [sp, #56]	; 0x38
  403f96:	4240      	negs	r0, r0
  403f98:	900c      	str	r0, [sp, #48]	; 0x30
  403f9a:	9b07      	ldr	r3, [sp, #28]
  403f9c:	f043 0304 	orr.w	r3, r3, #4
  403fa0:	9307      	str	r3, [sp, #28]
  403fa2:	f898 3000 	ldrb.w	r3, [r8]
  403fa6:	e792      	b.n	403ece <_svfprintf_r+0xb2>
  403fa8:	980e      	ldr	r0, [sp, #56]	; 0x38
  403faa:	46ab      	mov	fp, r5
  403fac:	2100      	movs	r1, #0
  403fae:	6804      	ldr	r4, [r0, #0]
  403fb0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403fb4:	1d07      	adds	r7, r0, #4
  403fb6:	9807      	ldr	r0, [sp, #28]
  403fb8:	2330      	movs	r3, #48	; 0x30
  403fba:	2278      	movs	r2, #120	; 0x78
  403fbc:	458b      	cmp	fp, r1
  403fbe:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  403fc2:	f04f 0500 	mov.w	r5, #0
  403fc6:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  403fca:	f040 0302 	orr.w	r3, r0, #2
  403fce:	f2c0 83c7 	blt.w	404760 <_svfprintf_r+0x944>
  403fd2:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  403fd6:	f043 0302 	orr.w	r3, r3, #2
  403fda:	9307      	str	r3, [sp, #28]
  403fdc:	ea54 0305 	orrs.w	r3, r4, r5
  403fe0:	970e      	str	r7, [sp, #56]	; 0x38
  403fe2:	f000 8393 	beq.w	40470c <_svfprintf_r+0x8f0>
  403fe6:	460f      	mov	r7, r1
  403fe8:	9211      	str	r2, [sp, #68]	; 0x44
  403fea:	48b3      	ldr	r0, [pc, #716]	; (4042b8 <_svfprintf_r+0x49c>)
  403fec:	e2ce      	b.n	40458c <_svfprintf_r+0x770>
  403fee:	aa23      	add	r2, sp, #140	; 0x8c
  403ff0:	9909      	ldr	r1, [sp, #36]	; 0x24
  403ff2:	980a      	ldr	r0, [sp, #40]	; 0x28
  403ff4:	f003 fc04 	bl	407800 <__ssprint_r>
  403ff8:	b948      	cbnz	r0, 40400e <_svfprintf_r+0x1f2>
  403ffa:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403ffe:	e752      	b.n	403ea6 <_svfprintf_r+0x8a>
  404000:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404002:	b123      	cbz	r3, 40400e <_svfprintf_r+0x1f2>
  404004:	980a      	ldr	r0, [sp, #40]	; 0x28
  404006:	9909      	ldr	r1, [sp, #36]	; 0x24
  404008:	aa23      	add	r2, sp, #140	; 0x8c
  40400a:	f003 fbf9 	bl	407800 <__ssprint_r>
  40400e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404010:	899b      	ldrh	r3, [r3, #12]
  404012:	f013 0f40 	tst.w	r3, #64	; 0x40
  404016:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404018:	bf18      	it	ne
  40401a:	f04f 33ff 	movne.w	r3, #4294967295
  40401e:	4618      	mov	r0, r3
  404020:	b041      	add	sp, #260	; 0x104
  404022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404026:	9311      	str	r3, [sp, #68]	; 0x44
  404028:	46ab      	mov	fp, r5
  40402a:	2a00      	cmp	r2, #0
  40402c:	f041 8223 	bne.w	405476 <_svfprintf_r+0x165a>
  404030:	9a07      	ldr	r2, [sp, #28]
  404032:	f012 0320 	ands.w	r3, r2, #32
  404036:	f000 822e 	beq.w	404496 <_svfprintf_r+0x67a>
  40403a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40403c:	3707      	adds	r7, #7
  40403e:	f027 0307 	bic.w	r3, r7, #7
  404042:	2700      	movs	r7, #0
  404044:	f103 0108 	add.w	r1, r3, #8
  404048:	45bb      	cmp	fp, r7
  40404a:	910e      	str	r1, [sp, #56]	; 0x38
  40404c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404050:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404054:	f2c0 8752 	blt.w	404efc <_svfprintf_r+0x10e0>
  404058:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40405c:	9307      	str	r3, [sp, #28]
  40405e:	ea54 0305 	orrs.w	r3, r4, r5
  404062:	f000 8375 	beq.w	404750 <_svfprintf_r+0x934>
  404066:	ae30      	add	r6, sp, #192	; 0xc0
  404068:	08e2      	lsrs	r2, r4, #3
  40406a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40406e:	08e9      	lsrs	r1, r5, #3
  404070:	f004 0307 	and.w	r3, r4, #7
  404074:	460d      	mov	r5, r1
  404076:	4614      	mov	r4, r2
  404078:	3330      	adds	r3, #48	; 0x30
  40407a:	ea54 0205 	orrs.w	r2, r4, r5
  40407e:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404082:	d1f1      	bne.n	404068 <_svfprintf_r+0x24c>
  404084:	9a07      	ldr	r2, [sp, #28]
  404086:	07d1      	lsls	r1, r2, #31
  404088:	f140 8084 	bpl.w	404194 <_svfprintf_r+0x378>
  40408c:	2b30      	cmp	r3, #48	; 0x30
  40408e:	f000 8081 	beq.w	404194 <_svfprintf_r+0x378>
  404092:	2230      	movs	r2, #48	; 0x30
  404094:	1e73      	subs	r3, r6, #1
  404096:	f806 2c01 	strb.w	r2, [r6, #-1]
  40409a:	aa30      	add	r2, sp, #192	; 0xc0
  40409c:	1ad2      	subs	r2, r2, r3
  40409e:	920d      	str	r2, [sp, #52]	; 0x34
  4040a0:	461e      	mov	r6, r3
  4040a2:	e07a      	b.n	40419a <_svfprintf_r+0x37e>
  4040a4:	f898 3000 	ldrb.w	r3, [r8]
  4040a8:	2b2a      	cmp	r3, #42	; 0x2a
  4040aa:	f108 0401 	add.w	r4, r8, #1
  4040ae:	f001 81b1 	beq.w	405414 <_svfprintf_r+0x15f8>
  4040b2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4040b6:	2809      	cmp	r0, #9
  4040b8:	bf98      	it	ls
  4040ba:	2500      	movls	r5, #0
  4040bc:	f201 8164 	bhi.w	405388 <_svfprintf_r+0x156c>
  4040c0:	f814 3b01 	ldrb.w	r3, [r4], #1
  4040c4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4040c8:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  4040cc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4040d0:	2809      	cmp	r0, #9
  4040d2:	d9f5      	bls.n	4040c0 <_svfprintf_r+0x2a4>
  4040d4:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4040d8:	46a0      	mov	r8, r4
  4040da:	e6fa      	b.n	403ed2 <_svfprintf_r+0xb6>
  4040dc:	9b07      	ldr	r3, [sp, #28]
  4040de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4040e2:	9307      	str	r3, [sp, #28]
  4040e4:	f898 3000 	ldrb.w	r3, [r8]
  4040e8:	e6f1      	b.n	403ece <_svfprintf_r+0xb2>
  4040ea:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4040ee:	2300      	movs	r3, #0
  4040f0:	461c      	mov	r4, r3
  4040f2:	f818 3b01 	ldrb.w	r3, [r8], #1
  4040f6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4040fa:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4040fe:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404102:	2809      	cmp	r0, #9
  404104:	d9f5      	bls.n	4040f2 <_svfprintf_r+0x2d6>
  404106:	940c      	str	r4, [sp, #48]	; 0x30
  404108:	e6e3      	b.n	403ed2 <_svfprintf_r+0xb6>
  40410a:	9311      	str	r3, [sp, #68]	; 0x44
  40410c:	46ab      	mov	fp, r5
  40410e:	2a00      	cmp	r2, #0
  404110:	f041 81c9 	bne.w	4054a6 <_svfprintf_r+0x168a>
  404114:	9b07      	ldr	r3, [sp, #28]
  404116:	f043 0310 	orr.w	r3, r3, #16
  40411a:	9307      	str	r3, [sp, #28]
  40411c:	9b07      	ldr	r3, [sp, #28]
  40411e:	0698      	lsls	r0, r3, #26
  404120:	f140 8530 	bpl.w	404b84 <_svfprintf_r+0xd68>
  404124:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404126:	3707      	adds	r7, #7
  404128:	f027 0707 	bic.w	r7, r7, #7
  40412c:	e9d7 2300 	ldrd	r2, r3, [r7]
  404130:	f107 0108 	add.w	r1, r7, #8
  404134:	910e      	str	r1, [sp, #56]	; 0x38
  404136:	4614      	mov	r4, r2
  404138:	461d      	mov	r5, r3
  40413a:	2a00      	cmp	r2, #0
  40413c:	f173 0300 	sbcs.w	r3, r3, #0
  404140:	f2c0 855b 	blt.w	404bfa <_svfprintf_r+0xdde>
  404144:	f1bb 0f00 	cmp.w	fp, #0
  404148:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40414c:	f2c0 8538 	blt.w	404bc0 <_svfprintf_r+0xda4>
  404150:	9b07      	ldr	r3, [sp, #28]
  404152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404156:	9307      	str	r3, [sp, #28]
  404158:	ea54 0305 	orrs.w	r3, r4, r5
  40415c:	f000 81db 	beq.w	404516 <_svfprintf_r+0x6fa>
  404160:	2d00      	cmp	r5, #0
  404162:	bf08      	it	eq
  404164:	2c0a      	cmpeq	r4, #10
  404166:	f0c0 81db 	bcc.w	404520 <_svfprintf_r+0x704>
  40416a:	ae30      	add	r6, sp, #192	; 0xc0
  40416c:	4620      	mov	r0, r4
  40416e:	4629      	mov	r1, r5
  404170:	220a      	movs	r2, #10
  404172:	2300      	movs	r3, #0
  404174:	f003 fc46 	bl	407a04 <__aeabi_uldivmod>
  404178:	3230      	adds	r2, #48	; 0x30
  40417a:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40417e:	4620      	mov	r0, r4
  404180:	4629      	mov	r1, r5
  404182:	2300      	movs	r3, #0
  404184:	220a      	movs	r2, #10
  404186:	f003 fc3d 	bl	407a04 <__aeabi_uldivmod>
  40418a:	4604      	mov	r4, r0
  40418c:	460d      	mov	r5, r1
  40418e:	ea54 0305 	orrs.w	r3, r4, r5
  404192:	d1eb      	bne.n	40416c <_svfprintf_r+0x350>
  404194:	ab30      	add	r3, sp, #192	; 0xc0
  404196:	1b9b      	subs	r3, r3, r6
  404198:	930d      	str	r3, [sp, #52]	; 0x34
  40419a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40419c:	455b      	cmp	r3, fp
  40419e:	bfb8      	it	lt
  4041a0:	465b      	movlt	r3, fp
  4041a2:	9308      	str	r3, [sp, #32]
  4041a4:	2300      	movs	r3, #0
  4041a6:	9313      	str	r3, [sp, #76]	; 0x4c
  4041a8:	b117      	cbz	r7, 4041b0 <_svfprintf_r+0x394>
  4041aa:	9b08      	ldr	r3, [sp, #32]
  4041ac:	3301      	adds	r3, #1
  4041ae:	9308      	str	r3, [sp, #32]
  4041b0:	9b07      	ldr	r3, [sp, #28]
  4041b2:	f013 0302 	ands.w	r3, r3, #2
  4041b6:	930f      	str	r3, [sp, #60]	; 0x3c
  4041b8:	d002      	beq.n	4041c0 <_svfprintf_r+0x3a4>
  4041ba:	9b08      	ldr	r3, [sp, #32]
  4041bc:	3302      	adds	r3, #2
  4041be:	9308      	str	r3, [sp, #32]
  4041c0:	9b07      	ldr	r3, [sp, #28]
  4041c2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4041c6:	9310      	str	r3, [sp, #64]	; 0x40
  4041c8:	f040 82d7 	bne.w	40477a <_svfprintf_r+0x95e>
  4041cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4041ce:	9a08      	ldr	r2, [sp, #32]
  4041d0:	1a9d      	subs	r5, r3, r2
  4041d2:	2d00      	cmp	r5, #0
  4041d4:	f340 82d1 	ble.w	40477a <_svfprintf_r+0x95e>
  4041d8:	2d10      	cmp	r5, #16
  4041da:	9925      	ldr	r1, [sp, #148]	; 0x94
  4041dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4041de:	4f37      	ldr	r7, [pc, #220]	; (4042bc <_svfprintf_r+0x4a0>)
  4041e0:	dd27      	ble.n	404232 <_svfprintf_r+0x416>
  4041e2:	9618      	str	r6, [sp, #96]	; 0x60
  4041e4:	4648      	mov	r0, r9
  4041e6:	2410      	movs	r4, #16
  4041e8:	46b9      	mov	r9, r7
  4041ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4041ec:	462f      	mov	r7, r5
  4041ee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4041f0:	e004      	b.n	4041fc <_svfprintf_r+0x3e0>
  4041f2:	3f10      	subs	r7, #16
  4041f4:	2f10      	cmp	r7, #16
  4041f6:	f100 0008 	add.w	r0, r0, #8
  4041fa:	dd16      	ble.n	40422a <_svfprintf_r+0x40e>
  4041fc:	3201      	adds	r2, #1
  4041fe:	4b2f      	ldr	r3, [pc, #188]	; (4042bc <_svfprintf_r+0x4a0>)
  404200:	9224      	str	r2, [sp, #144]	; 0x90
  404202:	3110      	adds	r1, #16
  404204:	2a07      	cmp	r2, #7
  404206:	9125      	str	r1, [sp, #148]	; 0x94
  404208:	e880 0018 	stmia.w	r0, {r3, r4}
  40420c:	ddf1      	ble.n	4041f2 <_svfprintf_r+0x3d6>
  40420e:	aa23      	add	r2, sp, #140	; 0x8c
  404210:	4631      	mov	r1, r6
  404212:	4628      	mov	r0, r5
  404214:	f003 faf4 	bl	407800 <__ssprint_r>
  404218:	2800      	cmp	r0, #0
  40421a:	f47f aef8 	bne.w	40400e <_svfprintf_r+0x1f2>
  40421e:	3f10      	subs	r7, #16
  404220:	2f10      	cmp	r7, #16
  404222:	9925      	ldr	r1, [sp, #148]	; 0x94
  404224:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404226:	a830      	add	r0, sp, #192	; 0xc0
  404228:	dce8      	bgt.n	4041fc <_svfprintf_r+0x3e0>
  40422a:	9e18      	ldr	r6, [sp, #96]	; 0x60
  40422c:	463d      	mov	r5, r7
  40422e:	464f      	mov	r7, r9
  404230:	4681      	mov	r9, r0
  404232:	3201      	adds	r2, #1
  404234:	186c      	adds	r4, r5, r1
  404236:	2a07      	cmp	r2, #7
  404238:	9425      	str	r4, [sp, #148]	; 0x94
  40423a:	9224      	str	r2, [sp, #144]	; 0x90
  40423c:	f8c9 7000 	str.w	r7, [r9]
  404240:	f8c9 5004 	str.w	r5, [r9, #4]
  404244:	f300 8428 	bgt.w	404a98 <_svfprintf_r+0xc7c>
  404248:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40424c:	f109 0908 	add.w	r9, r9, #8
  404250:	b177      	cbz	r7, 404270 <_svfprintf_r+0x454>
  404252:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404254:	3301      	adds	r3, #1
  404256:	3401      	adds	r4, #1
  404258:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  40425c:	2201      	movs	r2, #1
  40425e:	2b07      	cmp	r3, #7
  404260:	9425      	str	r4, [sp, #148]	; 0x94
  404262:	9324      	str	r3, [sp, #144]	; 0x90
  404264:	e889 0006 	stmia.w	r9, {r1, r2}
  404268:	f300 83a0 	bgt.w	4049ac <_svfprintf_r+0xb90>
  40426c:	f109 0908 	add.w	r9, r9, #8
  404270:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404272:	b16b      	cbz	r3, 404290 <_svfprintf_r+0x474>
  404274:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404276:	3301      	adds	r3, #1
  404278:	3402      	adds	r4, #2
  40427a:	a91c      	add	r1, sp, #112	; 0x70
  40427c:	2202      	movs	r2, #2
  40427e:	2b07      	cmp	r3, #7
  404280:	9425      	str	r4, [sp, #148]	; 0x94
  404282:	9324      	str	r3, [sp, #144]	; 0x90
  404284:	e889 0006 	stmia.w	r9, {r1, r2}
  404288:	f300 839c 	bgt.w	4049c4 <_svfprintf_r+0xba8>
  40428c:	f109 0908 	add.w	r9, r9, #8
  404290:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404292:	2b80      	cmp	r3, #128	; 0x80
  404294:	f000 82d5 	beq.w	404842 <_svfprintf_r+0xa26>
  404298:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40429a:	ebc3 070b 	rsb	r7, r3, fp
  40429e:	2f00      	cmp	r7, #0
  4042a0:	dd39      	ble.n	404316 <_svfprintf_r+0x4fa>
  4042a2:	4a07      	ldr	r2, [pc, #28]	; (4042c0 <_svfprintf_r+0x4a4>)
  4042a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042a6:	920f      	str	r2, [sp, #60]	; 0x3c
  4042a8:	2f10      	cmp	r7, #16
  4042aa:	dd28      	ble.n	4042fe <_svfprintf_r+0x4e2>
  4042ac:	4622      	mov	r2, r4
  4042ae:	f04f 0b10 	mov.w	fp, #16
  4042b2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4042b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4042b6:	e00a      	b.n	4042ce <_svfprintf_r+0x4b2>
  4042b8:	0040806c 	.word	0x0040806c
  4042bc:	0040808c 	.word	0x0040808c
  4042c0:	00408038 	.word	0x00408038
  4042c4:	3f10      	subs	r7, #16
  4042c6:	2f10      	cmp	r7, #16
  4042c8:	f109 0908 	add.w	r9, r9, #8
  4042cc:	dd16      	ble.n	4042fc <_svfprintf_r+0x4e0>
  4042ce:	3301      	adds	r3, #1
  4042d0:	3210      	adds	r2, #16
  4042d2:	2b07      	cmp	r3, #7
  4042d4:	9225      	str	r2, [sp, #148]	; 0x94
  4042d6:	9324      	str	r3, [sp, #144]	; 0x90
  4042d8:	e889 0c00 	stmia.w	r9, {sl, fp}
  4042dc:	ddf2      	ble.n	4042c4 <_svfprintf_r+0x4a8>
  4042de:	aa23      	add	r2, sp, #140	; 0x8c
  4042e0:	4621      	mov	r1, r4
  4042e2:	4628      	mov	r0, r5
  4042e4:	f003 fa8c 	bl	407800 <__ssprint_r>
  4042e8:	2800      	cmp	r0, #0
  4042ea:	f47f ae90 	bne.w	40400e <_svfprintf_r+0x1f2>
  4042ee:	3f10      	subs	r7, #16
  4042f0:	2f10      	cmp	r7, #16
  4042f2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4042f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042f6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4042fa:	dce8      	bgt.n	4042ce <_svfprintf_r+0x4b2>
  4042fc:	4614      	mov	r4, r2
  4042fe:	3301      	adds	r3, #1
  404300:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404302:	9324      	str	r3, [sp, #144]	; 0x90
  404304:	443c      	add	r4, r7
  404306:	2b07      	cmp	r3, #7
  404308:	9425      	str	r4, [sp, #148]	; 0x94
  40430a:	e889 0084 	stmia.w	r9, {r2, r7}
  40430e:	f300 8341 	bgt.w	404994 <_svfprintf_r+0xb78>
  404312:	f109 0908 	add.w	r9, r9, #8
  404316:	9b07      	ldr	r3, [sp, #28]
  404318:	05da      	lsls	r2, r3, #23
  40431a:	f100 8230 	bmi.w	40477e <_svfprintf_r+0x962>
  40431e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404320:	990d      	ldr	r1, [sp, #52]	; 0x34
  404322:	f8c9 6000 	str.w	r6, [r9]
  404326:	3301      	adds	r3, #1
  404328:	440c      	add	r4, r1
  40432a:	2b07      	cmp	r3, #7
  40432c:	9425      	str	r4, [sp, #148]	; 0x94
  40432e:	f8c9 1004 	str.w	r1, [r9, #4]
  404332:	9324      	str	r3, [sp, #144]	; 0x90
  404334:	f300 8318 	bgt.w	404968 <_svfprintf_r+0xb4c>
  404338:	f109 0908 	add.w	r9, r9, #8
  40433c:	9b07      	ldr	r3, [sp, #28]
  40433e:	0759      	lsls	r1, r3, #29
  404340:	d53f      	bpl.n	4043c2 <_svfprintf_r+0x5a6>
  404342:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404344:	9a08      	ldr	r2, [sp, #32]
  404346:	1a9d      	subs	r5, r3, r2
  404348:	2d00      	cmp	r5, #0
  40434a:	dd3a      	ble.n	4043c2 <_svfprintf_r+0x5a6>
  40434c:	2d10      	cmp	r5, #16
  40434e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404350:	4fbc      	ldr	r7, [pc, #752]	; (404644 <_svfprintf_r+0x828>)
  404352:	dd23      	ble.n	40439c <_svfprintf_r+0x580>
  404354:	4622      	mov	r2, r4
  404356:	2610      	movs	r6, #16
  404358:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40435c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40435e:	e004      	b.n	40436a <_svfprintf_r+0x54e>
  404360:	3d10      	subs	r5, #16
  404362:	2d10      	cmp	r5, #16
  404364:	f109 0908 	add.w	r9, r9, #8
  404368:	dd17      	ble.n	40439a <_svfprintf_r+0x57e>
  40436a:	3301      	adds	r3, #1
  40436c:	49b5      	ldr	r1, [pc, #724]	; (404644 <_svfprintf_r+0x828>)
  40436e:	9324      	str	r3, [sp, #144]	; 0x90
  404370:	3210      	adds	r2, #16
  404372:	2b07      	cmp	r3, #7
  404374:	9225      	str	r2, [sp, #148]	; 0x94
  404376:	e889 0042 	stmia.w	r9, {r1, r6}
  40437a:	ddf1      	ble.n	404360 <_svfprintf_r+0x544>
  40437c:	aa23      	add	r2, sp, #140	; 0x8c
  40437e:	4621      	mov	r1, r4
  404380:	4658      	mov	r0, fp
  404382:	f003 fa3d 	bl	407800 <__ssprint_r>
  404386:	2800      	cmp	r0, #0
  404388:	f47f ae41 	bne.w	40400e <_svfprintf_r+0x1f2>
  40438c:	3d10      	subs	r5, #16
  40438e:	2d10      	cmp	r5, #16
  404390:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404392:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404394:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404398:	dce7      	bgt.n	40436a <_svfprintf_r+0x54e>
  40439a:	4614      	mov	r4, r2
  40439c:	3301      	adds	r3, #1
  40439e:	442c      	add	r4, r5
  4043a0:	2b07      	cmp	r3, #7
  4043a2:	9425      	str	r4, [sp, #148]	; 0x94
  4043a4:	9324      	str	r3, [sp, #144]	; 0x90
  4043a6:	f8c9 7000 	str.w	r7, [r9]
  4043aa:	f8c9 5004 	str.w	r5, [r9, #4]
  4043ae:	dd08      	ble.n	4043c2 <_svfprintf_r+0x5a6>
  4043b0:	aa23      	add	r2, sp, #140	; 0x8c
  4043b2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4043b4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4043b6:	f003 fa23 	bl	407800 <__ssprint_r>
  4043ba:	2800      	cmp	r0, #0
  4043bc:	f47f ae27 	bne.w	40400e <_svfprintf_r+0x1f2>
  4043c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4043c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4043c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4043c6:	9908      	ldr	r1, [sp, #32]
  4043c8:	428a      	cmp	r2, r1
  4043ca:	bfac      	ite	ge
  4043cc:	189b      	addge	r3, r3, r2
  4043ce:	185b      	addlt	r3, r3, r1
  4043d0:	930b      	str	r3, [sp, #44]	; 0x2c
  4043d2:	2c00      	cmp	r4, #0
  4043d4:	f040 82d4 	bne.w	404980 <_svfprintf_r+0xb64>
  4043d8:	2300      	movs	r3, #0
  4043da:	9324      	str	r3, [sp, #144]	; 0x90
  4043dc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4043e0:	e542      	b.n	403e68 <_svfprintf_r+0x4c>
  4043e2:	9311      	str	r3, [sp, #68]	; 0x44
  4043e4:	46ab      	mov	fp, r5
  4043e6:	2a00      	cmp	r2, #0
  4043e8:	f041 8059 	bne.w	40549e <_svfprintf_r+0x1682>
  4043ec:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4043ee:	3707      	adds	r7, #7
  4043f0:	f027 0307 	bic.w	r3, r7, #7
  4043f4:	f103 0208 	add.w	r2, r3, #8
  4043f8:	920e      	str	r2, [sp, #56]	; 0x38
  4043fa:	681a      	ldr	r2, [r3, #0]
  4043fc:	9214      	str	r2, [sp, #80]	; 0x50
  4043fe:	685b      	ldr	r3, [r3, #4]
  404400:	9315      	str	r3, [sp, #84]	; 0x54
  404402:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404404:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404406:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40440a:	4628      	mov	r0, r5
  40440c:	4621      	mov	r1, r4
  40440e:	f04f 32ff 	mov.w	r2, #4294967295
  404412:	4b8d      	ldr	r3, [pc, #564]	; (404648 <_svfprintf_r+0x82c>)
  404414:	f7ff fb18 	bl	403a48 <__aeabi_dcmpun>
  404418:	2800      	cmp	r0, #0
  40441a:	f040 84c1 	bne.w	404da0 <_svfprintf_r+0xf84>
  40441e:	4628      	mov	r0, r5
  404420:	4621      	mov	r1, r4
  404422:	f04f 32ff 	mov.w	r2, #4294967295
  404426:	4b88      	ldr	r3, [pc, #544]	; (404648 <_svfprintf_r+0x82c>)
  404428:	f7ff faf0 	bl	403a0c <__aeabi_dcmple>
  40442c:	2800      	cmp	r0, #0
  40442e:	f040 84b7 	bne.w	404da0 <_svfprintf_r+0xf84>
  404432:	9814      	ldr	r0, [sp, #80]	; 0x50
  404434:	9915      	ldr	r1, [sp, #84]	; 0x54
  404436:	2200      	movs	r2, #0
  404438:	2300      	movs	r3, #0
  40443a:	f7ff fadd 	bl	4039f8 <__aeabi_dcmplt>
  40443e:	2800      	cmp	r0, #0
  404440:	f040 874b 	bne.w	4052da <_svfprintf_r+0x14be>
  404444:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404448:	4e80      	ldr	r6, [pc, #512]	; (40464c <_svfprintf_r+0x830>)
  40444a:	4b81      	ldr	r3, [pc, #516]	; (404650 <_svfprintf_r+0x834>)
  40444c:	9907      	ldr	r1, [sp, #28]
  40444e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404452:	9107      	str	r1, [sp, #28]
  404454:	9911      	ldr	r1, [sp, #68]	; 0x44
  404456:	2203      	movs	r2, #3
  404458:	f04f 0b00 	mov.w	fp, #0
  40445c:	9208      	str	r2, [sp, #32]
  40445e:	2947      	cmp	r1, #71	; 0x47
  404460:	bfd8      	it	le
  404462:	461e      	movle	r6, r3
  404464:	920d      	str	r2, [sp, #52]	; 0x34
  404466:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40446a:	e69d      	b.n	4041a8 <_svfprintf_r+0x38c>
  40446c:	9b07      	ldr	r3, [sp, #28]
  40446e:	f043 0308 	orr.w	r3, r3, #8
  404472:	9307      	str	r3, [sp, #28]
  404474:	f898 3000 	ldrb.w	r3, [r8]
  404478:	e529      	b.n	403ece <_svfprintf_r+0xb2>
  40447a:	9311      	str	r3, [sp, #68]	; 0x44
  40447c:	46ab      	mov	fp, r5
  40447e:	2a00      	cmp	r2, #0
  404480:	f041 8009 	bne.w	405496 <_svfprintf_r+0x167a>
  404484:	9b07      	ldr	r3, [sp, #28]
  404486:	f043 0310 	orr.w	r3, r3, #16
  40448a:	9307      	str	r3, [sp, #28]
  40448c:	9a07      	ldr	r2, [sp, #28]
  40448e:	f012 0320 	ands.w	r3, r2, #32
  404492:	f47f add2 	bne.w	40403a <_svfprintf_r+0x21e>
  404496:	9907      	ldr	r1, [sp, #28]
  404498:	f011 0210 	ands.w	r2, r1, #16
  40449c:	f000 8507 	beq.w	404eae <_svfprintf_r+0x1092>
  4044a0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4044a2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4044a6:	f1bb 0f00 	cmp.w	fp, #0
  4044aa:	6804      	ldr	r4, [r0, #0]
  4044ac:	f100 0704 	add.w	r7, r0, #4
  4044b0:	f04f 0500 	mov.w	r5, #0
  4044b4:	f2c0 8521 	blt.w	404efa <_svfprintf_r+0x10de>
  4044b8:	460a      	mov	r2, r1
  4044ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4044be:	9207      	str	r2, [sp, #28]
  4044c0:	ea54 0205 	orrs.w	r2, r4, r5
  4044c4:	970e      	str	r7, [sp, #56]	; 0x38
  4044c6:	f000 8143 	beq.w	404750 <_svfprintf_r+0x934>
  4044ca:	461f      	mov	r7, r3
  4044cc:	e5cb      	b.n	404066 <_svfprintf_r+0x24a>
  4044ce:	9311      	str	r3, [sp, #68]	; 0x44
  4044d0:	46ab      	mov	fp, r5
  4044d2:	2a00      	cmp	r2, #0
  4044d4:	f040 87d7 	bne.w	405486 <_svfprintf_r+0x166a>
  4044d8:	9b07      	ldr	r3, [sp, #28]
  4044da:	f043 0310 	orr.w	r3, r3, #16
  4044de:	9307      	str	r3, [sp, #28]
  4044e0:	9a07      	ldr	r2, [sp, #28]
  4044e2:	f012 0320 	ands.w	r3, r2, #32
  4044e6:	f000 8332 	beq.w	404b4e <_svfprintf_r+0xd32>
  4044ea:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4044ec:	3707      	adds	r7, #7
  4044ee:	f027 0307 	bic.w	r3, r7, #7
  4044f2:	2700      	movs	r7, #0
  4044f4:	f103 0108 	add.w	r1, r3, #8
  4044f8:	45bb      	cmp	fp, r7
  4044fa:	910e      	str	r1, [sp, #56]	; 0x38
  4044fc:	e9d3 4500 	ldrd	r4, r5, [r3]
  404500:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404504:	f2c0 835c 	blt.w	404bc0 <_svfprintf_r+0xda4>
  404508:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40450c:	9307      	str	r3, [sp, #28]
  40450e:	ea54 0305 	orrs.w	r3, r4, r5
  404512:	f47f ae25 	bne.w	404160 <_svfprintf_r+0x344>
  404516:	f1bb 0f00 	cmp.w	fp, #0
  40451a:	f000 80fe 	beq.w	40471a <_svfprintf_r+0x8fe>
  40451e:	2400      	movs	r4, #0
  404520:	ae40      	add	r6, sp, #256	; 0x100
  404522:	3430      	adds	r4, #48	; 0x30
  404524:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404528:	e634      	b.n	404194 <_svfprintf_r+0x378>
  40452a:	9311      	str	r3, [sp, #68]	; 0x44
  40452c:	46ab      	mov	fp, r5
  40452e:	2a00      	cmp	r2, #0
  404530:	f040 87a5 	bne.w	40547e <_svfprintf_r+0x1662>
  404534:	9b07      	ldr	r3, [sp, #28]
  404536:	4847      	ldr	r0, [pc, #284]	; (404654 <_svfprintf_r+0x838>)
  404538:	069d      	lsls	r5, r3, #26
  40453a:	f140 8097 	bpl.w	40466c <_svfprintf_r+0x850>
  40453e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404540:	3707      	adds	r7, #7
  404542:	f027 0307 	bic.w	r3, r7, #7
  404546:	e9d3 4500 	ldrd	r4, r5, [r3]
  40454a:	f103 0208 	add.w	r2, r3, #8
  40454e:	920e      	str	r2, [sp, #56]	; 0x38
  404550:	9a07      	ldr	r2, [sp, #28]
  404552:	f012 0701 	ands.w	r7, r2, #1
  404556:	f000 8241 	beq.w	4049dc <_svfprintf_r+0xbc0>
  40455a:	ea54 0305 	orrs.w	r3, r4, r5
  40455e:	f000 84f5 	beq.w	404f4c <_svfprintf_r+0x1130>
  404562:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404566:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40456a:	2700      	movs	r7, #0
  40456c:	9a07      	ldr	r2, [sp, #28]
  40456e:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404572:	2330      	movs	r3, #48	; 0x30
  404574:	45bb      	cmp	fp, r7
  404576:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40457a:	f042 0302 	orr.w	r3, r2, #2
  40457e:	f2c0 86a9 	blt.w	4052d4 <_svfprintf_r+0x14b8>
  404582:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404586:	f043 0302 	orr.w	r3, r3, #2
  40458a:	9307      	str	r3, [sp, #28]
  40458c:	ae30      	add	r6, sp, #192	; 0xc0
  40458e:	0923      	lsrs	r3, r4, #4
  404590:	f004 010f 	and.w	r1, r4, #15
  404594:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404598:	092a      	lsrs	r2, r5, #4
  40459a:	461c      	mov	r4, r3
  40459c:	4615      	mov	r5, r2
  40459e:	5c43      	ldrb	r3, [r0, r1]
  4045a0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4045a4:	ea54 0305 	orrs.w	r3, r4, r5
  4045a8:	d1f1      	bne.n	40458e <_svfprintf_r+0x772>
  4045aa:	e5f3      	b.n	404194 <_svfprintf_r+0x378>
  4045ac:	990e      	ldr	r1, [sp, #56]	; 0x38
  4045ae:	9311      	str	r3, [sp, #68]	; 0x44
  4045b0:	680a      	ldr	r2, [r1, #0]
  4045b2:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4045b6:	2300      	movs	r3, #0
  4045b8:	460a      	mov	r2, r1
  4045ba:	461f      	mov	r7, r3
  4045bc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4045c0:	3204      	adds	r2, #4
  4045c2:	2301      	movs	r3, #1
  4045c4:	9308      	str	r3, [sp, #32]
  4045c6:	46bb      	mov	fp, r7
  4045c8:	9713      	str	r7, [sp, #76]	; 0x4c
  4045ca:	920e      	str	r2, [sp, #56]	; 0x38
  4045cc:	930d      	str	r3, [sp, #52]	; 0x34
  4045ce:	ae26      	add	r6, sp, #152	; 0x98
  4045d0:	e5ee      	b.n	4041b0 <_svfprintf_r+0x394>
  4045d2:	9311      	str	r3, [sp, #68]	; 0x44
  4045d4:	46ab      	mov	fp, r5
  4045d6:	2a00      	cmp	r2, #0
  4045d8:	f43f ada0 	beq.w	40411c <_svfprintf_r+0x300>
  4045dc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4045e0:	e59c      	b.n	40411c <_svfprintf_r+0x300>
  4045e2:	9b07      	ldr	r3, [sp, #28]
  4045e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4045e8:	9307      	str	r3, [sp, #28]
  4045ea:	f898 3000 	ldrb.w	r3, [r8]
  4045ee:	e46e      	b.n	403ece <_svfprintf_r+0xb2>
  4045f0:	f898 3000 	ldrb.w	r3, [r8]
  4045f4:	2900      	cmp	r1, #0
  4045f6:	f47f ac6a 	bne.w	403ece <_svfprintf_r+0xb2>
  4045fa:	2201      	movs	r2, #1
  4045fc:	2120      	movs	r1, #32
  4045fe:	e466      	b.n	403ece <_svfprintf_r+0xb2>
  404600:	9b07      	ldr	r3, [sp, #28]
  404602:	f043 0301 	orr.w	r3, r3, #1
  404606:	9307      	str	r3, [sp, #28]
  404608:	f898 3000 	ldrb.w	r3, [r8]
  40460c:	e45f      	b.n	403ece <_svfprintf_r+0xb2>
  40460e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404610:	6823      	ldr	r3, [r4, #0]
  404612:	930c      	str	r3, [sp, #48]	; 0x30
  404614:	4618      	mov	r0, r3
  404616:	2800      	cmp	r0, #0
  404618:	4623      	mov	r3, r4
  40461a:	f103 0304 	add.w	r3, r3, #4
  40461e:	f6ff acb8 	blt.w	403f92 <_svfprintf_r+0x176>
  404622:	930e      	str	r3, [sp, #56]	; 0x38
  404624:	f898 3000 	ldrb.w	r3, [r8]
  404628:	e451      	b.n	403ece <_svfprintf_r+0xb2>
  40462a:	f898 3000 	ldrb.w	r3, [r8]
  40462e:	2201      	movs	r2, #1
  404630:	212b      	movs	r1, #43	; 0x2b
  404632:	e44c      	b.n	403ece <_svfprintf_r+0xb2>
  404634:	9311      	str	r3, [sp, #68]	; 0x44
  404636:	46ab      	mov	fp, r5
  404638:	2a00      	cmp	r2, #0
  40463a:	f43f af51 	beq.w	4044e0 <_svfprintf_r+0x6c4>
  40463e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404642:	e74d      	b.n	4044e0 <_svfprintf_r+0x6c4>
  404644:	0040808c 	.word	0x0040808c
  404648:	7fefffff 	.word	0x7fefffff
  40464c:	0040804c 	.word	0x0040804c
  404650:	00408048 	.word	0x00408048
  404654:	00408058 	.word	0x00408058
  404658:	9311      	str	r3, [sp, #68]	; 0x44
  40465a:	46ab      	mov	fp, r5
  40465c:	2a00      	cmp	r2, #0
  40465e:	f040 8703 	bne.w	405468 <_svfprintf_r+0x164c>
  404662:	9b07      	ldr	r3, [sp, #28]
  404664:	4899      	ldr	r0, [pc, #612]	; (4048cc <_svfprintf_r+0xab0>)
  404666:	069d      	lsls	r5, r3, #26
  404668:	f53f af69 	bmi.w	40453e <_svfprintf_r+0x722>
  40466c:	9b07      	ldr	r3, [sp, #28]
  40466e:	06dc      	lsls	r4, r3, #27
  404670:	f140 845e 	bpl.w	404f30 <_svfprintf_r+0x1114>
  404674:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404676:	4613      	mov	r3, r2
  404678:	3304      	adds	r3, #4
  40467a:	6814      	ldr	r4, [r2, #0]
  40467c:	930e      	str	r3, [sp, #56]	; 0x38
  40467e:	2500      	movs	r5, #0
  404680:	e766      	b.n	404550 <_svfprintf_r+0x734>
  404682:	f898 3000 	ldrb.w	r3, [r8]
  404686:	2b6c      	cmp	r3, #108	; 0x6c
  404688:	f000 84e1 	beq.w	40504e <_svfprintf_r+0x1232>
  40468c:	9807      	ldr	r0, [sp, #28]
  40468e:	f040 0010 	orr.w	r0, r0, #16
  404692:	9007      	str	r0, [sp, #28]
  404694:	e41b      	b.n	403ece <_svfprintf_r+0xb2>
  404696:	2a00      	cmp	r2, #0
  404698:	f040 86db 	bne.w	405452 <_svfprintf_r+0x1636>
  40469c:	9b07      	ldr	r3, [sp, #28]
  40469e:	069b      	lsls	r3, r3, #26
  4046a0:	f140 842f 	bpl.w	404f02 <_svfprintf_r+0x10e6>
  4046a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4046a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046a8:	6813      	ldr	r3, [r2, #0]
  4046aa:	17cd      	asrs	r5, r1, #31
  4046ac:	4608      	mov	r0, r1
  4046ae:	3204      	adds	r2, #4
  4046b0:	4629      	mov	r1, r5
  4046b2:	920e      	str	r2, [sp, #56]	; 0x38
  4046b4:	e9c3 0100 	strd	r0, r1, [r3]
  4046b8:	f7ff bbd6 	b.w	403e68 <_svfprintf_r+0x4c>
  4046bc:	9b07      	ldr	r3, [sp, #28]
  4046be:	f043 0320 	orr.w	r3, r3, #32
  4046c2:	9307      	str	r3, [sp, #28]
  4046c4:	f898 3000 	ldrb.w	r3, [r8]
  4046c8:	e401      	b.n	403ece <_svfprintf_r+0xb2>
  4046ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4046cc:	9311      	str	r3, [sp, #68]	; 0x44
  4046ce:	6816      	ldr	r6, [r2, #0]
  4046d0:	2400      	movs	r4, #0
  4046d2:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4046d6:	1d17      	adds	r7, r2, #4
  4046d8:	2e00      	cmp	r6, #0
  4046da:	f000 85bd 	beq.w	405258 <_svfprintf_r+0x143c>
  4046de:	2d00      	cmp	r5, #0
  4046e0:	f2c0 850f 	blt.w	405102 <_svfprintf_r+0x12e6>
  4046e4:	462a      	mov	r2, r5
  4046e6:	4621      	mov	r1, r4
  4046e8:	4630      	mov	r0, r6
  4046ea:	f002 fac1 	bl	406c70 <memchr>
  4046ee:	2800      	cmp	r0, #0
  4046f0:	f000 8604 	beq.w	4052fc <_svfprintf_r+0x14e0>
  4046f4:	1b83      	subs	r3, r0, r6
  4046f6:	930d      	str	r3, [sp, #52]	; 0x34
  4046f8:	46a3      	mov	fp, r4
  4046fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4046fe:	970e      	str	r7, [sp, #56]	; 0x38
  404700:	9308      	str	r3, [sp, #32]
  404702:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  404706:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40470a:	e54d      	b.n	4041a8 <_svfprintf_r+0x38c>
  40470c:	486f      	ldr	r0, [pc, #444]	; (4048cc <_svfprintf_r+0xab0>)
  40470e:	9211      	str	r2, [sp, #68]	; 0x44
  404710:	f1bb 0f00 	cmp.w	fp, #0
  404714:	f040 8173 	bne.w	4049fe <_svfprintf_r+0xbe2>
  404718:	465f      	mov	r7, fp
  40471a:	f04f 0b00 	mov.w	fp, #0
  40471e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  404722:	ae30      	add	r6, sp, #192	; 0xc0
  404724:	e539      	b.n	40419a <_svfprintf_r+0x37e>
  404726:	9311      	str	r3, [sp, #68]	; 0x44
  404728:	2a00      	cmp	r2, #0
  40472a:	f040 86b0 	bne.w	40548e <_svfprintf_r+0x1672>
  40472e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404730:	2a00      	cmp	r2, #0
  404732:	f43f ac65 	beq.w	404000 <_svfprintf_r+0x1e4>
  404736:	2300      	movs	r3, #0
  404738:	2101      	movs	r1, #1
  40473a:	461f      	mov	r7, r3
  40473c:	9108      	str	r1, [sp, #32]
  40473e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404742:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404746:	469b      	mov	fp, r3
  404748:	9313      	str	r3, [sp, #76]	; 0x4c
  40474a:	910d      	str	r1, [sp, #52]	; 0x34
  40474c:	ae26      	add	r6, sp, #152	; 0x98
  40474e:	e52f      	b.n	4041b0 <_svfprintf_r+0x394>
  404750:	f1bb 0f00 	cmp.w	fp, #0
  404754:	f000 85dd 	beq.w	405312 <_svfprintf_r+0x14f6>
  404758:	2700      	movs	r7, #0
  40475a:	2400      	movs	r4, #0
  40475c:	2500      	movs	r5, #0
  40475e:	e482      	b.n	404066 <_svfprintf_r+0x24a>
  404760:	485a      	ldr	r0, [pc, #360]	; (4048cc <_svfprintf_r+0xab0>)
  404762:	9307      	str	r3, [sp, #28]
  404764:	9211      	str	r2, [sp, #68]	; 0x44
  404766:	ea54 0305 	orrs.w	r3, r4, r5
  40476a:	970e      	str	r7, [sp, #56]	; 0x38
  40476c:	f04f 0700 	mov.w	r7, #0
  404770:	f47f af0c 	bne.w	40458c <_svfprintf_r+0x770>
  404774:	2400      	movs	r4, #0
  404776:	2500      	movs	r5, #0
  404778:	e708      	b.n	40458c <_svfprintf_r+0x770>
  40477a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40477c:	e568      	b.n	404250 <_svfprintf_r+0x434>
  40477e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404780:	2b65      	cmp	r3, #101	; 0x65
  404782:	f340 80a9 	ble.w	4048d8 <_svfprintf_r+0xabc>
  404786:	9814      	ldr	r0, [sp, #80]	; 0x50
  404788:	9915      	ldr	r1, [sp, #84]	; 0x54
  40478a:	2200      	movs	r2, #0
  40478c:	2300      	movs	r3, #0
  40478e:	f7ff f929 	bl	4039e4 <__aeabi_dcmpeq>
  404792:	2800      	cmp	r0, #0
  404794:	f000 8135 	beq.w	404a02 <_svfprintf_r+0xbe6>
  404798:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40479a:	4a4d      	ldr	r2, [pc, #308]	; (4048d0 <_svfprintf_r+0xab4>)
  40479c:	f8c9 2000 	str.w	r2, [r9]
  4047a0:	3301      	adds	r3, #1
  4047a2:	3401      	adds	r4, #1
  4047a4:	2201      	movs	r2, #1
  4047a6:	2b07      	cmp	r3, #7
  4047a8:	9425      	str	r4, [sp, #148]	; 0x94
  4047aa:	9324      	str	r3, [sp, #144]	; 0x90
  4047ac:	f8c9 2004 	str.w	r2, [r9, #4]
  4047b0:	f300 83e6 	bgt.w	404f80 <_svfprintf_r+0x1164>
  4047b4:	f109 0908 	add.w	r9, r9, #8
  4047b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4047ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4047bc:	4293      	cmp	r3, r2
  4047be:	db03      	blt.n	4047c8 <_svfprintf_r+0x9ac>
  4047c0:	9b07      	ldr	r3, [sp, #28]
  4047c2:	07db      	lsls	r3, r3, #31
  4047c4:	f57f adba 	bpl.w	40433c <_svfprintf_r+0x520>
  4047c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4047ca:	9916      	ldr	r1, [sp, #88]	; 0x58
  4047cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4047ce:	f8c9 2000 	str.w	r2, [r9]
  4047d2:	3301      	adds	r3, #1
  4047d4:	440c      	add	r4, r1
  4047d6:	2b07      	cmp	r3, #7
  4047d8:	9425      	str	r4, [sp, #148]	; 0x94
  4047da:	f8c9 1004 	str.w	r1, [r9, #4]
  4047de:	9324      	str	r3, [sp, #144]	; 0x90
  4047e0:	f300 843f 	bgt.w	405062 <_svfprintf_r+0x1246>
  4047e4:	f109 0908 	add.w	r9, r9, #8
  4047e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047ea:	1e5d      	subs	r5, r3, #1
  4047ec:	2d00      	cmp	r5, #0
  4047ee:	f77f ada5 	ble.w	40433c <_svfprintf_r+0x520>
  4047f2:	4a38      	ldr	r2, [pc, #224]	; (4048d4 <_svfprintf_r+0xab8>)
  4047f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4047f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4047f8:	2d10      	cmp	r5, #16
  4047fa:	f340 81e6 	ble.w	404bca <_svfprintf_r+0xdae>
  4047fe:	2610      	movs	r6, #16
  404800:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404802:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404806:	e005      	b.n	404814 <_svfprintf_r+0x9f8>
  404808:	f109 0908 	add.w	r9, r9, #8
  40480c:	3d10      	subs	r5, #16
  40480e:	2d10      	cmp	r5, #16
  404810:	f340 81db 	ble.w	404bca <_svfprintf_r+0xdae>
  404814:	3301      	adds	r3, #1
  404816:	3410      	adds	r4, #16
  404818:	2b07      	cmp	r3, #7
  40481a:	9425      	str	r4, [sp, #148]	; 0x94
  40481c:	9324      	str	r3, [sp, #144]	; 0x90
  40481e:	f8c9 a000 	str.w	sl, [r9]
  404822:	f8c9 6004 	str.w	r6, [r9, #4]
  404826:	ddef      	ble.n	404808 <_svfprintf_r+0x9ec>
  404828:	aa23      	add	r2, sp, #140	; 0x8c
  40482a:	4659      	mov	r1, fp
  40482c:	4638      	mov	r0, r7
  40482e:	f002 ffe7 	bl	407800 <__ssprint_r>
  404832:	2800      	cmp	r0, #0
  404834:	f47f abeb 	bne.w	40400e <_svfprintf_r+0x1f2>
  404838:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40483a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40483c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404840:	e7e4      	b.n	40480c <_svfprintf_r+0x9f0>
  404842:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404844:	9a08      	ldr	r2, [sp, #32]
  404846:	1a9f      	subs	r7, r3, r2
  404848:	2f00      	cmp	r7, #0
  40484a:	f77f ad25 	ble.w	404298 <_svfprintf_r+0x47c>
  40484e:	4a21      	ldr	r2, [pc, #132]	; (4048d4 <_svfprintf_r+0xab8>)
  404850:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404852:	920f      	str	r2, [sp, #60]	; 0x3c
  404854:	2f10      	cmp	r7, #16
  404856:	dd2b      	ble.n	4048b0 <_svfprintf_r+0xa94>
  404858:	464a      	mov	r2, r9
  40485a:	4621      	mov	r1, r4
  40485c:	46b9      	mov	r9, r7
  40485e:	2510      	movs	r5, #16
  404860:	4637      	mov	r7, r6
  404862:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404864:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404866:	e006      	b.n	404876 <_svfprintf_r+0xa5a>
  404868:	f1a9 0910 	sub.w	r9, r9, #16
  40486c:	f1b9 0f10 	cmp.w	r9, #16
  404870:	f102 0208 	add.w	r2, r2, #8
  404874:	dd18      	ble.n	4048a8 <_svfprintf_r+0xa8c>
  404876:	3301      	adds	r3, #1
  404878:	3110      	adds	r1, #16
  40487a:	2b07      	cmp	r3, #7
  40487c:	9125      	str	r1, [sp, #148]	; 0x94
  40487e:	9324      	str	r3, [sp, #144]	; 0x90
  404880:	f8c2 a000 	str.w	sl, [r2]
  404884:	6055      	str	r5, [r2, #4]
  404886:	ddef      	ble.n	404868 <_svfprintf_r+0xa4c>
  404888:	aa23      	add	r2, sp, #140	; 0x8c
  40488a:	4631      	mov	r1, r6
  40488c:	4620      	mov	r0, r4
  40488e:	f002 ffb7 	bl	407800 <__ssprint_r>
  404892:	2800      	cmp	r0, #0
  404894:	f47f abbb 	bne.w	40400e <_svfprintf_r+0x1f2>
  404898:	f1a9 0910 	sub.w	r9, r9, #16
  40489c:	f1b9 0f10 	cmp.w	r9, #16
  4048a0:	9925      	ldr	r1, [sp, #148]	; 0x94
  4048a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048a4:	aa30      	add	r2, sp, #192	; 0xc0
  4048a6:	dce6      	bgt.n	404876 <_svfprintf_r+0xa5a>
  4048a8:	463e      	mov	r6, r7
  4048aa:	460c      	mov	r4, r1
  4048ac:	464f      	mov	r7, r9
  4048ae:	4691      	mov	r9, r2
  4048b0:	3301      	adds	r3, #1
  4048b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4048b4:	9324      	str	r3, [sp, #144]	; 0x90
  4048b6:	443c      	add	r4, r7
  4048b8:	2b07      	cmp	r3, #7
  4048ba:	9425      	str	r4, [sp, #148]	; 0x94
  4048bc:	e889 0084 	stmia.w	r9, {r2, r7}
  4048c0:	f300 8245 	bgt.w	404d4e <_svfprintf_r+0xf32>
  4048c4:	f109 0908 	add.w	r9, r9, #8
  4048c8:	e4e6      	b.n	404298 <_svfprintf_r+0x47c>
  4048ca:	bf00      	nop
  4048cc:	0040806c 	.word	0x0040806c
  4048d0:	00408088 	.word	0x00408088
  4048d4:	00408038 	.word	0x00408038
  4048d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048da:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4048dc:	2b01      	cmp	r3, #1
  4048de:	f340 8208 	ble.w	404cf2 <_svfprintf_r+0xed6>
  4048e2:	3501      	adds	r5, #1
  4048e4:	3401      	adds	r4, #1
  4048e6:	2301      	movs	r3, #1
  4048e8:	2d07      	cmp	r5, #7
  4048ea:	9425      	str	r4, [sp, #148]	; 0x94
  4048ec:	9524      	str	r5, [sp, #144]	; 0x90
  4048ee:	f8c9 6000 	str.w	r6, [r9]
  4048f2:	f8c9 3004 	str.w	r3, [r9, #4]
  4048f6:	f300 820d 	bgt.w	404d14 <_svfprintf_r+0xef8>
  4048fa:	f109 0908 	add.w	r9, r9, #8
  4048fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404900:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404902:	f8c9 3000 	str.w	r3, [r9]
  404906:	3501      	adds	r5, #1
  404908:	4414      	add	r4, r2
  40490a:	2d07      	cmp	r5, #7
  40490c:	9425      	str	r4, [sp, #148]	; 0x94
  40490e:	9524      	str	r5, [sp, #144]	; 0x90
  404910:	f8c9 2004 	str.w	r2, [r9, #4]
  404914:	f300 820e 	bgt.w	404d34 <_svfprintf_r+0xf18>
  404918:	f109 0908 	add.w	r9, r9, #8
  40491c:	2300      	movs	r3, #0
  40491e:	9814      	ldr	r0, [sp, #80]	; 0x50
  404920:	9915      	ldr	r1, [sp, #84]	; 0x54
  404922:	2200      	movs	r2, #0
  404924:	f7ff f85e 	bl	4039e4 <__aeabi_dcmpeq>
  404928:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40492a:	2800      	cmp	r0, #0
  40492c:	f040 80c3 	bne.w	404ab6 <_svfprintf_r+0xc9a>
  404930:	3b01      	subs	r3, #1
  404932:	3501      	adds	r5, #1
  404934:	3601      	adds	r6, #1
  404936:	441c      	add	r4, r3
  404938:	2d07      	cmp	r5, #7
  40493a:	9524      	str	r5, [sp, #144]	; 0x90
  40493c:	9425      	str	r4, [sp, #148]	; 0x94
  40493e:	f8c9 6000 	str.w	r6, [r9]
  404942:	f8c9 3004 	str.w	r3, [r9, #4]
  404946:	f300 80f5 	bgt.w	404b34 <_svfprintf_r+0xd18>
  40494a:	f109 0908 	add.w	r9, r9, #8
  40494e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404950:	f8c9 2004 	str.w	r2, [r9, #4]
  404954:	3501      	adds	r5, #1
  404956:	4414      	add	r4, r2
  404958:	ab1f      	add	r3, sp, #124	; 0x7c
  40495a:	2d07      	cmp	r5, #7
  40495c:	9425      	str	r4, [sp, #148]	; 0x94
  40495e:	9524      	str	r5, [sp, #144]	; 0x90
  404960:	f8c9 3000 	str.w	r3, [r9]
  404964:	f77f ace8 	ble.w	404338 <_svfprintf_r+0x51c>
  404968:	aa23      	add	r2, sp, #140	; 0x8c
  40496a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40496c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40496e:	f002 ff47 	bl	407800 <__ssprint_r>
  404972:	2800      	cmp	r0, #0
  404974:	f47f ab4b 	bne.w	40400e <_svfprintf_r+0x1f2>
  404978:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40497a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40497e:	e4dd      	b.n	40433c <_svfprintf_r+0x520>
  404980:	aa23      	add	r2, sp, #140	; 0x8c
  404982:	9909      	ldr	r1, [sp, #36]	; 0x24
  404984:	980a      	ldr	r0, [sp, #40]	; 0x28
  404986:	f002 ff3b 	bl	407800 <__ssprint_r>
  40498a:	2800      	cmp	r0, #0
  40498c:	f43f ad24 	beq.w	4043d8 <_svfprintf_r+0x5bc>
  404990:	f7ff bb3d 	b.w	40400e <_svfprintf_r+0x1f2>
  404994:	aa23      	add	r2, sp, #140	; 0x8c
  404996:	9909      	ldr	r1, [sp, #36]	; 0x24
  404998:	980a      	ldr	r0, [sp, #40]	; 0x28
  40499a:	f002 ff31 	bl	407800 <__ssprint_r>
  40499e:	2800      	cmp	r0, #0
  4049a0:	f47f ab35 	bne.w	40400e <_svfprintf_r+0x1f2>
  4049a4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4049a6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4049aa:	e4b4      	b.n	404316 <_svfprintf_r+0x4fa>
  4049ac:	aa23      	add	r2, sp, #140	; 0x8c
  4049ae:	9909      	ldr	r1, [sp, #36]	; 0x24
  4049b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4049b2:	f002 ff25 	bl	407800 <__ssprint_r>
  4049b6:	2800      	cmp	r0, #0
  4049b8:	f47f ab29 	bne.w	40400e <_svfprintf_r+0x1f2>
  4049bc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4049be:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4049c2:	e455      	b.n	404270 <_svfprintf_r+0x454>
  4049c4:	aa23      	add	r2, sp, #140	; 0x8c
  4049c6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4049c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4049ca:	f002 ff19 	bl	407800 <__ssprint_r>
  4049ce:	2800      	cmp	r0, #0
  4049d0:	f47f ab1d 	bne.w	40400e <_svfprintf_r+0x1f2>
  4049d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4049d6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4049da:	e459      	b.n	404290 <_svfprintf_r+0x474>
  4049dc:	f1bb 0f00 	cmp.w	fp, #0
  4049e0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4049e4:	f2c0 82d8 	blt.w	404f98 <_svfprintf_r+0x117c>
  4049e8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4049ec:	9307      	str	r3, [sp, #28]
  4049ee:	ea54 0305 	orrs.w	r3, r4, r5
  4049f2:	f47f adcb 	bne.w	40458c <_svfprintf_r+0x770>
  4049f6:	f1bb 0f00 	cmp.w	fp, #0
  4049fa:	f43f ae8d 	beq.w	404718 <_svfprintf_r+0x8fc>
  4049fe:	2700      	movs	r7, #0
  404a00:	e6b8      	b.n	404774 <_svfprintf_r+0x958>
  404a02:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404a04:	2d00      	cmp	r5, #0
  404a06:	f340 82ca 	ble.w	404f9e <_svfprintf_r+0x1182>
  404a0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404a0e:	4293      	cmp	r3, r2
  404a10:	bfa8      	it	ge
  404a12:	4613      	movge	r3, r2
  404a14:	2b00      	cmp	r3, #0
  404a16:	461d      	mov	r5, r3
  404a18:	dd0d      	ble.n	404a36 <_svfprintf_r+0xc1a>
  404a1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a1c:	f8c9 6000 	str.w	r6, [r9]
  404a20:	3301      	adds	r3, #1
  404a22:	442c      	add	r4, r5
  404a24:	2b07      	cmp	r3, #7
  404a26:	9425      	str	r4, [sp, #148]	; 0x94
  404a28:	f8c9 5004 	str.w	r5, [r9, #4]
  404a2c:	9324      	str	r3, [sp, #144]	; 0x90
  404a2e:	f300 839c 	bgt.w	40516a <_svfprintf_r+0x134e>
  404a32:	f109 0908 	add.w	r9, r9, #8
  404a36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a38:	2d00      	cmp	r5, #0
  404a3a:	bfa8      	it	ge
  404a3c:	1b5b      	subge	r3, r3, r5
  404a3e:	2b00      	cmp	r3, #0
  404a40:	461d      	mov	r5, r3
  404a42:	f340 80f6 	ble.w	404c32 <_svfprintf_r+0xe16>
  404a46:	4aba      	ldr	r2, [pc, #744]	; (404d30 <_svfprintf_r+0xf14>)
  404a48:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a4a:	920f      	str	r2, [sp, #60]	; 0x3c
  404a4c:	2d10      	cmp	r5, #16
  404a4e:	f340 828a 	ble.w	404f66 <_svfprintf_r+0x114a>
  404a52:	4622      	mov	r2, r4
  404a54:	2710      	movs	r7, #16
  404a56:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404a5a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404a5c:	e005      	b.n	404a6a <_svfprintf_r+0xc4e>
  404a5e:	f109 0908 	add.w	r9, r9, #8
  404a62:	3d10      	subs	r5, #16
  404a64:	2d10      	cmp	r5, #16
  404a66:	f340 827d 	ble.w	404f64 <_svfprintf_r+0x1148>
  404a6a:	3301      	adds	r3, #1
  404a6c:	3210      	adds	r2, #16
  404a6e:	2b07      	cmp	r3, #7
  404a70:	9225      	str	r2, [sp, #148]	; 0x94
  404a72:	9324      	str	r3, [sp, #144]	; 0x90
  404a74:	f8c9 a000 	str.w	sl, [r9]
  404a78:	f8c9 7004 	str.w	r7, [r9, #4]
  404a7c:	ddef      	ble.n	404a5e <_svfprintf_r+0xc42>
  404a7e:	aa23      	add	r2, sp, #140	; 0x8c
  404a80:	4621      	mov	r1, r4
  404a82:	4658      	mov	r0, fp
  404a84:	f002 febc 	bl	407800 <__ssprint_r>
  404a88:	2800      	cmp	r0, #0
  404a8a:	f47f aac0 	bne.w	40400e <_svfprintf_r+0x1f2>
  404a8e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404a90:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a92:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404a96:	e7e4      	b.n	404a62 <_svfprintf_r+0xc46>
  404a98:	aa23      	add	r2, sp, #140	; 0x8c
  404a9a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404a9c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404a9e:	f002 feaf 	bl	407800 <__ssprint_r>
  404aa2:	2800      	cmp	r0, #0
  404aa4:	f47f aab3 	bne.w	40400e <_svfprintf_r+0x1f2>
  404aa8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404aac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404aae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404ab2:	f7ff bbcd 	b.w	404250 <_svfprintf_r+0x434>
  404ab6:	1e5e      	subs	r6, r3, #1
  404ab8:	2e00      	cmp	r6, #0
  404aba:	f77f af48 	ble.w	40494e <_svfprintf_r+0xb32>
  404abe:	4b9c      	ldr	r3, [pc, #624]	; (404d30 <_svfprintf_r+0xf14>)
  404ac0:	930f      	str	r3, [sp, #60]	; 0x3c
  404ac2:	2e10      	cmp	r6, #16
  404ac4:	dd2c      	ble.n	404b20 <_svfprintf_r+0xd04>
  404ac6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  404aca:	2710      	movs	r7, #16
  404acc:	46b0      	mov	r8, r6
  404ace:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404ad2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404ad4:	e006      	b.n	404ae4 <_svfprintf_r+0xcc8>
  404ad6:	f1a8 0810 	sub.w	r8, r8, #16
  404ada:	f1b8 0f10 	cmp.w	r8, #16
  404ade:	f109 0908 	add.w	r9, r9, #8
  404ae2:	dd1a      	ble.n	404b1a <_svfprintf_r+0xcfe>
  404ae4:	3501      	adds	r5, #1
  404ae6:	3410      	adds	r4, #16
  404ae8:	2d07      	cmp	r5, #7
  404aea:	9425      	str	r4, [sp, #148]	; 0x94
  404aec:	9524      	str	r5, [sp, #144]	; 0x90
  404aee:	f8c9 a000 	str.w	sl, [r9]
  404af2:	f8c9 7004 	str.w	r7, [r9, #4]
  404af6:	ddee      	ble.n	404ad6 <_svfprintf_r+0xcba>
  404af8:	aa23      	add	r2, sp, #140	; 0x8c
  404afa:	4631      	mov	r1, r6
  404afc:	4658      	mov	r0, fp
  404afe:	f002 fe7f 	bl	407800 <__ssprint_r>
  404b02:	2800      	cmp	r0, #0
  404b04:	f47f aa83 	bne.w	40400e <_svfprintf_r+0x1f2>
  404b08:	f1a8 0810 	sub.w	r8, r8, #16
  404b0c:	f1b8 0f10 	cmp.w	r8, #16
  404b10:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b12:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404b14:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b18:	dce4      	bgt.n	404ae4 <_svfprintf_r+0xcc8>
  404b1a:	4646      	mov	r6, r8
  404b1c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404b20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404b22:	3501      	adds	r5, #1
  404b24:	4434      	add	r4, r6
  404b26:	2d07      	cmp	r5, #7
  404b28:	9425      	str	r4, [sp, #148]	; 0x94
  404b2a:	9524      	str	r5, [sp, #144]	; 0x90
  404b2c:	e889 0048 	stmia.w	r9, {r3, r6}
  404b30:	f77f af0b 	ble.w	40494a <_svfprintf_r+0xb2e>
  404b34:	aa23      	add	r2, sp, #140	; 0x8c
  404b36:	9909      	ldr	r1, [sp, #36]	; 0x24
  404b38:	980a      	ldr	r0, [sp, #40]	; 0x28
  404b3a:	f002 fe61 	bl	407800 <__ssprint_r>
  404b3e:	2800      	cmp	r0, #0
  404b40:	f47f aa65 	bne.w	40400e <_svfprintf_r+0x1f2>
  404b44:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b46:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404b48:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b4c:	e6ff      	b.n	40494e <_svfprintf_r+0xb32>
  404b4e:	9907      	ldr	r1, [sp, #28]
  404b50:	f011 0210 	ands.w	r2, r1, #16
  404b54:	f000 8108 	beq.w	404d68 <_svfprintf_r+0xf4c>
  404b58:	980e      	ldr	r0, [sp, #56]	; 0x38
  404b5a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404b5e:	f1bb 0f00 	cmp.w	fp, #0
  404b62:	6804      	ldr	r4, [r0, #0]
  404b64:	f100 0704 	add.w	r7, r0, #4
  404b68:	f04f 0500 	mov.w	r5, #0
  404b6c:	db26      	blt.n	404bbc <_svfprintf_r+0xda0>
  404b6e:	460a      	mov	r2, r1
  404b70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404b74:	9207      	str	r2, [sp, #28]
  404b76:	ea54 0205 	orrs.w	r2, r4, r5
  404b7a:	970e      	str	r7, [sp, #56]	; 0x38
  404b7c:	461f      	mov	r7, r3
  404b7e:	f47f aaef 	bne.w	404160 <_svfprintf_r+0x344>
  404b82:	e4c8      	b.n	404516 <_svfprintf_r+0x6fa>
  404b84:	9b07      	ldr	r3, [sp, #28]
  404b86:	06d9      	lsls	r1, r3, #27
  404b88:	d42a      	bmi.n	404be0 <_svfprintf_r+0xdc4>
  404b8a:	9b07      	ldr	r3, [sp, #28]
  404b8c:	065a      	lsls	r2, r3, #25
  404b8e:	d527      	bpl.n	404be0 <_svfprintf_r+0xdc4>
  404b90:	990e      	ldr	r1, [sp, #56]	; 0x38
  404b92:	f9b1 4000 	ldrsh.w	r4, [r1]
  404b96:	3104      	adds	r1, #4
  404b98:	17e5      	asrs	r5, r4, #31
  404b9a:	4622      	mov	r2, r4
  404b9c:	462b      	mov	r3, r5
  404b9e:	910e      	str	r1, [sp, #56]	; 0x38
  404ba0:	f7ff bacb 	b.w	40413a <_svfprintf_r+0x31e>
  404ba4:	990e      	ldr	r1, [sp, #56]	; 0x38
  404ba6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404baa:	f1bb 0f00 	cmp.w	fp, #0
  404bae:	680c      	ldr	r4, [r1, #0]
  404bb0:	f101 0704 	add.w	r7, r1, #4
  404bb4:	f04f 0500 	mov.w	r5, #0
  404bb8:	f280 8247 	bge.w	40504a <_svfprintf_r+0x122e>
  404bbc:	970e      	str	r7, [sp, #56]	; 0x38
  404bbe:	461f      	mov	r7, r3
  404bc0:	ea54 0305 	orrs.w	r3, r4, r5
  404bc4:	f47f aacc 	bne.w	404160 <_svfprintf_r+0x344>
  404bc8:	e4aa      	b.n	404520 <_svfprintf_r+0x704>
  404bca:	3301      	adds	r3, #1
  404bcc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404bce:	9324      	str	r3, [sp, #144]	; 0x90
  404bd0:	442c      	add	r4, r5
  404bd2:	2b07      	cmp	r3, #7
  404bd4:	9425      	str	r4, [sp, #148]	; 0x94
  404bd6:	e889 0024 	stmia.w	r9, {r2, r5}
  404bda:	f77f abad 	ble.w	404338 <_svfprintf_r+0x51c>
  404bde:	e6c3      	b.n	404968 <_svfprintf_r+0xb4c>
  404be0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404be2:	6814      	ldr	r4, [r2, #0]
  404be4:	4613      	mov	r3, r2
  404be6:	3304      	adds	r3, #4
  404be8:	17e5      	asrs	r5, r4, #31
  404bea:	4622      	mov	r2, r4
  404bec:	930e      	str	r3, [sp, #56]	; 0x38
  404bee:	2a00      	cmp	r2, #0
  404bf0:	462b      	mov	r3, r5
  404bf2:	f173 0300 	sbcs.w	r3, r3, #0
  404bf6:	f6bf aaa5 	bge.w	404144 <_svfprintf_r+0x328>
  404bfa:	4264      	negs	r4, r4
  404bfc:	f04f 072d 	mov.w	r7, #45	; 0x2d
  404c00:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404c04:	f1bb 0f00 	cmp.w	fp, #0
  404c08:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404c0c:	f6ff aaa8 	blt.w	404160 <_svfprintf_r+0x344>
  404c10:	9b07      	ldr	r3, [sp, #28]
  404c12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404c16:	9307      	str	r3, [sp, #28]
  404c18:	f7ff baa2 	b.w	404160 <_svfprintf_r+0x344>
  404c1c:	aa23      	add	r2, sp, #140	; 0x8c
  404c1e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c20:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c22:	f002 fded 	bl	407800 <__ssprint_r>
  404c26:	2800      	cmp	r0, #0
  404c28:	f47f a9f1 	bne.w	40400e <_svfprintf_r+0x1f2>
  404c2c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c2e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c32:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404c34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404c36:	4432      	add	r2, r6
  404c38:	4617      	mov	r7, r2
  404c3a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404c3c:	4293      	cmp	r3, r2
  404c3e:	db47      	blt.n	404cd0 <_svfprintf_r+0xeb4>
  404c40:	9a07      	ldr	r2, [sp, #28]
  404c42:	07d5      	lsls	r5, r2, #31
  404c44:	d444      	bmi.n	404cd0 <_svfprintf_r+0xeb4>
  404c46:	9912      	ldr	r1, [sp, #72]	; 0x48
  404c48:	440e      	add	r6, r1
  404c4a:	1bf5      	subs	r5, r6, r7
  404c4c:	1acb      	subs	r3, r1, r3
  404c4e:	429d      	cmp	r5, r3
  404c50:	bfa8      	it	ge
  404c52:	461d      	movge	r5, r3
  404c54:	2d00      	cmp	r5, #0
  404c56:	462e      	mov	r6, r5
  404c58:	dd0d      	ble.n	404c76 <_svfprintf_r+0xe5a>
  404c5a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404c5c:	f8c9 7000 	str.w	r7, [r9]
  404c60:	3201      	adds	r2, #1
  404c62:	442c      	add	r4, r5
  404c64:	2a07      	cmp	r2, #7
  404c66:	9425      	str	r4, [sp, #148]	; 0x94
  404c68:	f8c9 5004 	str.w	r5, [r9, #4]
  404c6c:	9224      	str	r2, [sp, #144]	; 0x90
  404c6e:	f300 830b 	bgt.w	405288 <_svfprintf_r+0x146c>
  404c72:	f109 0908 	add.w	r9, r9, #8
  404c76:	2e00      	cmp	r6, #0
  404c78:	bfac      	ite	ge
  404c7a:	1b9d      	subge	r5, r3, r6
  404c7c:	461d      	movlt	r5, r3
  404c7e:	2d00      	cmp	r5, #0
  404c80:	f77f ab5c 	ble.w	40433c <_svfprintf_r+0x520>
  404c84:	4a2a      	ldr	r2, [pc, #168]	; (404d30 <_svfprintf_r+0xf14>)
  404c86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c88:	920f      	str	r2, [sp, #60]	; 0x3c
  404c8a:	2d10      	cmp	r5, #16
  404c8c:	dd9d      	ble.n	404bca <_svfprintf_r+0xdae>
  404c8e:	2610      	movs	r6, #16
  404c90:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404c92:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404c96:	e004      	b.n	404ca2 <_svfprintf_r+0xe86>
  404c98:	f109 0908 	add.w	r9, r9, #8
  404c9c:	3d10      	subs	r5, #16
  404c9e:	2d10      	cmp	r5, #16
  404ca0:	dd93      	ble.n	404bca <_svfprintf_r+0xdae>
  404ca2:	3301      	adds	r3, #1
  404ca4:	3410      	adds	r4, #16
  404ca6:	2b07      	cmp	r3, #7
  404ca8:	9425      	str	r4, [sp, #148]	; 0x94
  404caa:	9324      	str	r3, [sp, #144]	; 0x90
  404cac:	f8c9 a000 	str.w	sl, [r9]
  404cb0:	f8c9 6004 	str.w	r6, [r9, #4]
  404cb4:	ddf0      	ble.n	404c98 <_svfprintf_r+0xe7c>
  404cb6:	aa23      	add	r2, sp, #140	; 0x8c
  404cb8:	4659      	mov	r1, fp
  404cba:	4638      	mov	r0, r7
  404cbc:	f002 fda0 	bl	407800 <__ssprint_r>
  404cc0:	2800      	cmp	r0, #0
  404cc2:	f47f a9a4 	bne.w	40400e <_svfprintf_r+0x1f2>
  404cc6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404cc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404cce:	e7e5      	b.n	404c9c <_svfprintf_r+0xe80>
  404cd0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404cd2:	9816      	ldr	r0, [sp, #88]	; 0x58
  404cd4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404cd6:	f8c9 1000 	str.w	r1, [r9]
  404cda:	3201      	adds	r2, #1
  404cdc:	4404      	add	r4, r0
  404cde:	2a07      	cmp	r2, #7
  404ce0:	9425      	str	r4, [sp, #148]	; 0x94
  404ce2:	f8c9 0004 	str.w	r0, [r9, #4]
  404ce6:	9224      	str	r2, [sp, #144]	; 0x90
  404ce8:	f300 82a9 	bgt.w	40523e <_svfprintf_r+0x1422>
  404cec:	f109 0908 	add.w	r9, r9, #8
  404cf0:	e7a9      	b.n	404c46 <_svfprintf_r+0xe2a>
  404cf2:	9b07      	ldr	r3, [sp, #28]
  404cf4:	07d8      	lsls	r0, r3, #31
  404cf6:	f53f adf4 	bmi.w	4048e2 <_svfprintf_r+0xac6>
  404cfa:	3501      	adds	r5, #1
  404cfc:	3401      	adds	r4, #1
  404cfe:	2301      	movs	r3, #1
  404d00:	2d07      	cmp	r5, #7
  404d02:	9425      	str	r4, [sp, #148]	; 0x94
  404d04:	9524      	str	r5, [sp, #144]	; 0x90
  404d06:	f8c9 6000 	str.w	r6, [r9]
  404d0a:	f8c9 3004 	str.w	r3, [r9, #4]
  404d0e:	f77f ae1c 	ble.w	40494a <_svfprintf_r+0xb2e>
  404d12:	e70f      	b.n	404b34 <_svfprintf_r+0xd18>
  404d14:	aa23      	add	r2, sp, #140	; 0x8c
  404d16:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d18:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d1a:	f002 fd71 	bl	407800 <__ssprint_r>
  404d1e:	2800      	cmp	r0, #0
  404d20:	f47f a975 	bne.w	40400e <_svfprintf_r+0x1f2>
  404d24:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d26:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404d28:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d2c:	e5e7      	b.n	4048fe <_svfprintf_r+0xae2>
  404d2e:	bf00      	nop
  404d30:	00408038 	.word	0x00408038
  404d34:	aa23      	add	r2, sp, #140	; 0x8c
  404d36:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d38:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d3a:	f002 fd61 	bl	407800 <__ssprint_r>
  404d3e:	2800      	cmp	r0, #0
  404d40:	f47f a965 	bne.w	40400e <_svfprintf_r+0x1f2>
  404d44:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d46:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404d48:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d4c:	e5e6      	b.n	40491c <_svfprintf_r+0xb00>
  404d4e:	aa23      	add	r2, sp, #140	; 0x8c
  404d50:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d52:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d54:	f002 fd54 	bl	407800 <__ssprint_r>
  404d58:	2800      	cmp	r0, #0
  404d5a:	f47f a958 	bne.w	40400e <_svfprintf_r+0x1f2>
  404d5e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d60:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d64:	f7ff ba98 	b.w	404298 <_svfprintf_r+0x47c>
  404d68:	9907      	ldr	r1, [sp, #28]
  404d6a:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  404d6e:	f43f af19 	beq.w	404ba4 <_svfprintf_r+0xd88>
  404d72:	980e      	ldr	r0, [sp, #56]	; 0x38
  404d74:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404d78:	f1bb 0f00 	cmp.w	fp, #0
  404d7c:	8804      	ldrh	r4, [r0, #0]
  404d7e:	f100 0704 	add.w	r7, r0, #4
  404d82:	f04f 0500 	mov.w	r5, #0
  404d86:	f2c0 81b9 	blt.w	4050fc <_svfprintf_r+0x12e0>
  404d8a:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  404d8e:	9307      	str	r3, [sp, #28]
  404d90:	ea54 0305 	orrs.w	r3, r4, r5
  404d94:	970e      	str	r7, [sp, #56]	; 0x38
  404d96:	4617      	mov	r7, r2
  404d98:	f47f a9e2 	bne.w	404160 <_svfprintf_r+0x344>
  404d9c:	f7ff bbbb 	b.w	404516 <_svfprintf_r+0x6fa>
  404da0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404da2:	4622      	mov	r2, r4
  404da4:	4620      	mov	r0, r4
  404da6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404da8:	4623      	mov	r3, r4
  404daa:	4621      	mov	r1, r4
  404dac:	f7fe fe4c 	bl	403a48 <__aeabi_dcmpun>
  404db0:	2800      	cmp	r0, #0
  404db2:	f040 8317 	bne.w	4053e4 <_svfprintf_r+0x15c8>
  404db6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404db8:	f1bb 3fff 	cmp.w	fp, #4294967295
  404dbc:	f023 0320 	bic.w	r3, r3, #32
  404dc0:	930d      	str	r3, [sp, #52]	; 0x34
  404dc2:	f000 8270 	beq.w	4052a6 <_svfprintf_r+0x148a>
  404dc6:	2b47      	cmp	r3, #71	; 0x47
  404dc8:	f000 8192 	beq.w	4050f0 <_svfprintf_r+0x12d4>
  404dcc:	9b07      	ldr	r3, [sp, #28]
  404dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  404dd2:	9310      	str	r3, [sp, #64]	; 0x40
  404dd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404dd6:	1e1f      	subs	r7, r3, #0
  404dd8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404dda:	9308      	str	r3, [sp, #32]
  404ddc:	bfbb      	ittet	lt
  404dde:	463b      	movlt	r3, r7
  404de0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404de4:	2300      	movge	r3, #0
  404de6:	232d      	movlt	r3, #45	; 0x2d
  404de8:	930f      	str	r3, [sp, #60]	; 0x3c
  404dea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404dec:	2b66      	cmp	r3, #102	; 0x66
  404dee:	f000 825d 	beq.w	4052ac <_svfprintf_r+0x1490>
  404df2:	2b46      	cmp	r3, #70	; 0x46
  404df4:	f000 8151 	beq.w	40509a <_svfprintf_r+0x127e>
  404df8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404dfa:	9a08      	ldr	r2, [sp, #32]
  404dfc:	2b45      	cmp	r3, #69	; 0x45
  404dfe:	a821      	add	r0, sp, #132	; 0x84
  404e00:	a91e      	add	r1, sp, #120	; 0x78
  404e02:	bf0c      	ite	eq
  404e04:	f10b 0501 	addeq.w	r5, fp, #1
  404e08:	465d      	movne	r5, fp
  404e0a:	9004      	str	r0, [sp, #16]
  404e0c:	9103      	str	r1, [sp, #12]
  404e0e:	a81d      	add	r0, sp, #116	; 0x74
  404e10:	2102      	movs	r1, #2
  404e12:	463b      	mov	r3, r7
  404e14:	9002      	str	r0, [sp, #8]
  404e16:	9501      	str	r5, [sp, #4]
  404e18:	9100      	str	r1, [sp, #0]
  404e1a:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e1c:	f000 fbf0 	bl	405600 <_dtoa_r>
  404e20:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e22:	2b67      	cmp	r3, #103	; 0x67
  404e24:	4606      	mov	r6, r0
  404e26:	f040 8290 	bne.w	40534a <_svfprintf_r+0x152e>
  404e2a:	9b07      	ldr	r3, [sp, #28]
  404e2c:	07da      	lsls	r2, r3, #31
  404e2e:	f140 82af 	bpl.w	405390 <_svfprintf_r+0x1574>
  404e32:	1974      	adds	r4, r6, r5
  404e34:	9808      	ldr	r0, [sp, #32]
  404e36:	4639      	mov	r1, r7
  404e38:	2200      	movs	r2, #0
  404e3a:	2300      	movs	r3, #0
  404e3c:	f7fe fdd2 	bl	4039e4 <__aeabi_dcmpeq>
  404e40:	2800      	cmp	r0, #0
  404e42:	f040 8190 	bne.w	405166 <_svfprintf_r+0x134a>
  404e46:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404e48:	429c      	cmp	r4, r3
  404e4a:	d906      	bls.n	404e5a <_svfprintf_r+0x103e>
  404e4c:	2130      	movs	r1, #48	; 0x30
  404e4e:	1c5a      	adds	r2, r3, #1
  404e50:	9221      	str	r2, [sp, #132]	; 0x84
  404e52:	7019      	strb	r1, [r3, #0]
  404e54:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404e56:	429c      	cmp	r4, r3
  404e58:	d8f9      	bhi.n	404e4e <_svfprintf_r+0x1032>
  404e5a:	1b9b      	subs	r3, r3, r6
  404e5c:	9312      	str	r3, [sp, #72]	; 0x48
  404e5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404e60:	2b47      	cmp	r3, #71	; 0x47
  404e62:	f000 8179 	beq.w	405158 <_svfprintf_r+0x133c>
  404e66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e68:	2b65      	cmp	r3, #101	; 0x65
  404e6a:	f340 827d 	ble.w	405368 <_svfprintf_r+0x154c>
  404e6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e70:	2b66      	cmp	r3, #102	; 0x66
  404e72:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404e74:	9313      	str	r3, [sp, #76]	; 0x4c
  404e76:	f000 825b 	beq.w	405330 <_svfprintf_r+0x1514>
  404e7a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404e7c:	9912      	ldr	r1, [sp, #72]	; 0x48
  404e7e:	428a      	cmp	r2, r1
  404e80:	f2c0 8230 	blt.w	4052e4 <_svfprintf_r+0x14c8>
  404e84:	9b07      	ldr	r3, [sp, #28]
  404e86:	07d9      	lsls	r1, r3, #31
  404e88:	f100 8284 	bmi.w	405394 <_svfprintf_r+0x1578>
  404e8c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404e90:	920d      	str	r2, [sp, #52]	; 0x34
  404e92:	2267      	movs	r2, #103	; 0x67
  404e94:	9211      	str	r2, [sp, #68]	; 0x44
  404e96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e98:	2a00      	cmp	r2, #0
  404e9a:	f040 8153 	bne.w	405144 <_svfprintf_r+0x1328>
  404e9e:	9308      	str	r3, [sp, #32]
  404ea0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404ea2:	9307      	str	r3, [sp, #28]
  404ea4:	4693      	mov	fp, r2
  404ea6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404eaa:	f7ff b97d 	b.w	4041a8 <_svfprintf_r+0x38c>
  404eae:	9907      	ldr	r1, [sp, #28]
  404eb0:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  404eb4:	d015      	beq.n	404ee2 <_svfprintf_r+0x10c6>
  404eb6:	980e      	ldr	r0, [sp, #56]	; 0x38
  404eb8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404ebc:	f1bb 0f00 	cmp.w	fp, #0
  404ec0:	8804      	ldrh	r4, [r0, #0]
  404ec2:	f100 0704 	add.w	r7, r0, #4
  404ec6:	f04f 0500 	mov.w	r5, #0
  404eca:	db16      	blt.n	404efa <_svfprintf_r+0x10de>
  404ecc:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  404ed0:	9307      	str	r3, [sp, #28]
  404ed2:	ea54 0305 	orrs.w	r3, r4, r5
  404ed6:	970e      	str	r7, [sp, #56]	; 0x38
  404ed8:	f43f ac3a 	beq.w	404750 <_svfprintf_r+0x934>
  404edc:	4617      	mov	r7, r2
  404ede:	f7ff b8c2 	b.w	404066 <_svfprintf_r+0x24a>
  404ee2:	990e      	ldr	r1, [sp, #56]	; 0x38
  404ee4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404ee8:	f1bb 0f00 	cmp.w	fp, #0
  404eec:	680c      	ldr	r4, [r1, #0]
  404eee:	f101 0704 	add.w	r7, r1, #4
  404ef2:	f04f 0500 	mov.w	r5, #0
  404ef6:	f280 80a5 	bge.w	405044 <_svfprintf_r+0x1228>
  404efa:	970e      	str	r7, [sp, #56]	; 0x38
  404efc:	2700      	movs	r7, #0
  404efe:	f7ff b8b2 	b.w	404066 <_svfprintf_r+0x24a>
  404f02:	9b07      	ldr	r3, [sp, #28]
  404f04:	06df      	lsls	r7, r3, #27
  404f06:	d40b      	bmi.n	404f20 <_svfprintf_r+0x1104>
  404f08:	9b07      	ldr	r3, [sp, #28]
  404f0a:	065e      	lsls	r6, r3, #25
  404f0c:	d508      	bpl.n	404f20 <_svfprintf_r+0x1104>
  404f0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404f10:	6813      	ldr	r3, [r2, #0]
  404f12:	3204      	adds	r2, #4
  404f14:	920e      	str	r2, [sp, #56]	; 0x38
  404f16:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  404f1a:	801a      	strh	r2, [r3, #0]
  404f1c:	f7fe bfa4 	b.w	403e68 <_svfprintf_r+0x4c>
  404f20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404f22:	6813      	ldr	r3, [r2, #0]
  404f24:	3204      	adds	r2, #4
  404f26:	920e      	str	r2, [sp, #56]	; 0x38
  404f28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404f2a:	601a      	str	r2, [r3, #0]
  404f2c:	f7fe bf9c 	b.w	403e68 <_svfprintf_r+0x4c>
  404f30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404f32:	9b07      	ldr	r3, [sp, #28]
  404f34:	f013 0f40 	tst.w	r3, #64	; 0x40
  404f38:	4613      	mov	r3, r2
  404f3a:	f103 0304 	add.w	r3, r3, #4
  404f3e:	bf0c      	ite	eq
  404f40:	6814      	ldreq	r4, [r2, #0]
  404f42:	8814      	ldrhne	r4, [r2, #0]
  404f44:	930e      	str	r3, [sp, #56]	; 0x38
  404f46:	2500      	movs	r5, #0
  404f48:	f7ff bb02 	b.w	404550 <_svfprintf_r+0x734>
  404f4c:	2700      	movs	r7, #0
  404f4e:	45bb      	cmp	fp, r7
  404f50:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404f54:	f6ff ac0e 	blt.w	404774 <_svfprintf_r+0x958>
  404f58:	9b07      	ldr	r3, [sp, #28]
  404f5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404f5e:	9307      	str	r3, [sp, #28]
  404f60:	f7ff bbd6 	b.w	404710 <_svfprintf_r+0x8f4>
  404f64:	4614      	mov	r4, r2
  404f66:	3301      	adds	r3, #1
  404f68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404f6a:	9324      	str	r3, [sp, #144]	; 0x90
  404f6c:	442c      	add	r4, r5
  404f6e:	2b07      	cmp	r3, #7
  404f70:	9425      	str	r4, [sp, #148]	; 0x94
  404f72:	e889 0024 	stmia.w	r9, {r2, r5}
  404f76:	f73f ae51 	bgt.w	404c1c <_svfprintf_r+0xe00>
  404f7a:	f109 0908 	add.w	r9, r9, #8
  404f7e:	e658      	b.n	404c32 <_svfprintf_r+0xe16>
  404f80:	aa23      	add	r2, sp, #140	; 0x8c
  404f82:	9909      	ldr	r1, [sp, #36]	; 0x24
  404f84:	980a      	ldr	r0, [sp, #40]	; 0x28
  404f86:	f002 fc3b 	bl	407800 <__ssprint_r>
  404f8a:	2800      	cmp	r0, #0
  404f8c:	f47f a83f 	bne.w	40400e <_svfprintf_r+0x1f2>
  404f90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404f92:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404f96:	e40f      	b.n	4047b8 <_svfprintf_r+0x99c>
  404f98:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404f9a:	f7ff bbe4 	b.w	404766 <_svfprintf_r+0x94a>
  404f9e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fa0:	4ab5      	ldr	r2, [pc, #724]	; (405278 <_svfprintf_r+0x145c>)
  404fa2:	f8c9 2000 	str.w	r2, [r9]
  404fa6:	3301      	adds	r3, #1
  404fa8:	3401      	adds	r4, #1
  404faa:	2201      	movs	r2, #1
  404fac:	2b07      	cmp	r3, #7
  404fae:	9425      	str	r4, [sp, #148]	; 0x94
  404fb0:	9324      	str	r3, [sp, #144]	; 0x90
  404fb2:	f8c9 2004 	str.w	r2, [r9, #4]
  404fb6:	f300 808e 	bgt.w	4050d6 <_svfprintf_r+0x12ba>
  404fba:	f109 0908 	add.w	r9, r9, #8
  404fbe:	b92d      	cbnz	r5, 404fcc <_svfprintf_r+0x11b0>
  404fc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404fc2:	b91b      	cbnz	r3, 404fcc <_svfprintf_r+0x11b0>
  404fc4:	9b07      	ldr	r3, [sp, #28]
  404fc6:	07df      	lsls	r7, r3, #31
  404fc8:	f57f a9b8 	bpl.w	40433c <_svfprintf_r+0x520>
  404fcc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fce:	9916      	ldr	r1, [sp, #88]	; 0x58
  404fd0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404fd2:	f8c9 2000 	str.w	r2, [r9]
  404fd6:	3301      	adds	r3, #1
  404fd8:	440c      	add	r4, r1
  404fda:	2b07      	cmp	r3, #7
  404fdc:	9425      	str	r4, [sp, #148]	; 0x94
  404fde:	f8c9 1004 	str.w	r1, [r9, #4]
  404fe2:	9324      	str	r3, [sp, #144]	; 0x90
  404fe4:	f300 81c2 	bgt.w	40536c <_svfprintf_r+0x1550>
  404fe8:	f109 0908 	add.w	r9, r9, #8
  404fec:	426d      	negs	r5, r5
  404fee:	2d00      	cmp	r5, #0
  404ff0:	f340 809b 	ble.w	40512a <_svfprintf_r+0x130e>
  404ff4:	4aa1      	ldr	r2, [pc, #644]	; (40527c <_svfprintf_r+0x1460>)
  404ff6:	920f      	str	r2, [sp, #60]	; 0x3c
  404ff8:	2d10      	cmp	r5, #16
  404ffa:	f340 80c3 	ble.w	405184 <_svfprintf_r+0x1368>
  404ffe:	4622      	mov	r2, r4
  405000:	2710      	movs	r7, #16
  405002:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405006:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405008:	e005      	b.n	405016 <_svfprintf_r+0x11fa>
  40500a:	f109 0908 	add.w	r9, r9, #8
  40500e:	3d10      	subs	r5, #16
  405010:	2d10      	cmp	r5, #16
  405012:	f340 80b6 	ble.w	405182 <_svfprintf_r+0x1366>
  405016:	3301      	adds	r3, #1
  405018:	3210      	adds	r2, #16
  40501a:	2b07      	cmp	r3, #7
  40501c:	9225      	str	r2, [sp, #148]	; 0x94
  40501e:	9324      	str	r3, [sp, #144]	; 0x90
  405020:	f8c9 a000 	str.w	sl, [r9]
  405024:	f8c9 7004 	str.w	r7, [r9, #4]
  405028:	ddef      	ble.n	40500a <_svfprintf_r+0x11ee>
  40502a:	aa23      	add	r2, sp, #140	; 0x8c
  40502c:	4621      	mov	r1, r4
  40502e:	4658      	mov	r0, fp
  405030:	f002 fbe6 	bl	407800 <__ssprint_r>
  405034:	2800      	cmp	r0, #0
  405036:	f47e afea 	bne.w	40400e <_svfprintf_r+0x1f2>
  40503a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40503c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40503e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405042:	e7e4      	b.n	40500e <_svfprintf_r+0x11f2>
  405044:	9a07      	ldr	r2, [sp, #28]
  405046:	f7ff ba38 	b.w	4044ba <_svfprintf_r+0x69e>
  40504a:	9a07      	ldr	r2, [sp, #28]
  40504c:	e590      	b.n	404b70 <_svfprintf_r+0xd54>
  40504e:	9b07      	ldr	r3, [sp, #28]
  405050:	f043 0320 	orr.w	r3, r3, #32
  405054:	9307      	str	r3, [sp, #28]
  405056:	f108 0801 	add.w	r8, r8, #1
  40505a:	f898 3000 	ldrb.w	r3, [r8]
  40505e:	f7fe bf36 	b.w	403ece <_svfprintf_r+0xb2>
  405062:	aa23      	add	r2, sp, #140	; 0x8c
  405064:	9909      	ldr	r1, [sp, #36]	; 0x24
  405066:	980a      	ldr	r0, [sp, #40]	; 0x28
  405068:	f002 fbca 	bl	407800 <__ssprint_r>
  40506c:	2800      	cmp	r0, #0
  40506e:	f47e afce 	bne.w	40400e <_svfprintf_r+0x1f2>
  405072:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405074:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405078:	f7ff bbb6 	b.w	4047e8 <_svfprintf_r+0x9cc>
  40507c:	2140      	movs	r1, #64	; 0x40
  40507e:	980a      	ldr	r0, [sp, #40]	; 0x28
  405080:	f001 fb38 	bl	4066f4 <_malloc_r>
  405084:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405086:	6010      	str	r0, [r2, #0]
  405088:	6110      	str	r0, [r2, #16]
  40508a:	2800      	cmp	r0, #0
  40508c:	f000 81e5 	beq.w	40545a <_svfprintf_r+0x163e>
  405090:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405092:	2340      	movs	r3, #64	; 0x40
  405094:	6153      	str	r3, [r2, #20]
  405096:	f7fe bed8 	b.w	403e4a <_svfprintf_r+0x2e>
  40509a:	a821      	add	r0, sp, #132	; 0x84
  40509c:	a91e      	add	r1, sp, #120	; 0x78
  40509e:	9004      	str	r0, [sp, #16]
  4050a0:	9103      	str	r1, [sp, #12]
  4050a2:	a81d      	add	r0, sp, #116	; 0x74
  4050a4:	2103      	movs	r1, #3
  4050a6:	9002      	str	r0, [sp, #8]
  4050a8:	9a08      	ldr	r2, [sp, #32]
  4050aa:	f8cd b004 	str.w	fp, [sp, #4]
  4050ae:	463b      	mov	r3, r7
  4050b0:	9100      	str	r1, [sp, #0]
  4050b2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4050b4:	f000 faa4 	bl	405600 <_dtoa_r>
  4050b8:	465d      	mov	r5, fp
  4050ba:	4606      	mov	r6, r0
  4050bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4050be:	2b46      	cmp	r3, #70	; 0x46
  4050c0:	eb06 0405 	add.w	r4, r6, r5
  4050c4:	f47f aeb6 	bne.w	404e34 <_svfprintf_r+0x1018>
  4050c8:	7833      	ldrb	r3, [r6, #0]
  4050ca:	2b30      	cmp	r3, #48	; 0x30
  4050cc:	f000 817c 	beq.w	4053c8 <_svfprintf_r+0x15ac>
  4050d0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4050d2:	442c      	add	r4, r5
  4050d4:	e6ae      	b.n	404e34 <_svfprintf_r+0x1018>
  4050d6:	aa23      	add	r2, sp, #140	; 0x8c
  4050d8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4050da:	980a      	ldr	r0, [sp, #40]	; 0x28
  4050dc:	f002 fb90 	bl	407800 <__ssprint_r>
  4050e0:	2800      	cmp	r0, #0
  4050e2:	f47e af94 	bne.w	40400e <_svfprintf_r+0x1f2>
  4050e6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4050e8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4050ea:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4050ee:	e766      	b.n	404fbe <_svfprintf_r+0x11a2>
  4050f0:	f1bb 0f00 	cmp.w	fp, #0
  4050f4:	bf08      	it	eq
  4050f6:	f04f 0b01 	moveq.w	fp, #1
  4050fa:	e667      	b.n	404dcc <_svfprintf_r+0xfb0>
  4050fc:	970e      	str	r7, [sp, #56]	; 0x38
  4050fe:	4617      	mov	r7, r2
  405100:	e55e      	b.n	404bc0 <_svfprintf_r+0xda4>
  405102:	4630      	mov	r0, r6
  405104:	f7fe fe1c 	bl	403d40 <strlen>
  405108:	46a3      	mov	fp, r4
  40510a:	4603      	mov	r3, r0
  40510c:	900d      	str	r0, [sp, #52]	; 0x34
  40510e:	f7ff baf4 	b.w	4046fa <_svfprintf_r+0x8de>
  405112:	aa23      	add	r2, sp, #140	; 0x8c
  405114:	9909      	ldr	r1, [sp, #36]	; 0x24
  405116:	980a      	ldr	r0, [sp, #40]	; 0x28
  405118:	f002 fb72 	bl	407800 <__ssprint_r>
  40511c:	2800      	cmp	r0, #0
  40511e:	f47e af76 	bne.w	40400e <_svfprintf_r+0x1f2>
  405122:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405124:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405126:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40512a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40512c:	f8c9 6000 	str.w	r6, [r9]
  405130:	3301      	adds	r3, #1
  405132:	440c      	add	r4, r1
  405134:	2b07      	cmp	r3, #7
  405136:	9425      	str	r4, [sp, #148]	; 0x94
  405138:	9324      	str	r3, [sp, #144]	; 0x90
  40513a:	f8c9 1004 	str.w	r1, [r9, #4]
  40513e:	f77f a8fb 	ble.w	404338 <_svfprintf_r+0x51c>
  405142:	e411      	b.n	404968 <_svfprintf_r+0xb4c>
  405144:	272d      	movs	r7, #45	; 0x2d
  405146:	9308      	str	r3, [sp, #32]
  405148:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40514a:	9307      	str	r3, [sp, #28]
  40514c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405150:	f04f 0b00 	mov.w	fp, #0
  405154:	f7ff b829 	b.w	4041aa <_svfprintf_r+0x38e>
  405158:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40515a:	1cdd      	adds	r5, r3, #3
  40515c:	db1e      	blt.n	40519c <_svfprintf_r+0x1380>
  40515e:	459b      	cmp	fp, r3
  405160:	db1c      	blt.n	40519c <_svfprintf_r+0x1380>
  405162:	9313      	str	r3, [sp, #76]	; 0x4c
  405164:	e689      	b.n	404e7a <_svfprintf_r+0x105e>
  405166:	4623      	mov	r3, r4
  405168:	e677      	b.n	404e5a <_svfprintf_r+0x103e>
  40516a:	aa23      	add	r2, sp, #140	; 0x8c
  40516c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40516e:	980a      	ldr	r0, [sp, #40]	; 0x28
  405170:	f002 fb46 	bl	407800 <__ssprint_r>
  405174:	2800      	cmp	r0, #0
  405176:	f47e af4a 	bne.w	40400e <_svfprintf_r+0x1f2>
  40517a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40517c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405180:	e459      	b.n	404a36 <_svfprintf_r+0xc1a>
  405182:	4614      	mov	r4, r2
  405184:	3301      	adds	r3, #1
  405186:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405188:	9324      	str	r3, [sp, #144]	; 0x90
  40518a:	442c      	add	r4, r5
  40518c:	2b07      	cmp	r3, #7
  40518e:	9425      	str	r4, [sp, #148]	; 0x94
  405190:	e889 0024 	stmia.w	r9, {r2, r5}
  405194:	dcbd      	bgt.n	405112 <_svfprintf_r+0x12f6>
  405196:	f109 0908 	add.w	r9, r9, #8
  40519a:	e7c6      	b.n	40512a <_svfprintf_r+0x130e>
  40519c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40519e:	3a02      	subs	r2, #2
  4051a0:	9211      	str	r2, [sp, #68]	; 0x44
  4051a2:	3b01      	subs	r3, #1
  4051a4:	2b00      	cmp	r3, #0
  4051a6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4051aa:	931d      	str	r3, [sp, #116]	; 0x74
  4051ac:	bfb8      	it	lt
  4051ae:	425b      	neglt	r3, r3
  4051b0:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  4051b4:	bfb4      	ite	lt
  4051b6:	222d      	movlt	r2, #45	; 0x2d
  4051b8:	222b      	movge	r2, #43	; 0x2b
  4051ba:	2b09      	cmp	r3, #9
  4051bc:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4051c0:	f340 80f1 	ble.w	4053a6 <_svfprintf_r+0x158a>
  4051c4:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  4051c8:	4604      	mov	r4, r0
  4051ca:	4a2d      	ldr	r2, [pc, #180]	; (405280 <_svfprintf_r+0x1464>)
  4051cc:	fb82 2103 	smull	r2, r1, r2, r3
  4051d0:	17da      	asrs	r2, r3, #31
  4051d2:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  4051d6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  4051da:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  4051de:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4051e2:	2a09      	cmp	r2, #9
  4051e4:	4613      	mov	r3, r2
  4051e6:	f804 1d01 	strb.w	r1, [r4, #-1]!
  4051ea:	dcee      	bgt.n	4051ca <_svfprintf_r+0x13ae>
  4051ec:	4621      	mov	r1, r4
  4051ee:	3330      	adds	r3, #48	; 0x30
  4051f0:	b2da      	uxtb	r2, r3
  4051f2:	f801 2d01 	strb.w	r2, [r1, #-1]!
  4051f6:	4288      	cmp	r0, r1
  4051f8:	f240 813a 	bls.w	405470 <_svfprintf_r+0x1654>
  4051fc:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  405200:	4623      	mov	r3, r4
  405202:	e001      	b.n	405208 <_svfprintf_r+0x13ec>
  405204:	f813 2b01 	ldrb.w	r2, [r3], #1
  405208:	f801 2b01 	strb.w	r2, [r1], #1
  40520c:	4298      	cmp	r0, r3
  40520e:	d1f9      	bne.n	405204 <_svfprintf_r+0x13e8>
  405210:	1c43      	adds	r3, r0, #1
  405212:	1b1b      	subs	r3, r3, r4
  405214:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  405218:	4413      	add	r3, r2
  40521a:	aa1f      	add	r2, sp, #124	; 0x7c
  40521c:	1a9b      	subs	r3, r3, r2
  40521e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405220:	9319      	str	r3, [sp, #100]	; 0x64
  405222:	2a01      	cmp	r2, #1
  405224:	4413      	add	r3, r2
  405226:	930d      	str	r3, [sp, #52]	; 0x34
  405228:	f340 80ea 	ble.w	405400 <_svfprintf_r+0x15e4>
  40522c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40522e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405230:	4413      	add	r3, r2
  405232:	2200      	movs	r2, #0
  405234:	930d      	str	r3, [sp, #52]	; 0x34
  405236:	9213      	str	r2, [sp, #76]	; 0x4c
  405238:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40523c:	e62b      	b.n	404e96 <_svfprintf_r+0x107a>
  40523e:	aa23      	add	r2, sp, #140	; 0x8c
  405240:	9909      	ldr	r1, [sp, #36]	; 0x24
  405242:	980a      	ldr	r0, [sp, #40]	; 0x28
  405244:	f002 fadc 	bl	407800 <__ssprint_r>
  405248:	2800      	cmp	r0, #0
  40524a:	f47e aee0 	bne.w	40400e <_svfprintf_r+0x1f2>
  40524e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405250:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405252:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405256:	e4f6      	b.n	404c46 <_svfprintf_r+0xe2a>
  405258:	2d06      	cmp	r5, #6
  40525a:	462b      	mov	r3, r5
  40525c:	bf28      	it	cs
  40525e:	2306      	movcs	r3, #6
  405260:	930d      	str	r3, [sp, #52]	; 0x34
  405262:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405266:	46b3      	mov	fp, r6
  405268:	970e      	str	r7, [sp, #56]	; 0x38
  40526a:	9613      	str	r6, [sp, #76]	; 0x4c
  40526c:	4637      	mov	r7, r6
  40526e:	9308      	str	r3, [sp, #32]
  405270:	4e04      	ldr	r6, [pc, #16]	; (405284 <_svfprintf_r+0x1468>)
  405272:	f7fe bf99 	b.w	4041a8 <_svfprintf_r+0x38c>
  405276:	bf00      	nop
  405278:	00408088 	.word	0x00408088
  40527c:	00408038 	.word	0x00408038
  405280:	66666667 	.word	0x66666667
  405284:	00408080 	.word	0x00408080
  405288:	aa23      	add	r2, sp, #140	; 0x8c
  40528a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40528c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40528e:	f002 fab7 	bl	407800 <__ssprint_r>
  405292:	2800      	cmp	r0, #0
  405294:	f47e aebb 	bne.w	40400e <_svfprintf_r+0x1f2>
  405298:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40529a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40529c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40529e:	1ad3      	subs	r3, r2, r3
  4052a0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4052a4:	e4e7      	b.n	404c76 <_svfprintf_r+0xe5a>
  4052a6:	f04f 0b06 	mov.w	fp, #6
  4052aa:	e58f      	b.n	404dcc <_svfprintf_r+0xfb0>
  4052ac:	a821      	add	r0, sp, #132	; 0x84
  4052ae:	a91e      	add	r1, sp, #120	; 0x78
  4052b0:	9004      	str	r0, [sp, #16]
  4052b2:	9103      	str	r1, [sp, #12]
  4052b4:	a81d      	add	r0, sp, #116	; 0x74
  4052b6:	2103      	movs	r1, #3
  4052b8:	9002      	str	r0, [sp, #8]
  4052ba:	9a08      	ldr	r2, [sp, #32]
  4052bc:	f8cd b004 	str.w	fp, [sp, #4]
  4052c0:	463b      	mov	r3, r7
  4052c2:	9100      	str	r1, [sp, #0]
  4052c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4052c6:	f000 f99b 	bl	405600 <_dtoa_r>
  4052ca:	465d      	mov	r5, fp
  4052cc:	4606      	mov	r6, r0
  4052ce:	eb00 040b 	add.w	r4, r0, fp
  4052d2:	e6f9      	b.n	4050c8 <_svfprintf_r+0x12ac>
  4052d4:	9307      	str	r3, [sp, #28]
  4052d6:	f7ff b959 	b.w	40458c <_svfprintf_r+0x770>
  4052da:	272d      	movs	r7, #45	; 0x2d
  4052dc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4052e0:	f7ff b8b2 	b.w	404448 <_svfprintf_r+0x62c>
  4052e4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4052e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4052e8:	4413      	add	r3, r2
  4052ea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4052ec:	930d      	str	r3, [sp, #52]	; 0x34
  4052ee:	2a00      	cmp	r2, #0
  4052f0:	dd7e      	ble.n	4053f0 <_svfprintf_r+0x15d4>
  4052f2:	2267      	movs	r2, #103	; 0x67
  4052f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4052f8:	9211      	str	r2, [sp, #68]	; 0x44
  4052fa:	e5cc      	b.n	404e96 <_svfprintf_r+0x107a>
  4052fc:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  405300:	970e      	str	r7, [sp, #56]	; 0x38
  405302:	9308      	str	r3, [sp, #32]
  405304:	950d      	str	r5, [sp, #52]	; 0x34
  405306:	4683      	mov	fp, r0
  405308:	9013      	str	r0, [sp, #76]	; 0x4c
  40530a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40530e:	f7fe bf4b 	b.w	4041a8 <_svfprintf_r+0x38c>
  405312:	9b07      	ldr	r3, [sp, #28]
  405314:	07db      	lsls	r3, r3, #31
  405316:	465f      	mov	r7, fp
  405318:	d505      	bpl.n	405326 <_svfprintf_r+0x150a>
  40531a:	ae40      	add	r6, sp, #256	; 0x100
  40531c:	2330      	movs	r3, #48	; 0x30
  40531e:	f806 3d41 	strb.w	r3, [r6, #-65]!
  405322:	f7fe bf37 	b.w	404194 <_svfprintf_r+0x378>
  405326:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40532a:	ae30      	add	r6, sp, #192	; 0xc0
  40532c:	f7fe bf35 	b.w	40419a <_svfprintf_r+0x37e>
  405330:	2b00      	cmp	r3, #0
  405332:	dd7d      	ble.n	405430 <_svfprintf_r+0x1614>
  405334:	f1bb 0f00 	cmp.w	fp, #0
  405338:	d13d      	bne.n	4053b6 <_svfprintf_r+0x159a>
  40533a:	9a07      	ldr	r2, [sp, #28]
  40533c:	07d4      	lsls	r4, r2, #31
  40533e:	d43a      	bmi.n	4053b6 <_svfprintf_r+0x159a>
  405340:	461a      	mov	r2, r3
  405342:	920d      	str	r2, [sp, #52]	; 0x34
  405344:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405348:	e5a5      	b.n	404e96 <_svfprintf_r+0x107a>
  40534a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40534c:	2b47      	cmp	r3, #71	; 0x47
  40534e:	f47f ad70 	bne.w	404e32 <_svfprintf_r+0x1016>
  405352:	9b07      	ldr	r3, [sp, #28]
  405354:	07db      	lsls	r3, r3, #31
  405356:	f53f aeb1 	bmi.w	4050bc <_svfprintf_r+0x12a0>
  40535a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40535c:	1b9b      	subs	r3, r3, r6
  40535e:	9312      	str	r3, [sp, #72]	; 0x48
  405360:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405362:	2b47      	cmp	r3, #71	; 0x47
  405364:	f43f aef8 	beq.w	405158 <_svfprintf_r+0x133c>
  405368:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40536a:	e71a      	b.n	4051a2 <_svfprintf_r+0x1386>
  40536c:	aa23      	add	r2, sp, #140	; 0x8c
  40536e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405370:	980a      	ldr	r0, [sp, #40]	; 0x28
  405372:	f002 fa45 	bl	407800 <__ssprint_r>
  405376:	2800      	cmp	r0, #0
  405378:	f47e ae49 	bne.w	40400e <_svfprintf_r+0x1f2>
  40537c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40537e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405380:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405382:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405386:	e631      	b.n	404fec <_svfprintf_r+0x11d0>
  405388:	46a0      	mov	r8, r4
  40538a:	2500      	movs	r5, #0
  40538c:	f7fe bda1 	b.w	403ed2 <_svfprintf_r+0xb6>
  405390:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405392:	e562      	b.n	404e5a <_svfprintf_r+0x103e>
  405394:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405396:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405398:	4413      	add	r3, r2
  40539a:	2267      	movs	r2, #103	; 0x67
  40539c:	930d      	str	r3, [sp, #52]	; 0x34
  40539e:	9211      	str	r2, [sp, #68]	; 0x44
  4053a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4053a4:	e577      	b.n	404e96 <_svfprintf_r+0x107a>
  4053a6:	3330      	adds	r3, #48	; 0x30
  4053a8:	2230      	movs	r2, #48	; 0x30
  4053aa:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4053ae:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4053b2:	ab20      	add	r3, sp, #128	; 0x80
  4053b4:	e731      	b.n	40521a <_svfprintf_r+0x13fe>
  4053b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4053b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4053ba:	189d      	adds	r5, r3, r2
  4053bc:	eb05 030b 	add.w	r3, r5, fp
  4053c0:	930d      	str	r3, [sp, #52]	; 0x34
  4053c2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4053c6:	e566      	b.n	404e96 <_svfprintf_r+0x107a>
  4053c8:	9808      	ldr	r0, [sp, #32]
  4053ca:	4639      	mov	r1, r7
  4053cc:	2200      	movs	r2, #0
  4053ce:	2300      	movs	r3, #0
  4053d0:	f7fe fb08 	bl	4039e4 <__aeabi_dcmpeq>
  4053d4:	2800      	cmp	r0, #0
  4053d6:	f47f ae7b 	bne.w	4050d0 <_svfprintf_r+0x12b4>
  4053da:	f1c5 0501 	rsb	r5, r5, #1
  4053de:	951d      	str	r5, [sp, #116]	; 0x74
  4053e0:	442c      	add	r4, r5
  4053e2:	e527      	b.n	404e34 <_svfprintf_r+0x1018>
  4053e4:	4e32      	ldr	r6, [pc, #200]	; (4054b0 <_svfprintf_r+0x1694>)
  4053e6:	4b33      	ldr	r3, [pc, #204]	; (4054b4 <_svfprintf_r+0x1698>)
  4053e8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4053ec:	f7ff b82e 	b.w	40444c <_svfprintf_r+0x630>
  4053f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4053f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4053f4:	f1c3 0301 	rsb	r3, r3, #1
  4053f8:	441a      	add	r2, r3
  4053fa:	4613      	mov	r3, r2
  4053fc:	920d      	str	r2, [sp, #52]	; 0x34
  4053fe:	e778      	b.n	4052f2 <_svfprintf_r+0x14d6>
  405400:	9b07      	ldr	r3, [sp, #28]
  405402:	f013 0301 	ands.w	r3, r3, #1
  405406:	f47f af11 	bne.w	40522c <_svfprintf_r+0x1410>
  40540a:	9313      	str	r3, [sp, #76]	; 0x4c
  40540c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40540e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405412:	e540      	b.n	404e96 <_svfprintf_r+0x107a>
  405414:	980e      	ldr	r0, [sp, #56]	; 0x38
  405416:	f898 3001 	ldrb.w	r3, [r8, #1]
  40541a:	6805      	ldr	r5, [r0, #0]
  40541c:	3004      	adds	r0, #4
  40541e:	2d00      	cmp	r5, #0
  405420:	900e      	str	r0, [sp, #56]	; 0x38
  405422:	46a0      	mov	r8, r4
  405424:	f6be ad53 	bge.w	403ece <_svfprintf_r+0xb2>
  405428:	f04f 35ff 	mov.w	r5, #4294967295
  40542c:	f7fe bd4f 	b.w	403ece <_svfprintf_r+0xb2>
  405430:	f1bb 0f00 	cmp.w	fp, #0
  405434:	d102      	bne.n	40543c <_svfprintf_r+0x1620>
  405436:	9b07      	ldr	r3, [sp, #28]
  405438:	07d8      	lsls	r0, r3, #31
  40543a:	d507      	bpl.n	40544c <_svfprintf_r+0x1630>
  40543c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40543e:	1c5d      	adds	r5, r3, #1
  405440:	eb05 030b 	add.w	r3, r5, fp
  405444:	930d      	str	r3, [sp, #52]	; 0x34
  405446:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40544a:	e524      	b.n	404e96 <_svfprintf_r+0x107a>
  40544c:	2301      	movs	r3, #1
  40544e:	930d      	str	r3, [sp, #52]	; 0x34
  405450:	e521      	b.n	404e96 <_svfprintf_r+0x107a>
  405452:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405456:	f7ff b921 	b.w	40469c <_svfprintf_r+0x880>
  40545a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40545c:	230c      	movs	r3, #12
  40545e:	6013      	str	r3, [r2, #0]
  405460:	f04f 30ff 	mov.w	r0, #4294967295
  405464:	f7fe bddc 	b.w	404020 <_svfprintf_r+0x204>
  405468:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40546c:	f7ff b8f9 	b.w	404662 <_svfprintf_r+0x846>
  405470:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  405474:	e6d1      	b.n	40521a <_svfprintf_r+0x13fe>
  405476:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40547a:	f7fe bdd9 	b.w	404030 <_svfprintf_r+0x214>
  40547e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405482:	f7ff b857 	b.w	404534 <_svfprintf_r+0x718>
  405486:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40548a:	f7ff b825 	b.w	4044d8 <_svfprintf_r+0x6bc>
  40548e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405492:	f7ff b94c 	b.w	40472e <_svfprintf_r+0x912>
  405496:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40549a:	f7fe bff3 	b.w	404484 <_svfprintf_r+0x668>
  40549e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4054a2:	f7fe bfa3 	b.w	4043ec <_svfprintf_r+0x5d0>
  4054a6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4054aa:	f7fe be33 	b.w	404114 <_svfprintf_r+0x2f8>
  4054ae:	bf00      	nop
  4054b0:	00408054 	.word	0x00408054
  4054b4:	00408050 	.word	0x00408050

004054b8 <register_fini>:
  4054b8:	4b02      	ldr	r3, [pc, #8]	; (4054c4 <register_fini+0xc>)
  4054ba:	b113      	cbz	r3, 4054c2 <register_fini+0xa>
  4054bc:	4802      	ldr	r0, [pc, #8]	; (4054c8 <register_fini+0x10>)
  4054be:	f000 b805 	b.w	4054cc <atexit>
  4054c2:	4770      	bx	lr
  4054c4:	00000000 	.word	0x00000000
  4054c8:	00406459 	.word	0x00406459

004054cc <atexit>:
  4054cc:	2300      	movs	r3, #0
  4054ce:	4601      	mov	r1, r0
  4054d0:	461a      	mov	r2, r3
  4054d2:	4618      	mov	r0, r3
  4054d4:	f002 ba14 	b.w	407900 <__register_exitproc>

004054d8 <quorem>:
  4054d8:	6902      	ldr	r2, [r0, #16]
  4054da:	690b      	ldr	r3, [r1, #16]
  4054dc:	4293      	cmp	r3, r2
  4054de:	f300 808d 	bgt.w	4055fc <quorem+0x124>
  4054e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4054e6:	f103 38ff 	add.w	r8, r3, #4294967295
  4054ea:	f101 0714 	add.w	r7, r1, #20
  4054ee:	f100 0b14 	add.w	fp, r0, #20
  4054f2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4054f6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4054fa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4054fe:	b083      	sub	sp, #12
  405500:	3201      	adds	r2, #1
  405502:	fbb3 f9f2 	udiv	r9, r3, r2
  405506:	eb0b 0304 	add.w	r3, fp, r4
  40550a:	9400      	str	r4, [sp, #0]
  40550c:	eb07 0a04 	add.w	sl, r7, r4
  405510:	9301      	str	r3, [sp, #4]
  405512:	f1b9 0f00 	cmp.w	r9, #0
  405516:	d039      	beq.n	40558c <quorem+0xb4>
  405518:	2500      	movs	r5, #0
  40551a:	46bc      	mov	ip, r7
  40551c:	46de      	mov	lr, fp
  40551e:	462b      	mov	r3, r5
  405520:	f85c 6b04 	ldr.w	r6, [ip], #4
  405524:	f8de 2000 	ldr.w	r2, [lr]
  405528:	b2b4      	uxth	r4, r6
  40552a:	fb09 5504 	mla	r5, r9, r4, r5
  40552e:	0c36      	lsrs	r6, r6, #16
  405530:	0c2c      	lsrs	r4, r5, #16
  405532:	fb09 4406 	mla	r4, r9, r6, r4
  405536:	b2ad      	uxth	r5, r5
  405538:	1b5b      	subs	r3, r3, r5
  40553a:	b2a6      	uxth	r6, r4
  40553c:	fa13 f382 	uxtah	r3, r3, r2
  405540:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  405544:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405548:	b29b      	uxth	r3, r3
  40554a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40554e:	45e2      	cmp	sl, ip
  405550:	f84e 3b04 	str.w	r3, [lr], #4
  405554:	ea4f 4514 	mov.w	r5, r4, lsr #16
  405558:	ea4f 4326 	mov.w	r3, r6, asr #16
  40555c:	d2e0      	bcs.n	405520 <quorem+0x48>
  40555e:	9b00      	ldr	r3, [sp, #0]
  405560:	f85b 3003 	ldr.w	r3, [fp, r3]
  405564:	b993      	cbnz	r3, 40558c <quorem+0xb4>
  405566:	9c01      	ldr	r4, [sp, #4]
  405568:	1f23      	subs	r3, r4, #4
  40556a:	459b      	cmp	fp, r3
  40556c:	d20c      	bcs.n	405588 <quorem+0xb0>
  40556e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405572:	b94b      	cbnz	r3, 405588 <quorem+0xb0>
  405574:	f1a4 0308 	sub.w	r3, r4, #8
  405578:	e002      	b.n	405580 <quorem+0xa8>
  40557a:	681a      	ldr	r2, [r3, #0]
  40557c:	3b04      	subs	r3, #4
  40557e:	b91a      	cbnz	r2, 405588 <quorem+0xb0>
  405580:	459b      	cmp	fp, r3
  405582:	f108 38ff 	add.w	r8, r8, #4294967295
  405586:	d3f8      	bcc.n	40557a <quorem+0xa2>
  405588:	f8c0 8010 	str.w	r8, [r0, #16]
  40558c:	4604      	mov	r4, r0
  40558e:	f001 fe2f 	bl	4071f0 <__mcmp>
  405592:	2800      	cmp	r0, #0
  405594:	db2e      	blt.n	4055f4 <quorem+0x11c>
  405596:	f109 0901 	add.w	r9, r9, #1
  40559a:	465d      	mov	r5, fp
  40559c:	2300      	movs	r3, #0
  40559e:	f857 1b04 	ldr.w	r1, [r7], #4
  4055a2:	6828      	ldr	r0, [r5, #0]
  4055a4:	b28a      	uxth	r2, r1
  4055a6:	1a9a      	subs	r2, r3, r2
  4055a8:	0c09      	lsrs	r1, r1, #16
  4055aa:	fa12 f280 	uxtah	r2, r2, r0
  4055ae:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4055b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4055b6:	b291      	uxth	r1, r2
  4055b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4055bc:	45ba      	cmp	sl, r7
  4055be:	f845 1b04 	str.w	r1, [r5], #4
  4055c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4055c6:	d2ea      	bcs.n	40559e <quorem+0xc6>
  4055c8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4055cc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4055d0:	b982      	cbnz	r2, 4055f4 <quorem+0x11c>
  4055d2:	1f1a      	subs	r2, r3, #4
  4055d4:	4593      	cmp	fp, r2
  4055d6:	d20b      	bcs.n	4055f0 <quorem+0x118>
  4055d8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4055dc:	b942      	cbnz	r2, 4055f0 <quorem+0x118>
  4055de:	3b08      	subs	r3, #8
  4055e0:	e002      	b.n	4055e8 <quorem+0x110>
  4055e2:	681a      	ldr	r2, [r3, #0]
  4055e4:	3b04      	subs	r3, #4
  4055e6:	b91a      	cbnz	r2, 4055f0 <quorem+0x118>
  4055e8:	459b      	cmp	fp, r3
  4055ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4055ee:	d3f8      	bcc.n	4055e2 <quorem+0x10a>
  4055f0:	f8c4 8010 	str.w	r8, [r4, #16]
  4055f4:	4648      	mov	r0, r9
  4055f6:	b003      	add	sp, #12
  4055f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055fc:	2000      	movs	r0, #0
  4055fe:	4770      	bx	lr

00405600 <_dtoa_r>:
  405600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405604:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405606:	b097      	sub	sp, #92	; 0x5c
  405608:	4681      	mov	r9, r0
  40560a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  40560c:	4692      	mov	sl, r2
  40560e:	469b      	mov	fp, r3
  405610:	b149      	cbz	r1, 405626 <_dtoa_r+0x26>
  405612:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405614:	604a      	str	r2, [r1, #4]
  405616:	2301      	movs	r3, #1
  405618:	4093      	lsls	r3, r2
  40561a:	608b      	str	r3, [r1, #8]
  40561c:	f001 fc06 	bl	406e2c <_Bfree>
  405620:	2300      	movs	r3, #0
  405622:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  405626:	f1bb 0f00 	cmp.w	fp, #0
  40562a:	46d8      	mov	r8, fp
  40562c:	db33      	blt.n	405696 <_dtoa_r+0x96>
  40562e:	2300      	movs	r3, #0
  405630:	6023      	str	r3, [r4, #0]
  405632:	4ba5      	ldr	r3, [pc, #660]	; (4058c8 <_dtoa_r+0x2c8>)
  405634:	461a      	mov	r2, r3
  405636:	ea08 0303 	and.w	r3, r8, r3
  40563a:	4293      	cmp	r3, r2
  40563c:	d014      	beq.n	405668 <_dtoa_r+0x68>
  40563e:	4650      	mov	r0, sl
  405640:	4659      	mov	r1, fp
  405642:	2200      	movs	r2, #0
  405644:	2300      	movs	r3, #0
  405646:	f7fe f9cd 	bl	4039e4 <__aeabi_dcmpeq>
  40564a:	4605      	mov	r5, r0
  40564c:	b348      	cbz	r0, 4056a2 <_dtoa_r+0xa2>
  40564e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405650:	2301      	movs	r3, #1
  405652:	6013      	str	r3, [r2, #0]
  405654:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405656:	2b00      	cmp	r3, #0
  405658:	f000 80c5 	beq.w	4057e6 <_dtoa_r+0x1e6>
  40565c:	489b      	ldr	r0, [pc, #620]	; (4058cc <_dtoa_r+0x2cc>)
  40565e:	6018      	str	r0, [r3, #0]
  405660:	3801      	subs	r0, #1
  405662:	b017      	add	sp, #92	; 0x5c
  405664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405668:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40566a:	f242 730f 	movw	r3, #9999	; 0x270f
  40566e:	6013      	str	r3, [r2, #0]
  405670:	f1ba 0f00 	cmp.w	sl, #0
  405674:	f000 80a2 	beq.w	4057bc <_dtoa_r+0x1bc>
  405678:	4895      	ldr	r0, [pc, #596]	; (4058d0 <_dtoa_r+0x2d0>)
  40567a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40567c:	2b00      	cmp	r3, #0
  40567e:	d0f0      	beq.n	405662 <_dtoa_r+0x62>
  405680:	78c3      	ldrb	r3, [r0, #3]
  405682:	2b00      	cmp	r3, #0
  405684:	f000 80b1 	beq.w	4057ea <_dtoa_r+0x1ea>
  405688:	f100 0308 	add.w	r3, r0, #8
  40568c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40568e:	6013      	str	r3, [r2, #0]
  405690:	b017      	add	sp, #92	; 0x5c
  405692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405696:	2301      	movs	r3, #1
  405698:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  40569c:	6023      	str	r3, [r4, #0]
  40569e:	46c3      	mov	fp, r8
  4056a0:	e7c7      	b.n	405632 <_dtoa_r+0x32>
  4056a2:	aa14      	add	r2, sp, #80	; 0x50
  4056a4:	ab15      	add	r3, sp, #84	; 0x54
  4056a6:	9201      	str	r2, [sp, #4]
  4056a8:	9300      	str	r3, [sp, #0]
  4056aa:	4652      	mov	r2, sl
  4056ac:	465b      	mov	r3, fp
  4056ae:	4648      	mov	r0, r9
  4056b0:	f001 fe48 	bl	407344 <__d2b>
  4056b4:	ea5f 5418 	movs.w	r4, r8, lsr #20
  4056b8:	9008      	str	r0, [sp, #32]
  4056ba:	f040 8088 	bne.w	4057ce <_dtoa_r+0x1ce>
  4056be:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4056c0:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4056c2:	442c      	add	r4, r5
  4056c4:	f204 4332 	addw	r3, r4, #1074	; 0x432
  4056c8:	2b20      	cmp	r3, #32
  4056ca:	f340 8291 	ble.w	405bf0 <_dtoa_r+0x5f0>
  4056ce:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4056d2:	f204 4012 	addw	r0, r4, #1042	; 0x412
  4056d6:	fa08 f803 	lsl.w	r8, r8, r3
  4056da:	fa2a f000 	lsr.w	r0, sl, r0
  4056de:	ea40 0008 	orr.w	r0, r0, r8
  4056e2:	f7fd fea1 	bl	403428 <__aeabi_ui2d>
  4056e6:	2301      	movs	r3, #1
  4056e8:	3c01      	subs	r4, #1
  4056ea:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4056ee:	9310      	str	r3, [sp, #64]	; 0x40
  4056f0:	2200      	movs	r2, #0
  4056f2:	4b78      	ldr	r3, [pc, #480]	; (4058d4 <_dtoa_r+0x2d4>)
  4056f4:	f7fd fd5a 	bl	4031ac <__aeabi_dsub>
  4056f8:	a36d      	add	r3, pc, #436	; (adr r3, 4058b0 <_dtoa_r+0x2b0>)
  4056fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4056fe:	f7fd ff09 	bl	403514 <__aeabi_dmul>
  405702:	a36d      	add	r3, pc, #436	; (adr r3, 4058b8 <_dtoa_r+0x2b8>)
  405704:	e9d3 2300 	ldrd	r2, r3, [r3]
  405708:	f7fd fd52 	bl	4031b0 <__adddf3>
  40570c:	4606      	mov	r6, r0
  40570e:	4620      	mov	r0, r4
  405710:	460f      	mov	r7, r1
  405712:	f7fd fe99 	bl	403448 <__aeabi_i2d>
  405716:	a36a      	add	r3, pc, #424	; (adr r3, 4058c0 <_dtoa_r+0x2c0>)
  405718:	e9d3 2300 	ldrd	r2, r3, [r3]
  40571c:	f7fd fefa 	bl	403514 <__aeabi_dmul>
  405720:	4602      	mov	r2, r0
  405722:	460b      	mov	r3, r1
  405724:	4630      	mov	r0, r6
  405726:	4639      	mov	r1, r7
  405728:	f7fd fd42 	bl	4031b0 <__adddf3>
  40572c:	4606      	mov	r6, r0
  40572e:	460f      	mov	r7, r1
  405730:	f7fe f9a0 	bl	403a74 <__aeabi_d2iz>
  405734:	2200      	movs	r2, #0
  405736:	9004      	str	r0, [sp, #16]
  405738:	2300      	movs	r3, #0
  40573a:	4630      	mov	r0, r6
  40573c:	4639      	mov	r1, r7
  40573e:	f7fe f95b 	bl	4039f8 <__aeabi_dcmplt>
  405742:	2800      	cmp	r0, #0
  405744:	f040 8230 	bne.w	405ba8 <_dtoa_r+0x5a8>
  405748:	9e04      	ldr	r6, [sp, #16]
  40574a:	2e16      	cmp	r6, #22
  40574c:	f200 8229 	bhi.w	405ba2 <_dtoa_r+0x5a2>
  405750:	4b61      	ldr	r3, [pc, #388]	; (4058d8 <_dtoa_r+0x2d8>)
  405752:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  405756:	e9d3 0100 	ldrd	r0, r1, [r3]
  40575a:	4652      	mov	r2, sl
  40575c:	465b      	mov	r3, fp
  40575e:	f7fe f969 	bl	403a34 <__aeabi_dcmpgt>
  405762:	2800      	cmp	r0, #0
  405764:	f000 8249 	beq.w	405bfa <_dtoa_r+0x5fa>
  405768:	1e73      	subs	r3, r6, #1
  40576a:	9304      	str	r3, [sp, #16]
  40576c:	2300      	movs	r3, #0
  40576e:	930c      	str	r3, [sp, #48]	; 0x30
  405770:	1b2c      	subs	r4, r5, r4
  405772:	1e63      	subs	r3, r4, #1
  405774:	9302      	str	r3, [sp, #8]
  405776:	f100 8232 	bmi.w	405bde <_dtoa_r+0x5de>
  40577a:	2300      	movs	r3, #0
  40577c:	9305      	str	r3, [sp, #20]
  40577e:	9b04      	ldr	r3, [sp, #16]
  405780:	2b00      	cmp	r3, #0
  405782:	f2c0 8223 	blt.w	405bcc <_dtoa_r+0x5cc>
  405786:	9a02      	ldr	r2, [sp, #8]
  405788:	930b      	str	r3, [sp, #44]	; 0x2c
  40578a:	4611      	mov	r1, r2
  40578c:	4419      	add	r1, r3
  40578e:	2300      	movs	r3, #0
  405790:	9102      	str	r1, [sp, #8]
  405792:	930a      	str	r3, [sp, #40]	; 0x28
  405794:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405796:	2b09      	cmp	r3, #9
  405798:	d829      	bhi.n	4057ee <_dtoa_r+0x1ee>
  40579a:	2b05      	cmp	r3, #5
  40579c:	f340 8658 	ble.w	406450 <_dtoa_r+0xe50>
  4057a0:	3b04      	subs	r3, #4
  4057a2:	9320      	str	r3, [sp, #128]	; 0x80
  4057a4:	2500      	movs	r5, #0
  4057a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4057a8:	3b02      	subs	r3, #2
  4057aa:	2b03      	cmp	r3, #3
  4057ac:	f200 8635 	bhi.w	40641a <_dtoa_r+0xe1a>
  4057b0:	e8df f013 	tbh	[pc, r3, lsl #1]
  4057b4:	0228032c 	.word	0x0228032c
  4057b8:	04590337 	.word	0x04590337
  4057bc:	4b44      	ldr	r3, [pc, #272]	; (4058d0 <_dtoa_r+0x2d0>)
  4057be:	4a47      	ldr	r2, [pc, #284]	; (4058dc <_dtoa_r+0x2dc>)
  4057c0:	f3c8 0013 	ubfx	r0, r8, #0, #20
  4057c4:	2800      	cmp	r0, #0
  4057c6:	bf14      	ite	ne
  4057c8:	4618      	movne	r0, r3
  4057ca:	4610      	moveq	r0, r2
  4057cc:	e755      	b.n	40567a <_dtoa_r+0x7a>
  4057ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4057d2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4057d6:	9510      	str	r5, [sp, #64]	; 0x40
  4057d8:	4650      	mov	r0, sl
  4057da:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  4057de:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4057e2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4057e4:	e784      	b.n	4056f0 <_dtoa_r+0xf0>
  4057e6:	483e      	ldr	r0, [pc, #248]	; (4058e0 <_dtoa_r+0x2e0>)
  4057e8:	e73b      	b.n	405662 <_dtoa_r+0x62>
  4057ea:	1cc3      	adds	r3, r0, #3
  4057ec:	e74e      	b.n	40568c <_dtoa_r+0x8c>
  4057ee:	2100      	movs	r1, #0
  4057f0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4057f4:	4648      	mov	r0, r9
  4057f6:	9120      	str	r1, [sp, #128]	; 0x80
  4057f8:	f001 faf2 	bl	406de0 <_Balloc>
  4057fc:	f04f 33ff 	mov.w	r3, #4294967295
  405800:	9306      	str	r3, [sp, #24]
  405802:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405804:	930d      	str	r3, [sp, #52]	; 0x34
  405806:	2301      	movs	r3, #1
  405808:	9007      	str	r0, [sp, #28]
  40580a:	9221      	str	r2, [sp, #132]	; 0x84
  40580c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  405810:	9309      	str	r3, [sp, #36]	; 0x24
  405812:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405814:	2b00      	cmp	r3, #0
  405816:	f2c0 80d1 	blt.w	4059bc <_dtoa_r+0x3bc>
  40581a:	9a04      	ldr	r2, [sp, #16]
  40581c:	2a0e      	cmp	r2, #14
  40581e:	f300 80cd 	bgt.w	4059bc <_dtoa_r+0x3bc>
  405822:	4b2d      	ldr	r3, [pc, #180]	; (4058d8 <_dtoa_r+0x2d8>)
  405824:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405828:	e9d3 3400 	ldrd	r3, r4, [r3]
  40582c:	e9cd 3402 	strd	r3, r4, [sp, #8]
  405830:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405832:	2b00      	cmp	r3, #0
  405834:	f2c0 8300 	blt.w	405e38 <_dtoa_r+0x838>
  405838:	4656      	mov	r6, sl
  40583a:	465f      	mov	r7, fp
  40583c:	4650      	mov	r0, sl
  40583e:	4659      	mov	r1, fp
  405840:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  405844:	4652      	mov	r2, sl
  405846:	465b      	mov	r3, fp
  405848:	f7fd ff8e 	bl	403768 <__aeabi_ddiv>
  40584c:	f7fe f912 	bl	403a74 <__aeabi_d2iz>
  405850:	4604      	mov	r4, r0
  405852:	f7fd fdf9 	bl	403448 <__aeabi_i2d>
  405856:	4652      	mov	r2, sl
  405858:	465b      	mov	r3, fp
  40585a:	f7fd fe5b 	bl	403514 <__aeabi_dmul>
  40585e:	460b      	mov	r3, r1
  405860:	4602      	mov	r2, r0
  405862:	4639      	mov	r1, r7
  405864:	4630      	mov	r0, r6
  405866:	f7fd fca1 	bl	4031ac <__aeabi_dsub>
  40586a:	9d07      	ldr	r5, [sp, #28]
  40586c:	f104 0330 	add.w	r3, r4, #48	; 0x30
  405870:	702b      	strb	r3, [r5, #0]
  405872:	9b06      	ldr	r3, [sp, #24]
  405874:	2b01      	cmp	r3, #1
  405876:	4606      	mov	r6, r0
  405878:	460f      	mov	r7, r1
  40587a:	f105 0501 	add.w	r5, r5, #1
  40587e:	d062      	beq.n	405946 <_dtoa_r+0x346>
  405880:	2200      	movs	r2, #0
  405882:	4b18      	ldr	r3, [pc, #96]	; (4058e4 <_dtoa_r+0x2e4>)
  405884:	f7fd fe46 	bl	403514 <__aeabi_dmul>
  405888:	2200      	movs	r2, #0
  40588a:	2300      	movs	r3, #0
  40588c:	4606      	mov	r6, r0
  40588e:	460f      	mov	r7, r1
  405890:	f7fe f8a8 	bl	4039e4 <__aeabi_dcmpeq>
  405894:	2800      	cmp	r0, #0
  405896:	d17e      	bne.n	405996 <_dtoa_r+0x396>
  405898:	f8cd 9014 	str.w	r9, [sp, #20]
  40589c:	f8dd a018 	ldr.w	sl, [sp, #24]
  4058a0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4058a4:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4058a8:	e029      	b.n	4058fe <_dtoa_r+0x2fe>
  4058aa:	bf00      	nop
  4058ac:	f3af 8000 	nop.w
  4058b0:	636f4361 	.word	0x636f4361
  4058b4:	3fd287a7 	.word	0x3fd287a7
  4058b8:	8b60c8b3 	.word	0x8b60c8b3
  4058bc:	3fc68a28 	.word	0x3fc68a28
  4058c0:	509f79fb 	.word	0x509f79fb
  4058c4:	3fd34413 	.word	0x3fd34413
  4058c8:	7ff00000 	.word	0x7ff00000
  4058cc:	00408089 	.word	0x00408089
  4058d0:	004080a8 	.word	0x004080a8
  4058d4:	3ff80000 	.word	0x3ff80000
  4058d8:	004080b8 	.word	0x004080b8
  4058dc:	0040809c 	.word	0x0040809c
  4058e0:	00408088 	.word	0x00408088
  4058e4:	40240000 	.word	0x40240000
  4058e8:	f7fd fe14 	bl	403514 <__aeabi_dmul>
  4058ec:	2200      	movs	r2, #0
  4058ee:	2300      	movs	r3, #0
  4058f0:	4606      	mov	r6, r0
  4058f2:	460f      	mov	r7, r1
  4058f4:	f7fe f876 	bl	4039e4 <__aeabi_dcmpeq>
  4058f8:	2800      	cmp	r0, #0
  4058fa:	f040 83b7 	bne.w	40606c <_dtoa_r+0xa6c>
  4058fe:	4642      	mov	r2, r8
  405900:	464b      	mov	r3, r9
  405902:	4630      	mov	r0, r6
  405904:	4639      	mov	r1, r7
  405906:	f7fd ff2f 	bl	403768 <__aeabi_ddiv>
  40590a:	f7fe f8b3 	bl	403a74 <__aeabi_d2iz>
  40590e:	4604      	mov	r4, r0
  405910:	f7fd fd9a 	bl	403448 <__aeabi_i2d>
  405914:	4642      	mov	r2, r8
  405916:	464b      	mov	r3, r9
  405918:	f7fd fdfc 	bl	403514 <__aeabi_dmul>
  40591c:	4602      	mov	r2, r0
  40591e:	460b      	mov	r3, r1
  405920:	4630      	mov	r0, r6
  405922:	4639      	mov	r1, r7
  405924:	f7fd fc42 	bl	4031ac <__aeabi_dsub>
  405928:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40592c:	f805 eb01 	strb.w	lr, [r5], #1
  405930:	ebcb 0e05 	rsb	lr, fp, r5
  405934:	45d6      	cmp	lr, sl
  405936:	4606      	mov	r6, r0
  405938:	460f      	mov	r7, r1
  40593a:	f04f 0200 	mov.w	r2, #0
  40593e:	4bb0      	ldr	r3, [pc, #704]	; (405c00 <_dtoa_r+0x600>)
  405940:	d1d2      	bne.n	4058e8 <_dtoa_r+0x2e8>
  405942:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405946:	4632      	mov	r2, r6
  405948:	463b      	mov	r3, r7
  40594a:	4630      	mov	r0, r6
  40594c:	4639      	mov	r1, r7
  40594e:	f7fd fc2f 	bl	4031b0 <__adddf3>
  405952:	4606      	mov	r6, r0
  405954:	460f      	mov	r7, r1
  405956:	4602      	mov	r2, r0
  405958:	460b      	mov	r3, r1
  40595a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40595e:	f7fe f84b 	bl	4039f8 <__aeabi_dcmplt>
  405962:	b940      	cbnz	r0, 405976 <_dtoa_r+0x376>
  405964:	4632      	mov	r2, r6
  405966:	463b      	mov	r3, r7
  405968:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40596c:	f7fe f83a 	bl	4039e4 <__aeabi_dcmpeq>
  405970:	b188      	cbz	r0, 405996 <_dtoa_r+0x396>
  405972:	07e3      	lsls	r3, r4, #31
  405974:	d50f      	bpl.n	405996 <_dtoa_r+0x396>
  405976:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40597a:	9a07      	ldr	r2, [sp, #28]
  40597c:	1e6b      	subs	r3, r5, #1
  40597e:	e004      	b.n	40598a <_dtoa_r+0x38a>
  405980:	429a      	cmp	r2, r3
  405982:	f000 842c 	beq.w	4061de <_dtoa_r+0xbde>
  405986:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40598a:	2c39      	cmp	r4, #57	; 0x39
  40598c:	f103 0501 	add.w	r5, r3, #1
  405990:	d0f6      	beq.n	405980 <_dtoa_r+0x380>
  405992:	3401      	adds	r4, #1
  405994:	701c      	strb	r4, [r3, #0]
  405996:	9908      	ldr	r1, [sp, #32]
  405998:	4648      	mov	r0, r9
  40599a:	f001 fa47 	bl	406e2c <_Bfree>
  40599e:	2200      	movs	r2, #0
  4059a0:	9b04      	ldr	r3, [sp, #16]
  4059a2:	702a      	strb	r2, [r5, #0]
  4059a4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4059a6:	3301      	adds	r3, #1
  4059a8:	6013      	str	r3, [r2, #0]
  4059aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059ac:	2b00      	cmp	r3, #0
  4059ae:	f000 83a7 	beq.w	406100 <_dtoa_r+0xb00>
  4059b2:	9807      	ldr	r0, [sp, #28]
  4059b4:	601d      	str	r5, [r3, #0]
  4059b6:	b017      	add	sp, #92	; 0x5c
  4059b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4059be:	2a00      	cmp	r2, #0
  4059c0:	f000 8112 	beq.w	405be8 <_dtoa_r+0x5e8>
  4059c4:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4059c6:	2a01      	cmp	r2, #1
  4059c8:	f340 8258 	ble.w	405e7c <_dtoa_r+0x87c>
  4059cc:	9b06      	ldr	r3, [sp, #24]
  4059ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4059d0:	1e5f      	subs	r7, r3, #1
  4059d2:	42ba      	cmp	r2, r7
  4059d4:	f2c0 8397 	blt.w	406106 <_dtoa_r+0xb06>
  4059d8:	1bd7      	subs	r7, r2, r7
  4059da:	9b06      	ldr	r3, [sp, #24]
  4059dc:	2b00      	cmp	r3, #0
  4059de:	f2c0 848a 	blt.w	4062f6 <_dtoa_r+0xcf6>
  4059e2:	9d05      	ldr	r5, [sp, #20]
  4059e4:	9b06      	ldr	r3, [sp, #24]
  4059e6:	9a05      	ldr	r2, [sp, #20]
  4059e8:	441a      	add	r2, r3
  4059ea:	9205      	str	r2, [sp, #20]
  4059ec:	9a02      	ldr	r2, [sp, #8]
  4059ee:	2101      	movs	r1, #1
  4059f0:	441a      	add	r2, r3
  4059f2:	4648      	mov	r0, r9
  4059f4:	9202      	str	r2, [sp, #8]
  4059f6:	f001 fab1 	bl	406f5c <__i2b>
  4059fa:	4606      	mov	r6, r0
  4059fc:	b165      	cbz	r5, 405a18 <_dtoa_r+0x418>
  4059fe:	9902      	ldr	r1, [sp, #8]
  405a00:	2900      	cmp	r1, #0
  405a02:	460b      	mov	r3, r1
  405a04:	dd08      	ble.n	405a18 <_dtoa_r+0x418>
  405a06:	42a9      	cmp	r1, r5
  405a08:	9a05      	ldr	r2, [sp, #20]
  405a0a:	bfa8      	it	ge
  405a0c:	462b      	movge	r3, r5
  405a0e:	1ad2      	subs	r2, r2, r3
  405a10:	1aed      	subs	r5, r5, r3
  405a12:	1acb      	subs	r3, r1, r3
  405a14:	9205      	str	r2, [sp, #20]
  405a16:	9302      	str	r3, [sp, #8]
  405a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a1a:	2b00      	cmp	r3, #0
  405a1c:	f340 82fc 	ble.w	406018 <_dtoa_r+0xa18>
  405a20:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405a22:	2a00      	cmp	r2, #0
  405a24:	f000 8201 	beq.w	405e2a <_dtoa_r+0x82a>
  405a28:	2f00      	cmp	r7, #0
  405a2a:	f000 81fe 	beq.w	405e2a <_dtoa_r+0x82a>
  405a2e:	4631      	mov	r1, r6
  405a30:	463a      	mov	r2, r7
  405a32:	4648      	mov	r0, r9
  405a34:	f001 fb34 	bl	4070a0 <__pow5mult>
  405a38:	f8dd 8020 	ldr.w	r8, [sp, #32]
  405a3c:	4601      	mov	r1, r0
  405a3e:	4642      	mov	r2, r8
  405a40:	4606      	mov	r6, r0
  405a42:	4648      	mov	r0, r9
  405a44:	f001 fa94 	bl	406f70 <__multiply>
  405a48:	4641      	mov	r1, r8
  405a4a:	4604      	mov	r4, r0
  405a4c:	4648      	mov	r0, r9
  405a4e:	f001 f9ed 	bl	406e2c <_Bfree>
  405a52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a54:	1bdb      	subs	r3, r3, r7
  405a56:	930a      	str	r3, [sp, #40]	; 0x28
  405a58:	f040 81e6 	bne.w	405e28 <_dtoa_r+0x828>
  405a5c:	2101      	movs	r1, #1
  405a5e:	4648      	mov	r0, r9
  405a60:	f001 fa7c 	bl	406f5c <__i2b>
  405a64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a66:	4680      	mov	r8, r0
  405a68:	2b00      	cmp	r3, #0
  405a6a:	f000 8219 	beq.w	405ea0 <_dtoa_r+0x8a0>
  405a6e:	4601      	mov	r1, r0
  405a70:	461a      	mov	r2, r3
  405a72:	4648      	mov	r0, r9
  405a74:	f001 fb14 	bl	4070a0 <__pow5mult>
  405a78:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405a7a:	2b01      	cmp	r3, #1
  405a7c:	4680      	mov	r8, r0
  405a7e:	f340 82f8 	ble.w	406072 <_dtoa_r+0xa72>
  405a82:	2700      	movs	r7, #0
  405a84:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405a88:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405a8c:	6918      	ldr	r0, [r3, #16]
  405a8e:	f001 fa17 	bl	406ec0 <__hi0bits>
  405a92:	f1c0 0020 	rsb	r0, r0, #32
  405a96:	9a02      	ldr	r2, [sp, #8]
  405a98:	4410      	add	r0, r2
  405a9a:	f010 001f 	ands.w	r0, r0, #31
  405a9e:	f000 81f6 	beq.w	405e8e <_dtoa_r+0x88e>
  405aa2:	f1c0 0320 	rsb	r3, r0, #32
  405aa6:	2b04      	cmp	r3, #4
  405aa8:	f340 84ca 	ble.w	406440 <_dtoa_r+0xe40>
  405aac:	9b05      	ldr	r3, [sp, #20]
  405aae:	f1c0 001c 	rsb	r0, r0, #28
  405ab2:	4403      	add	r3, r0
  405ab4:	9305      	str	r3, [sp, #20]
  405ab6:	4613      	mov	r3, r2
  405ab8:	4403      	add	r3, r0
  405aba:	4405      	add	r5, r0
  405abc:	9302      	str	r3, [sp, #8]
  405abe:	9b05      	ldr	r3, [sp, #20]
  405ac0:	2b00      	cmp	r3, #0
  405ac2:	dd05      	ble.n	405ad0 <_dtoa_r+0x4d0>
  405ac4:	4621      	mov	r1, r4
  405ac6:	461a      	mov	r2, r3
  405ac8:	4648      	mov	r0, r9
  405aca:	f001 fb39 	bl	407140 <__lshift>
  405ace:	4604      	mov	r4, r0
  405ad0:	9b02      	ldr	r3, [sp, #8]
  405ad2:	2b00      	cmp	r3, #0
  405ad4:	dd05      	ble.n	405ae2 <_dtoa_r+0x4e2>
  405ad6:	4641      	mov	r1, r8
  405ad8:	461a      	mov	r2, r3
  405ada:	4648      	mov	r0, r9
  405adc:	f001 fb30 	bl	407140 <__lshift>
  405ae0:	4680      	mov	r8, r0
  405ae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405ae4:	2b00      	cmp	r3, #0
  405ae6:	f040 827c 	bne.w	405fe2 <_dtoa_r+0x9e2>
  405aea:	9b06      	ldr	r3, [sp, #24]
  405aec:	2b00      	cmp	r3, #0
  405aee:	f340 8295 	ble.w	40601c <_dtoa_r+0xa1c>
  405af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405af4:	2b00      	cmp	r3, #0
  405af6:	f040 81f5 	bne.w	405ee4 <_dtoa_r+0x8e4>
  405afa:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405afe:	9f06      	ldr	r7, [sp, #24]
  405b00:	465d      	mov	r5, fp
  405b02:	e002      	b.n	405b0a <_dtoa_r+0x50a>
  405b04:	f001 f99c 	bl	406e40 <__multadd>
  405b08:	4604      	mov	r4, r0
  405b0a:	4641      	mov	r1, r8
  405b0c:	4620      	mov	r0, r4
  405b0e:	f7ff fce3 	bl	4054d8 <quorem>
  405b12:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405b16:	f805 ab01 	strb.w	sl, [r5], #1
  405b1a:	ebcb 0305 	rsb	r3, fp, r5
  405b1e:	42bb      	cmp	r3, r7
  405b20:	f04f 020a 	mov.w	r2, #10
  405b24:	f04f 0300 	mov.w	r3, #0
  405b28:	4621      	mov	r1, r4
  405b2a:	4648      	mov	r0, r9
  405b2c:	dbea      	blt.n	405b04 <_dtoa_r+0x504>
  405b2e:	9b07      	ldr	r3, [sp, #28]
  405b30:	9a06      	ldr	r2, [sp, #24]
  405b32:	2a01      	cmp	r2, #1
  405b34:	bfac      	ite	ge
  405b36:	189b      	addge	r3, r3, r2
  405b38:	3301      	addlt	r3, #1
  405b3a:	461d      	mov	r5, r3
  405b3c:	f04f 0b00 	mov.w	fp, #0
  405b40:	4621      	mov	r1, r4
  405b42:	2201      	movs	r2, #1
  405b44:	4648      	mov	r0, r9
  405b46:	f001 fafb 	bl	407140 <__lshift>
  405b4a:	4641      	mov	r1, r8
  405b4c:	9008      	str	r0, [sp, #32]
  405b4e:	f001 fb4f 	bl	4071f0 <__mcmp>
  405b52:	2800      	cmp	r0, #0
  405b54:	f340 830d 	ble.w	406172 <_dtoa_r+0xb72>
  405b58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405b5c:	9907      	ldr	r1, [sp, #28]
  405b5e:	1e6b      	subs	r3, r5, #1
  405b60:	e004      	b.n	405b6c <_dtoa_r+0x56c>
  405b62:	428b      	cmp	r3, r1
  405b64:	f000 8278 	beq.w	406058 <_dtoa_r+0xa58>
  405b68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405b6c:	2a39      	cmp	r2, #57	; 0x39
  405b6e:	f103 0501 	add.w	r5, r3, #1
  405b72:	d0f6      	beq.n	405b62 <_dtoa_r+0x562>
  405b74:	3201      	adds	r2, #1
  405b76:	701a      	strb	r2, [r3, #0]
  405b78:	4641      	mov	r1, r8
  405b7a:	4648      	mov	r0, r9
  405b7c:	f001 f956 	bl	406e2c <_Bfree>
  405b80:	2e00      	cmp	r6, #0
  405b82:	f43f af08 	beq.w	405996 <_dtoa_r+0x396>
  405b86:	f1bb 0f00 	cmp.w	fp, #0
  405b8a:	d005      	beq.n	405b98 <_dtoa_r+0x598>
  405b8c:	45b3      	cmp	fp, r6
  405b8e:	d003      	beq.n	405b98 <_dtoa_r+0x598>
  405b90:	4659      	mov	r1, fp
  405b92:	4648      	mov	r0, r9
  405b94:	f001 f94a 	bl	406e2c <_Bfree>
  405b98:	4631      	mov	r1, r6
  405b9a:	4648      	mov	r0, r9
  405b9c:	f001 f946 	bl	406e2c <_Bfree>
  405ba0:	e6f9      	b.n	405996 <_dtoa_r+0x396>
  405ba2:	2301      	movs	r3, #1
  405ba4:	930c      	str	r3, [sp, #48]	; 0x30
  405ba6:	e5e3      	b.n	405770 <_dtoa_r+0x170>
  405ba8:	f8dd 8010 	ldr.w	r8, [sp, #16]
  405bac:	4640      	mov	r0, r8
  405bae:	f7fd fc4b 	bl	403448 <__aeabi_i2d>
  405bb2:	4602      	mov	r2, r0
  405bb4:	460b      	mov	r3, r1
  405bb6:	4630      	mov	r0, r6
  405bb8:	4639      	mov	r1, r7
  405bba:	f7fd ff13 	bl	4039e4 <__aeabi_dcmpeq>
  405bbe:	2800      	cmp	r0, #0
  405bc0:	f47f adc2 	bne.w	405748 <_dtoa_r+0x148>
  405bc4:	f108 33ff 	add.w	r3, r8, #4294967295
  405bc8:	9304      	str	r3, [sp, #16]
  405bca:	e5bd      	b.n	405748 <_dtoa_r+0x148>
  405bcc:	9a05      	ldr	r2, [sp, #20]
  405bce:	9b04      	ldr	r3, [sp, #16]
  405bd0:	1ad2      	subs	r2, r2, r3
  405bd2:	425b      	negs	r3, r3
  405bd4:	930a      	str	r3, [sp, #40]	; 0x28
  405bd6:	2300      	movs	r3, #0
  405bd8:	9205      	str	r2, [sp, #20]
  405bda:	930b      	str	r3, [sp, #44]	; 0x2c
  405bdc:	e5da      	b.n	405794 <_dtoa_r+0x194>
  405bde:	425b      	negs	r3, r3
  405be0:	9305      	str	r3, [sp, #20]
  405be2:	2300      	movs	r3, #0
  405be4:	9302      	str	r3, [sp, #8]
  405be6:	e5ca      	b.n	40577e <_dtoa_r+0x17e>
  405be8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405bea:	9d05      	ldr	r5, [sp, #20]
  405bec:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405bee:	e705      	b.n	4059fc <_dtoa_r+0x3fc>
  405bf0:	f1c3 0820 	rsb	r8, r3, #32
  405bf4:	fa0a f008 	lsl.w	r0, sl, r8
  405bf8:	e573      	b.n	4056e2 <_dtoa_r+0xe2>
  405bfa:	900c      	str	r0, [sp, #48]	; 0x30
  405bfc:	e5b8      	b.n	405770 <_dtoa_r+0x170>
  405bfe:	bf00      	nop
  405c00:	40240000 	.word	0x40240000
  405c04:	2300      	movs	r3, #0
  405c06:	9309      	str	r3, [sp, #36]	; 0x24
  405c08:	9b04      	ldr	r3, [sp, #16]
  405c0a:	9a21      	ldr	r2, [sp, #132]	; 0x84
  405c0c:	4413      	add	r3, r2
  405c0e:	930d      	str	r3, [sp, #52]	; 0x34
  405c10:	3301      	adds	r3, #1
  405c12:	2b00      	cmp	r3, #0
  405c14:	9306      	str	r3, [sp, #24]
  405c16:	f340 8283 	ble.w	406120 <_dtoa_r+0xb20>
  405c1a:	9c06      	ldr	r4, [sp, #24]
  405c1c:	4626      	mov	r6, r4
  405c1e:	2100      	movs	r1, #0
  405c20:	2e17      	cmp	r6, #23
  405c22:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405c26:	d90b      	bls.n	405c40 <_dtoa_r+0x640>
  405c28:	2201      	movs	r2, #1
  405c2a:	2304      	movs	r3, #4
  405c2c:	005b      	lsls	r3, r3, #1
  405c2e:	f103 0014 	add.w	r0, r3, #20
  405c32:	42b0      	cmp	r0, r6
  405c34:	4611      	mov	r1, r2
  405c36:	f102 0201 	add.w	r2, r2, #1
  405c3a:	d9f7      	bls.n	405c2c <_dtoa_r+0x62c>
  405c3c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405c40:	4648      	mov	r0, r9
  405c42:	f001 f8cd 	bl	406de0 <_Balloc>
  405c46:	2c0e      	cmp	r4, #14
  405c48:	9007      	str	r0, [sp, #28]
  405c4a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  405c4e:	f63f ade0 	bhi.w	405812 <_dtoa_r+0x212>
  405c52:	2d00      	cmp	r5, #0
  405c54:	f43f addd 	beq.w	405812 <_dtoa_r+0x212>
  405c58:	9904      	ldr	r1, [sp, #16]
  405c5a:	4657      	mov	r7, sl
  405c5c:	46d8      	mov	r8, fp
  405c5e:	2900      	cmp	r1, #0
  405c60:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  405c64:	f340 8292 	ble.w	40618c <_dtoa_r+0xb8c>
  405c68:	4b91      	ldr	r3, [pc, #580]	; (405eb0 <_dtoa_r+0x8b0>)
  405c6a:	f001 020f 	and.w	r2, r1, #15
  405c6e:	110e      	asrs	r6, r1, #4
  405c70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405c74:	06f0      	lsls	r0, r6, #27
  405c76:	e9d3 4500 	ldrd	r4, r5, [r3]
  405c7a:	f140 824c 	bpl.w	406116 <_dtoa_r+0xb16>
  405c7e:	4b8d      	ldr	r3, [pc, #564]	; (405eb4 <_dtoa_r+0x8b4>)
  405c80:	4650      	mov	r0, sl
  405c82:	4659      	mov	r1, fp
  405c84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405c88:	f7fd fd6e 	bl	403768 <__aeabi_ddiv>
  405c8c:	f006 060f 	and.w	r6, r6, #15
  405c90:	4682      	mov	sl, r0
  405c92:	468b      	mov	fp, r1
  405c94:	f04f 0803 	mov.w	r8, #3
  405c98:	b186      	cbz	r6, 405cbc <_dtoa_r+0x6bc>
  405c9a:	4f86      	ldr	r7, [pc, #536]	; (405eb4 <_dtoa_r+0x8b4>)
  405c9c:	07f1      	lsls	r1, r6, #31
  405c9e:	d509      	bpl.n	405cb4 <_dtoa_r+0x6b4>
  405ca0:	4620      	mov	r0, r4
  405ca2:	4629      	mov	r1, r5
  405ca4:	e9d7 2300 	ldrd	r2, r3, [r7]
  405ca8:	f7fd fc34 	bl	403514 <__aeabi_dmul>
  405cac:	f108 0801 	add.w	r8, r8, #1
  405cb0:	4604      	mov	r4, r0
  405cb2:	460d      	mov	r5, r1
  405cb4:	1076      	asrs	r6, r6, #1
  405cb6:	f107 0708 	add.w	r7, r7, #8
  405cba:	d1ef      	bne.n	405c9c <_dtoa_r+0x69c>
  405cbc:	4622      	mov	r2, r4
  405cbe:	462b      	mov	r3, r5
  405cc0:	4650      	mov	r0, sl
  405cc2:	4659      	mov	r1, fp
  405cc4:	f7fd fd50 	bl	403768 <__aeabi_ddiv>
  405cc8:	4606      	mov	r6, r0
  405cca:	460f      	mov	r7, r1
  405ccc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405cce:	b143      	cbz	r3, 405ce2 <_dtoa_r+0x6e2>
  405cd0:	2200      	movs	r2, #0
  405cd2:	4b79      	ldr	r3, [pc, #484]	; (405eb8 <_dtoa_r+0x8b8>)
  405cd4:	4630      	mov	r0, r6
  405cd6:	4639      	mov	r1, r7
  405cd8:	f7fd fe8e 	bl	4039f8 <__aeabi_dcmplt>
  405cdc:	2800      	cmp	r0, #0
  405cde:	f040 8320 	bne.w	406322 <_dtoa_r+0xd22>
  405ce2:	4640      	mov	r0, r8
  405ce4:	f7fd fbb0 	bl	403448 <__aeabi_i2d>
  405ce8:	4632      	mov	r2, r6
  405cea:	463b      	mov	r3, r7
  405cec:	f7fd fc12 	bl	403514 <__aeabi_dmul>
  405cf0:	4b72      	ldr	r3, [pc, #456]	; (405ebc <_dtoa_r+0x8bc>)
  405cf2:	2200      	movs	r2, #0
  405cf4:	f7fd fa5c 	bl	4031b0 <__adddf3>
  405cf8:	9b06      	ldr	r3, [sp, #24]
  405cfa:	4604      	mov	r4, r0
  405cfc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  405d00:	2b00      	cmp	r3, #0
  405d02:	f000 81df 	beq.w	4060c4 <_dtoa_r+0xac4>
  405d06:	9b04      	ldr	r3, [sp, #16]
  405d08:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405d0c:	9311      	str	r3, [sp, #68]	; 0x44
  405d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405d10:	2b00      	cmp	r3, #0
  405d12:	f000 8297 	beq.w	406244 <_dtoa_r+0xc44>
  405d16:	4b66      	ldr	r3, [pc, #408]	; (405eb0 <_dtoa_r+0x8b0>)
  405d18:	4969      	ldr	r1, [pc, #420]	; (405ec0 <_dtoa_r+0x8c0>)
  405d1a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  405d1e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405d22:	2000      	movs	r0, #0
  405d24:	f7fd fd20 	bl	403768 <__aeabi_ddiv>
  405d28:	4622      	mov	r2, r4
  405d2a:	462b      	mov	r3, r5
  405d2c:	f7fd fa3e 	bl	4031ac <__aeabi_dsub>
  405d30:	4682      	mov	sl, r0
  405d32:	468b      	mov	fp, r1
  405d34:	4630      	mov	r0, r6
  405d36:	4639      	mov	r1, r7
  405d38:	f7fd fe9c 	bl	403a74 <__aeabi_d2iz>
  405d3c:	4604      	mov	r4, r0
  405d3e:	f7fd fb83 	bl	403448 <__aeabi_i2d>
  405d42:	4602      	mov	r2, r0
  405d44:	460b      	mov	r3, r1
  405d46:	4630      	mov	r0, r6
  405d48:	4639      	mov	r1, r7
  405d4a:	f7fd fa2f 	bl	4031ac <__aeabi_dsub>
  405d4e:	3430      	adds	r4, #48	; 0x30
  405d50:	9d07      	ldr	r5, [sp, #28]
  405d52:	b2e4      	uxtb	r4, r4
  405d54:	4606      	mov	r6, r0
  405d56:	460f      	mov	r7, r1
  405d58:	702c      	strb	r4, [r5, #0]
  405d5a:	4602      	mov	r2, r0
  405d5c:	460b      	mov	r3, r1
  405d5e:	4650      	mov	r0, sl
  405d60:	4659      	mov	r1, fp
  405d62:	3501      	adds	r5, #1
  405d64:	f7fd fe66 	bl	403a34 <__aeabi_dcmpgt>
  405d68:	2800      	cmp	r0, #0
  405d6a:	d14c      	bne.n	405e06 <_dtoa_r+0x806>
  405d6c:	4632      	mov	r2, r6
  405d6e:	463b      	mov	r3, r7
  405d70:	2000      	movs	r0, #0
  405d72:	4951      	ldr	r1, [pc, #324]	; (405eb8 <_dtoa_r+0x8b8>)
  405d74:	f7fd fa1a 	bl	4031ac <__aeabi_dsub>
  405d78:	4602      	mov	r2, r0
  405d7a:	460b      	mov	r3, r1
  405d7c:	4650      	mov	r0, sl
  405d7e:	4659      	mov	r1, fp
  405d80:	f7fd fe58 	bl	403a34 <__aeabi_dcmpgt>
  405d84:	2800      	cmp	r0, #0
  405d86:	f040 830d 	bne.w	4063a4 <_dtoa_r+0xda4>
  405d8a:	f1b8 0f01 	cmp.w	r8, #1
  405d8e:	f340 81b3 	ble.w	4060f8 <_dtoa_r+0xaf8>
  405d92:	9b07      	ldr	r3, [sp, #28]
  405d94:	4498      	add	r8, r3
  405d96:	e00d      	b.n	405db4 <_dtoa_r+0x7b4>
  405d98:	2000      	movs	r0, #0
  405d9a:	4947      	ldr	r1, [pc, #284]	; (405eb8 <_dtoa_r+0x8b8>)
  405d9c:	f7fd fa06 	bl	4031ac <__aeabi_dsub>
  405da0:	4652      	mov	r2, sl
  405da2:	465b      	mov	r3, fp
  405da4:	f7fd fe28 	bl	4039f8 <__aeabi_dcmplt>
  405da8:	2800      	cmp	r0, #0
  405daa:	f040 82fb 	bne.w	4063a4 <_dtoa_r+0xda4>
  405dae:	4545      	cmp	r5, r8
  405db0:	f000 81a2 	beq.w	4060f8 <_dtoa_r+0xaf8>
  405db4:	4650      	mov	r0, sl
  405db6:	4659      	mov	r1, fp
  405db8:	2200      	movs	r2, #0
  405dba:	4b42      	ldr	r3, [pc, #264]	; (405ec4 <_dtoa_r+0x8c4>)
  405dbc:	f7fd fbaa 	bl	403514 <__aeabi_dmul>
  405dc0:	2200      	movs	r2, #0
  405dc2:	4b40      	ldr	r3, [pc, #256]	; (405ec4 <_dtoa_r+0x8c4>)
  405dc4:	4682      	mov	sl, r0
  405dc6:	468b      	mov	fp, r1
  405dc8:	4630      	mov	r0, r6
  405dca:	4639      	mov	r1, r7
  405dcc:	f7fd fba2 	bl	403514 <__aeabi_dmul>
  405dd0:	460f      	mov	r7, r1
  405dd2:	4606      	mov	r6, r0
  405dd4:	f7fd fe4e 	bl	403a74 <__aeabi_d2iz>
  405dd8:	4604      	mov	r4, r0
  405dda:	f7fd fb35 	bl	403448 <__aeabi_i2d>
  405dde:	4602      	mov	r2, r0
  405de0:	460b      	mov	r3, r1
  405de2:	4630      	mov	r0, r6
  405de4:	4639      	mov	r1, r7
  405de6:	f7fd f9e1 	bl	4031ac <__aeabi_dsub>
  405dea:	3430      	adds	r4, #48	; 0x30
  405dec:	b2e4      	uxtb	r4, r4
  405dee:	4652      	mov	r2, sl
  405df0:	465b      	mov	r3, fp
  405df2:	f805 4b01 	strb.w	r4, [r5], #1
  405df6:	4606      	mov	r6, r0
  405df8:	460f      	mov	r7, r1
  405dfa:	f7fd fdfd 	bl	4039f8 <__aeabi_dcmplt>
  405dfe:	4632      	mov	r2, r6
  405e00:	463b      	mov	r3, r7
  405e02:	2800      	cmp	r0, #0
  405e04:	d0c8      	beq.n	405d98 <_dtoa_r+0x798>
  405e06:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405e08:	9304      	str	r3, [sp, #16]
  405e0a:	e5c4      	b.n	405996 <_dtoa_r+0x396>
  405e0c:	2300      	movs	r3, #0
  405e0e:	9309      	str	r3, [sp, #36]	; 0x24
  405e10:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405e12:	2b00      	cmp	r3, #0
  405e14:	f340 8189 	ble.w	40612a <_dtoa_r+0xb2a>
  405e18:	461e      	mov	r6, r3
  405e1a:	461c      	mov	r4, r3
  405e1c:	930d      	str	r3, [sp, #52]	; 0x34
  405e1e:	9306      	str	r3, [sp, #24]
  405e20:	e6fd      	b.n	405c1e <_dtoa_r+0x61e>
  405e22:	2301      	movs	r3, #1
  405e24:	9309      	str	r3, [sp, #36]	; 0x24
  405e26:	e7f3      	b.n	405e10 <_dtoa_r+0x810>
  405e28:	9408      	str	r4, [sp, #32]
  405e2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405e2c:	9908      	ldr	r1, [sp, #32]
  405e2e:	4648      	mov	r0, r9
  405e30:	f001 f936 	bl	4070a0 <__pow5mult>
  405e34:	4604      	mov	r4, r0
  405e36:	e611      	b.n	405a5c <_dtoa_r+0x45c>
  405e38:	9b06      	ldr	r3, [sp, #24]
  405e3a:	2b00      	cmp	r3, #0
  405e3c:	f73f acfc 	bgt.w	405838 <_dtoa_r+0x238>
  405e40:	f040 82da 	bne.w	4063f8 <_dtoa_r+0xdf8>
  405e44:	2200      	movs	r2, #0
  405e46:	4b20      	ldr	r3, [pc, #128]	; (405ec8 <_dtoa_r+0x8c8>)
  405e48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e4c:	f7fd fb62 	bl	403514 <__aeabi_dmul>
  405e50:	4652      	mov	r2, sl
  405e52:	465b      	mov	r3, fp
  405e54:	f7fd fde4 	bl	403a20 <__aeabi_dcmpge>
  405e58:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405e5c:	4646      	mov	r6, r8
  405e5e:	2800      	cmp	r0, #0
  405e60:	f000 80f2 	beq.w	406048 <_dtoa_r+0xa48>
  405e64:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405e66:	9d07      	ldr	r5, [sp, #28]
  405e68:	43db      	mvns	r3, r3
  405e6a:	9304      	str	r3, [sp, #16]
  405e6c:	4641      	mov	r1, r8
  405e6e:	4648      	mov	r0, r9
  405e70:	f000 ffdc 	bl	406e2c <_Bfree>
  405e74:	2e00      	cmp	r6, #0
  405e76:	f43f ad8e 	beq.w	405996 <_dtoa_r+0x396>
  405e7a:	e68d      	b.n	405b98 <_dtoa_r+0x598>
  405e7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405e7e:	2a00      	cmp	r2, #0
  405e80:	f000 8241 	beq.w	406306 <_dtoa_r+0xd06>
  405e84:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405e88:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405e8a:	9d05      	ldr	r5, [sp, #20]
  405e8c:	e5ab      	b.n	4059e6 <_dtoa_r+0x3e6>
  405e8e:	201c      	movs	r0, #28
  405e90:	9b05      	ldr	r3, [sp, #20]
  405e92:	4403      	add	r3, r0
  405e94:	9305      	str	r3, [sp, #20]
  405e96:	9b02      	ldr	r3, [sp, #8]
  405e98:	4403      	add	r3, r0
  405e9a:	4405      	add	r5, r0
  405e9c:	9302      	str	r3, [sp, #8]
  405e9e:	e60e      	b.n	405abe <_dtoa_r+0x4be>
  405ea0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405ea2:	2b01      	cmp	r3, #1
  405ea4:	f340 8282 	ble.w	4063ac <_dtoa_r+0xdac>
  405ea8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  405eaa:	2001      	movs	r0, #1
  405eac:	e5f3      	b.n	405a96 <_dtoa_r+0x496>
  405eae:	bf00      	nop
  405eb0:	004080b8 	.word	0x004080b8
  405eb4:	00408180 	.word	0x00408180
  405eb8:	3ff00000 	.word	0x3ff00000
  405ebc:	401c0000 	.word	0x401c0000
  405ec0:	3fe00000 	.word	0x3fe00000
  405ec4:	40240000 	.word	0x40240000
  405ec8:	40140000 	.word	0x40140000
  405ecc:	4631      	mov	r1, r6
  405ece:	2300      	movs	r3, #0
  405ed0:	220a      	movs	r2, #10
  405ed2:	4648      	mov	r0, r9
  405ed4:	f000 ffb4 	bl	406e40 <__multadd>
  405ed8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405eda:	2b00      	cmp	r3, #0
  405edc:	4606      	mov	r6, r0
  405ede:	f340 8297 	ble.w	406410 <_dtoa_r+0xe10>
  405ee2:	9306      	str	r3, [sp, #24]
  405ee4:	2d00      	cmp	r5, #0
  405ee6:	dd05      	ble.n	405ef4 <_dtoa_r+0x8f4>
  405ee8:	4631      	mov	r1, r6
  405eea:	462a      	mov	r2, r5
  405eec:	4648      	mov	r0, r9
  405eee:	f001 f927 	bl	407140 <__lshift>
  405ef2:	4606      	mov	r6, r0
  405ef4:	2f00      	cmp	r7, #0
  405ef6:	f040 817c 	bne.w	4061f2 <_dtoa_r+0xbf2>
  405efa:	9605      	str	r6, [sp, #20]
  405efc:	9b06      	ldr	r3, [sp, #24]
  405efe:	9a07      	ldr	r2, [sp, #28]
  405f00:	f8dd b014 	ldr.w	fp, [sp, #20]
  405f04:	3b01      	subs	r3, #1
  405f06:	18d3      	adds	r3, r2, r3
  405f08:	9308      	str	r3, [sp, #32]
  405f0a:	f00a 0301 	and.w	r3, sl, #1
  405f0e:	9309      	str	r3, [sp, #36]	; 0x24
  405f10:	4617      	mov	r7, r2
  405f12:	46c2      	mov	sl, r8
  405f14:	4651      	mov	r1, sl
  405f16:	4620      	mov	r0, r4
  405f18:	f7ff fade 	bl	4054d8 <quorem>
  405f1c:	4631      	mov	r1, r6
  405f1e:	4605      	mov	r5, r0
  405f20:	4620      	mov	r0, r4
  405f22:	f001 f965 	bl	4071f0 <__mcmp>
  405f26:	465a      	mov	r2, fp
  405f28:	9002      	str	r0, [sp, #8]
  405f2a:	4651      	mov	r1, sl
  405f2c:	4648      	mov	r0, r9
  405f2e:	f001 f97f 	bl	407230 <__mdiff>
  405f32:	68c2      	ldr	r2, [r0, #12]
  405f34:	4680      	mov	r8, r0
  405f36:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405f3a:	2a00      	cmp	r2, #0
  405f3c:	d149      	bne.n	405fd2 <_dtoa_r+0x9d2>
  405f3e:	4601      	mov	r1, r0
  405f40:	4620      	mov	r0, r4
  405f42:	9306      	str	r3, [sp, #24]
  405f44:	f001 f954 	bl	4071f0 <__mcmp>
  405f48:	4641      	mov	r1, r8
  405f4a:	9005      	str	r0, [sp, #20]
  405f4c:	4648      	mov	r0, r9
  405f4e:	f000 ff6d 	bl	406e2c <_Bfree>
  405f52:	9a05      	ldr	r2, [sp, #20]
  405f54:	9b06      	ldr	r3, [sp, #24]
  405f56:	b92a      	cbnz	r2, 405f64 <_dtoa_r+0x964>
  405f58:	9920      	ldr	r1, [sp, #128]	; 0x80
  405f5a:	b919      	cbnz	r1, 405f64 <_dtoa_r+0x964>
  405f5c:	9909      	ldr	r1, [sp, #36]	; 0x24
  405f5e:	2900      	cmp	r1, #0
  405f60:	f000 8236 	beq.w	4063d0 <_dtoa_r+0xdd0>
  405f64:	9902      	ldr	r1, [sp, #8]
  405f66:	2900      	cmp	r1, #0
  405f68:	f2c0 80e4 	blt.w	406134 <_dtoa_r+0xb34>
  405f6c:	d105      	bne.n	405f7a <_dtoa_r+0x97a>
  405f6e:	9920      	ldr	r1, [sp, #128]	; 0x80
  405f70:	b919      	cbnz	r1, 405f7a <_dtoa_r+0x97a>
  405f72:	9909      	ldr	r1, [sp, #36]	; 0x24
  405f74:	2900      	cmp	r1, #0
  405f76:	f000 80dd 	beq.w	406134 <_dtoa_r+0xb34>
  405f7a:	2a00      	cmp	r2, #0
  405f7c:	f300 814d 	bgt.w	40621a <_dtoa_r+0xc1a>
  405f80:	9a08      	ldr	r2, [sp, #32]
  405f82:	703b      	strb	r3, [r7, #0]
  405f84:	f107 0801 	add.w	r8, r7, #1
  405f88:	4297      	cmp	r7, r2
  405f8a:	4645      	mov	r5, r8
  405f8c:	f000 8154 	beq.w	406238 <_dtoa_r+0xc38>
  405f90:	4621      	mov	r1, r4
  405f92:	2300      	movs	r3, #0
  405f94:	220a      	movs	r2, #10
  405f96:	4648      	mov	r0, r9
  405f98:	f000 ff52 	bl	406e40 <__multadd>
  405f9c:	455e      	cmp	r6, fp
  405f9e:	4604      	mov	r4, r0
  405fa0:	4631      	mov	r1, r6
  405fa2:	f04f 0300 	mov.w	r3, #0
  405fa6:	f04f 020a 	mov.w	r2, #10
  405faa:	4648      	mov	r0, r9
  405fac:	d00b      	beq.n	405fc6 <_dtoa_r+0x9c6>
  405fae:	f000 ff47 	bl	406e40 <__multadd>
  405fb2:	4659      	mov	r1, fp
  405fb4:	4606      	mov	r6, r0
  405fb6:	2300      	movs	r3, #0
  405fb8:	220a      	movs	r2, #10
  405fba:	4648      	mov	r0, r9
  405fbc:	f000 ff40 	bl	406e40 <__multadd>
  405fc0:	4647      	mov	r7, r8
  405fc2:	4683      	mov	fp, r0
  405fc4:	e7a6      	b.n	405f14 <_dtoa_r+0x914>
  405fc6:	f000 ff3b 	bl	406e40 <__multadd>
  405fca:	4647      	mov	r7, r8
  405fcc:	4606      	mov	r6, r0
  405fce:	4683      	mov	fp, r0
  405fd0:	e7a0      	b.n	405f14 <_dtoa_r+0x914>
  405fd2:	4601      	mov	r1, r0
  405fd4:	4648      	mov	r0, r9
  405fd6:	9305      	str	r3, [sp, #20]
  405fd8:	f000 ff28 	bl	406e2c <_Bfree>
  405fdc:	2201      	movs	r2, #1
  405fde:	9b05      	ldr	r3, [sp, #20]
  405fe0:	e7c0      	b.n	405f64 <_dtoa_r+0x964>
  405fe2:	4641      	mov	r1, r8
  405fe4:	4620      	mov	r0, r4
  405fe6:	f001 f903 	bl	4071f0 <__mcmp>
  405fea:	2800      	cmp	r0, #0
  405fec:	f6bf ad7d 	bge.w	405aea <_dtoa_r+0x4ea>
  405ff0:	4621      	mov	r1, r4
  405ff2:	9c04      	ldr	r4, [sp, #16]
  405ff4:	2300      	movs	r3, #0
  405ff6:	3c01      	subs	r4, #1
  405ff8:	220a      	movs	r2, #10
  405ffa:	4648      	mov	r0, r9
  405ffc:	9404      	str	r4, [sp, #16]
  405ffe:	f000 ff1f 	bl	406e40 <__multadd>
  406002:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406004:	4604      	mov	r4, r0
  406006:	2b00      	cmp	r3, #0
  406008:	f47f af60 	bne.w	405ecc <_dtoa_r+0x8cc>
  40600c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40600e:	2b00      	cmp	r3, #0
  406010:	f340 81f6 	ble.w	406400 <_dtoa_r+0xe00>
  406014:	9306      	str	r3, [sp, #24]
  406016:	e570      	b.n	405afa <_dtoa_r+0x4fa>
  406018:	9c08      	ldr	r4, [sp, #32]
  40601a:	e51f      	b.n	405a5c <_dtoa_r+0x45c>
  40601c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40601e:	2b02      	cmp	r3, #2
  406020:	f77f ad67 	ble.w	405af2 <_dtoa_r+0x4f2>
  406024:	9b06      	ldr	r3, [sp, #24]
  406026:	2b00      	cmp	r3, #0
  406028:	f040 8179 	bne.w	40631e <_dtoa_r+0xd1e>
  40602c:	4641      	mov	r1, r8
  40602e:	2205      	movs	r2, #5
  406030:	4648      	mov	r0, r9
  406032:	f000 ff05 	bl	406e40 <__multadd>
  406036:	4601      	mov	r1, r0
  406038:	4680      	mov	r8, r0
  40603a:	4620      	mov	r0, r4
  40603c:	f001 f8d8 	bl	4071f0 <__mcmp>
  406040:	2800      	cmp	r0, #0
  406042:	9408      	str	r4, [sp, #32]
  406044:	f77f af0e 	ble.w	405e64 <_dtoa_r+0x864>
  406048:	9a04      	ldr	r2, [sp, #16]
  40604a:	9907      	ldr	r1, [sp, #28]
  40604c:	2331      	movs	r3, #49	; 0x31
  40604e:	3201      	adds	r2, #1
  406050:	9204      	str	r2, [sp, #16]
  406052:	700b      	strb	r3, [r1, #0]
  406054:	1c4d      	adds	r5, r1, #1
  406056:	e709      	b.n	405e6c <_dtoa_r+0x86c>
  406058:	9a04      	ldr	r2, [sp, #16]
  40605a:	3201      	adds	r2, #1
  40605c:	9204      	str	r2, [sp, #16]
  40605e:	9a07      	ldr	r2, [sp, #28]
  406060:	2331      	movs	r3, #49	; 0x31
  406062:	7013      	strb	r3, [r2, #0]
  406064:	e588      	b.n	405b78 <_dtoa_r+0x578>
  406066:	2301      	movs	r3, #1
  406068:	9309      	str	r3, [sp, #36]	; 0x24
  40606a:	e5cd      	b.n	405c08 <_dtoa_r+0x608>
  40606c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406070:	e491      	b.n	405996 <_dtoa_r+0x396>
  406072:	f1ba 0f00 	cmp.w	sl, #0
  406076:	f47f ad04 	bne.w	405a82 <_dtoa_r+0x482>
  40607a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40607e:	2b00      	cmp	r3, #0
  406080:	f040 813f 	bne.w	406302 <_dtoa_r+0xd02>
  406084:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406088:	0d3f      	lsrs	r7, r7, #20
  40608a:	053f      	lsls	r7, r7, #20
  40608c:	b137      	cbz	r7, 40609c <_dtoa_r+0xa9c>
  40608e:	9b05      	ldr	r3, [sp, #20]
  406090:	3301      	adds	r3, #1
  406092:	9305      	str	r3, [sp, #20]
  406094:	9b02      	ldr	r3, [sp, #8]
  406096:	3301      	adds	r3, #1
  406098:	9302      	str	r3, [sp, #8]
  40609a:	2701      	movs	r7, #1
  40609c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40609e:	2001      	movs	r0, #1
  4060a0:	2b00      	cmp	r3, #0
  4060a2:	f43f acf8 	beq.w	405a96 <_dtoa_r+0x496>
  4060a6:	e4ed      	b.n	405a84 <_dtoa_r+0x484>
  4060a8:	4640      	mov	r0, r8
  4060aa:	f7fd f9cd 	bl	403448 <__aeabi_i2d>
  4060ae:	4632      	mov	r2, r6
  4060b0:	463b      	mov	r3, r7
  4060b2:	f7fd fa2f 	bl	403514 <__aeabi_dmul>
  4060b6:	2200      	movs	r2, #0
  4060b8:	4bbf      	ldr	r3, [pc, #764]	; (4063b8 <_dtoa_r+0xdb8>)
  4060ba:	f7fd f879 	bl	4031b0 <__adddf3>
  4060be:	4604      	mov	r4, r0
  4060c0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4060c4:	4630      	mov	r0, r6
  4060c6:	4639      	mov	r1, r7
  4060c8:	2200      	movs	r2, #0
  4060ca:	4bbc      	ldr	r3, [pc, #752]	; (4063bc <_dtoa_r+0xdbc>)
  4060cc:	f7fd f86e 	bl	4031ac <__aeabi_dsub>
  4060d0:	4622      	mov	r2, r4
  4060d2:	462b      	mov	r3, r5
  4060d4:	4606      	mov	r6, r0
  4060d6:	460f      	mov	r7, r1
  4060d8:	f7fd fcac 	bl	403a34 <__aeabi_dcmpgt>
  4060dc:	4680      	mov	r8, r0
  4060de:	2800      	cmp	r0, #0
  4060e0:	f040 8105 	bne.w	4062ee <_dtoa_r+0xcee>
  4060e4:	4622      	mov	r2, r4
  4060e6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4060ea:	4630      	mov	r0, r6
  4060ec:	4639      	mov	r1, r7
  4060ee:	f7fd fc83 	bl	4039f8 <__aeabi_dcmplt>
  4060f2:	b108      	cbz	r0, 4060f8 <_dtoa_r+0xaf8>
  4060f4:	4646      	mov	r6, r8
  4060f6:	e6b5      	b.n	405e64 <_dtoa_r+0x864>
  4060f8:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4060fc:	f7ff bb89 	b.w	405812 <_dtoa_r+0x212>
  406100:	9807      	ldr	r0, [sp, #28]
  406102:	f7ff baae 	b.w	405662 <_dtoa_r+0x62>
  406106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406108:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40610a:	970a      	str	r7, [sp, #40]	; 0x28
  40610c:	1afb      	subs	r3, r7, r3
  40610e:	441a      	add	r2, r3
  406110:	920b      	str	r2, [sp, #44]	; 0x2c
  406112:	2700      	movs	r7, #0
  406114:	e461      	b.n	4059da <_dtoa_r+0x3da>
  406116:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40611a:	f04f 0802 	mov.w	r8, #2
  40611e:	e5bb      	b.n	405c98 <_dtoa_r+0x698>
  406120:	461c      	mov	r4, r3
  406122:	2100      	movs	r1, #0
  406124:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406128:	e58a      	b.n	405c40 <_dtoa_r+0x640>
  40612a:	2401      	movs	r4, #1
  40612c:	9421      	str	r4, [sp, #132]	; 0x84
  40612e:	940d      	str	r4, [sp, #52]	; 0x34
  406130:	9406      	str	r4, [sp, #24]
  406132:	e7f6      	b.n	406122 <_dtoa_r+0xb22>
  406134:	2a00      	cmp	r2, #0
  406136:	46d0      	mov	r8, sl
  406138:	f8cd b014 	str.w	fp, [sp, #20]
  40613c:	469a      	mov	sl, r3
  40613e:	dd11      	ble.n	406164 <_dtoa_r+0xb64>
  406140:	4621      	mov	r1, r4
  406142:	2201      	movs	r2, #1
  406144:	4648      	mov	r0, r9
  406146:	f000 fffb 	bl	407140 <__lshift>
  40614a:	4641      	mov	r1, r8
  40614c:	4604      	mov	r4, r0
  40614e:	f001 f84f 	bl	4071f0 <__mcmp>
  406152:	2800      	cmp	r0, #0
  406154:	f340 8149 	ble.w	4063ea <_dtoa_r+0xdea>
  406158:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40615c:	f000 8106 	beq.w	40636c <_dtoa_r+0xd6c>
  406160:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406164:	46b3      	mov	fp, r6
  406166:	f887 a000 	strb.w	sl, [r7]
  40616a:	1c7d      	adds	r5, r7, #1
  40616c:	9e05      	ldr	r6, [sp, #20]
  40616e:	9408      	str	r4, [sp, #32]
  406170:	e502      	b.n	405b78 <_dtoa_r+0x578>
  406172:	d104      	bne.n	40617e <_dtoa_r+0xb7e>
  406174:	f01a 0f01 	tst.w	sl, #1
  406178:	d001      	beq.n	40617e <_dtoa_r+0xb7e>
  40617a:	e4ed      	b.n	405b58 <_dtoa_r+0x558>
  40617c:	4615      	mov	r5, r2
  40617e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406182:	2b30      	cmp	r3, #48	; 0x30
  406184:	f105 32ff 	add.w	r2, r5, #4294967295
  406188:	d0f8      	beq.n	40617c <_dtoa_r+0xb7c>
  40618a:	e4f5      	b.n	405b78 <_dtoa_r+0x578>
  40618c:	9b04      	ldr	r3, [sp, #16]
  40618e:	425c      	negs	r4, r3
  406190:	2c00      	cmp	r4, #0
  406192:	f000 80bf 	beq.w	406314 <_dtoa_r+0xd14>
  406196:	4b8a      	ldr	r3, [pc, #552]	; (4063c0 <_dtoa_r+0xdc0>)
  406198:	f004 020f 	and.w	r2, r4, #15
  40619c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4061a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4061a8:	f7fd f9b4 	bl	403514 <__aeabi_dmul>
  4061ac:	1124      	asrs	r4, r4, #4
  4061ae:	4606      	mov	r6, r0
  4061b0:	460f      	mov	r7, r1
  4061b2:	f000 812a 	beq.w	40640a <_dtoa_r+0xe0a>
  4061b6:	4d83      	ldr	r5, [pc, #524]	; (4063c4 <_dtoa_r+0xdc4>)
  4061b8:	f04f 0802 	mov.w	r8, #2
  4061bc:	07e2      	lsls	r2, r4, #31
  4061be:	d509      	bpl.n	4061d4 <_dtoa_r+0xbd4>
  4061c0:	4630      	mov	r0, r6
  4061c2:	4639      	mov	r1, r7
  4061c4:	e9d5 2300 	ldrd	r2, r3, [r5]
  4061c8:	f7fd f9a4 	bl	403514 <__aeabi_dmul>
  4061cc:	f108 0801 	add.w	r8, r8, #1
  4061d0:	4606      	mov	r6, r0
  4061d2:	460f      	mov	r7, r1
  4061d4:	1064      	asrs	r4, r4, #1
  4061d6:	f105 0508 	add.w	r5, r5, #8
  4061da:	d1ef      	bne.n	4061bc <_dtoa_r+0xbbc>
  4061dc:	e576      	b.n	405ccc <_dtoa_r+0x6cc>
  4061de:	9907      	ldr	r1, [sp, #28]
  4061e0:	2230      	movs	r2, #48	; 0x30
  4061e2:	700a      	strb	r2, [r1, #0]
  4061e4:	9a04      	ldr	r2, [sp, #16]
  4061e6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4061ea:	3201      	adds	r2, #1
  4061ec:	9204      	str	r2, [sp, #16]
  4061ee:	f7ff bbd0 	b.w	405992 <_dtoa_r+0x392>
  4061f2:	6871      	ldr	r1, [r6, #4]
  4061f4:	4648      	mov	r0, r9
  4061f6:	f000 fdf3 	bl	406de0 <_Balloc>
  4061fa:	6933      	ldr	r3, [r6, #16]
  4061fc:	1c9a      	adds	r2, r3, #2
  4061fe:	4605      	mov	r5, r0
  406200:	0092      	lsls	r2, r2, #2
  406202:	f106 010c 	add.w	r1, r6, #12
  406206:	300c      	adds	r0, #12
  406208:	f7fd fc84 	bl	403b14 <memcpy>
  40620c:	4629      	mov	r1, r5
  40620e:	2201      	movs	r2, #1
  406210:	4648      	mov	r0, r9
  406212:	f000 ff95 	bl	407140 <__lshift>
  406216:	9005      	str	r0, [sp, #20]
  406218:	e670      	b.n	405efc <_dtoa_r+0x8fc>
  40621a:	2b39      	cmp	r3, #57	; 0x39
  40621c:	f8cd b014 	str.w	fp, [sp, #20]
  406220:	46d0      	mov	r8, sl
  406222:	f000 80a3 	beq.w	40636c <_dtoa_r+0xd6c>
  406226:	f103 0a01 	add.w	sl, r3, #1
  40622a:	46b3      	mov	fp, r6
  40622c:	f887 a000 	strb.w	sl, [r7]
  406230:	1c7d      	adds	r5, r7, #1
  406232:	9e05      	ldr	r6, [sp, #20]
  406234:	9408      	str	r4, [sp, #32]
  406236:	e49f      	b.n	405b78 <_dtoa_r+0x578>
  406238:	465a      	mov	r2, fp
  40623a:	46d0      	mov	r8, sl
  40623c:	46b3      	mov	fp, r6
  40623e:	469a      	mov	sl, r3
  406240:	4616      	mov	r6, r2
  406242:	e47d      	b.n	405b40 <_dtoa_r+0x540>
  406244:	495e      	ldr	r1, [pc, #376]	; (4063c0 <_dtoa_r+0xdc0>)
  406246:	f108 3aff 	add.w	sl, r8, #4294967295
  40624a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  40624e:	4622      	mov	r2, r4
  406250:	462b      	mov	r3, r5
  406252:	e9d1 0100 	ldrd	r0, r1, [r1]
  406256:	f7fd f95d 	bl	403514 <__aeabi_dmul>
  40625a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40625e:	4639      	mov	r1, r7
  406260:	4630      	mov	r0, r6
  406262:	f7fd fc07 	bl	403a74 <__aeabi_d2iz>
  406266:	4604      	mov	r4, r0
  406268:	f7fd f8ee 	bl	403448 <__aeabi_i2d>
  40626c:	4602      	mov	r2, r0
  40626e:	460b      	mov	r3, r1
  406270:	4630      	mov	r0, r6
  406272:	4639      	mov	r1, r7
  406274:	f7fc ff9a 	bl	4031ac <__aeabi_dsub>
  406278:	9a07      	ldr	r2, [sp, #28]
  40627a:	3430      	adds	r4, #48	; 0x30
  40627c:	f1b8 0f01 	cmp.w	r8, #1
  406280:	4606      	mov	r6, r0
  406282:	460f      	mov	r7, r1
  406284:	7014      	strb	r4, [r2, #0]
  406286:	f102 0501 	add.w	r5, r2, #1
  40628a:	d01e      	beq.n	4062ca <_dtoa_r+0xcca>
  40628c:	9b07      	ldr	r3, [sp, #28]
  40628e:	eb03 0b08 	add.w	fp, r3, r8
  406292:	46a8      	mov	r8, r5
  406294:	2200      	movs	r2, #0
  406296:	4b4c      	ldr	r3, [pc, #304]	; (4063c8 <_dtoa_r+0xdc8>)
  406298:	4630      	mov	r0, r6
  40629a:	4639      	mov	r1, r7
  40629c:	f7fd f93a 	bl	403514 <__aeabi_dmul>
  4062a0:	460f      	mov	r7, r1
  4062a2:	4606      	mov	r6, r0
  4062a4:	f7fd fbe6 	bl	403a74 <__aeabi_d2iz>
  4062a8:	4604      	mov	r4, r0
  4062aa:	f7fd f8cd 	bl	403448 <__aeabi_i2d>
  4062ae:	3430      	adds	r4, #48	; 0x30
  4062b0:	4602      	mov	r2, r0
  4062b2:	460b      	mov	r3, r1
  4062b4:	4630      	mov	r0, r6
  4062b6:	4639      	mov	r1, r7
  4062b8:	f7fc ff78 	bl	4031ac <__aeabi_dsub>
  4062bc:	f808 4b01 	strb.w	r4, [r8], #1
  4062c0:	45c3      	cmp	fp, r8
  4062c2:	4606      	mov	r6, r0
  4062c4:	460f      	mov	r7, r1
  4062c6:	d1e5      	bne.n	406294 <_dtoa_r+0xc94>
  4062c8:	4455      	add	r5, sl
  4062ca:	2200      	movs	r2, #0
  4062cc:	4b3f      	ldr	r3, [pc, #252]	; (4063cc <_dtoa_r+0xdcc>)
  4062ce:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4062d2:	f7fc ff6d 	bl	4031b0 <__adddf3>
  4062d6:	4632      	mov	r2, r6
  4062d8:	463b      	mov	r3, r7
  4062da:	f7fd fb8d 	bl	4039f8 <__aeabi_dcmplt>
  4062de:	2800      	cmp	r0, #0
  4062e0:	d04c      	beq.n	40637c <_dtoa_r+0xd7c>
  4062e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4062e4:	9304      	str	r3, [sp, #16]
  4062e6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4062ea:	f7ff bb46 	b.w	40597a <_dtoa_r+0x37a>
  4062ee:	f04f 0800 	mov.w	r8, #0
  4062f2:	4646      	mov	r6, r8
  4062f4:	e6a8      	b.n	406048 <_dtoa_r+0xa48>
  4062f6:	9b05      	ldr	r3, [sp, #20]
  4062f8:	9a06      	ldr	r2, [sp, #24]
  4062fa:	1a9d      	subs	r5, r3, r2
  4062fc:	2300      	movs	r3, #0
  4062fe:	f7ff bb72 	b.w	4059e6 <_dtoa_r+0x3e6>
  406302:	2700      	movs	r7, #0
  406304:	e6ca      	b.n	40609c <_dtoa_r+0xa9c>
  406306:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406308:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40630a:	9d05      	ldr	r5, [sp, #20]
  40630c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406310:	f7ff bb69 	b.w	4059e6 <_dtoa_r+0x3e6>
  406314:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  406318:	f04f 0802 	mov.w	r8, #2
  40631c:	e4d6      	b.n	405ccc <_dtoa_r+0x6cc>
  40631e:	9408      	str	r4, [sp, #32]
  406320:	e5a0      	b.n	405e64 <_dtoa_r+0x864>
  406322:	9b06      	ldr	r3, [sp, #24]
  406324:	2b00      	cmp	r3, #0
  406326:	f43f aebf 	beq.w	4060a8 <_dtoa_r+0xaa8>
  40632a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40632c:	2b00      	cmp	r3, #0
  40632e:	f77f aee3 	ble.w	4060f8 <_dtoa_r+0xaf8>
  406332:	2200      	movs	r2, #0
  406334:	4b24      	ldr	r3, [pc, #144]	; (4063c8 <_dtoa_r+0xdc8>)
  406336:	4630      	mov	r0, r6
  406338:	4639      	mov	r1, r7
  40633a:	f7fd f8eb 	bl	403514 <__aeabi_dmul>
  40633e:	4606      	mov	r6, r0
  406340:	460f      	mov	r7, r1
  406342:	f108 0001 	add.w	r0, r8, #1
  406346:	f7fd f87f 	bl	403448 <__aeabi_i2d>
  40634a:	4632      	mov	r2, r6
  40634c:	463b      	mov	r3, r7
  40634e:	f7fd f8e1 	bl	403514 <__aeabi_dmul>
  406352:	2200      	movs	r2, #0
  406354:	4b18      	ldr	r3, [pc, #96]	; (4063b8 <_dtoa_r+0xdb8>)
  406356:	f7fc ff2b 	bl	4031b0 <__adddf3>
  40635a:	9a04      	ldr	r2, [sp, #16]
  40635c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  406360:	3a01      	subs	r2, #1
  406362:	4604      	mov	r4, r0
  406364:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406368:	9211      	str	r2, [sp, #68]	; 0x44
  40636a:	e4d0      	b.n	405d0e <_dtoa_r+0x70e>
  40636c:	2239      	movs	r2, #57	; 0x39
  40636e:	46b3      	mov	fp, r6
  406370:	9408      	str	r4, [sp, #32]
  406372:	9e05      	ldr	r6, [sp, #20]
  406374:	703a      	strb	r2, [r7, #0]
  406376:	1c7d      	adds	r5, r7, #1
  406378:	f7ff bbf0 	b.w	405b5c <_dtoa_r+0x55c>
  40637c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  406380:	2000      	movs	r0, #0
  406382:	4912      	ldr	r1, [pc, #72]	; (4063cc <_dtoa_r+0xdcc>)
  406384:	f7fc ff12 	bl	4031ac <__aeabi_dsub>
  406388:	4632      	mov	r2, r6
  40638a:	463b      	mov	r3, r7
  40638c:	f7fd fb52 	bl	403a34 <__aeabi_dcmpgt>
  406390:	b908      	cbnz	r0, 406396 <_dtoa_r+0xd96>
  406392:	e6b1      	b.n	4060f8 <_dtoa_r+0xaf8>
  406394:	4615      	mov	r5, r2
  406396:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40639a:	2b30      	cmp	r3, #48	; 0x30
  40639c:	f105 32ff 	add.w	r2, r5, #4294967295
  4063a0:	d0f8      	beq.n	406394 <_dtoa_r+0xd94>
  4063a2:	e530      	b.n	405e06 <_dtoa_r+0x806>
  4063a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4063a6:	9304      	str	r3, [sp, #16]
  4063a8:	f7ff bae7 	b.w	40597a <_dtoa_r+0x37a>
  4063ac:	f1ba 0f00 	cmp.w	sl, #0
  4063b0:	f47f ad7a 	bne.w	405ea8 <_dtoa_r+0x8a8>
  4063b4:	e661      	b.n	40607a <_dtoa_r+0xa7a>
  4063b6:	bf00      	nop
  4063b8:	401c0000 	.word	0x401c0000
  4063bc:	40140000 	.word	0x40140000
  4063c0:	004080b8 	.word	0x004080b8
  4063c4:	00408180 	.word	0x00408180
  4063c8:	40240000 	.word	0x40240000
  4063cc:	3fe00000 	.word	0x3fe00000
  4063d0:	2b39      	cmp	r3, #57	; 0x39
  4063d2:	f8cd b014 	str.w	fp, [sp, #20]
  4063d6:	46d0      	mov	r8, sl
  4063d8:	f8dd b008 	ldr.w	fp, [sp, #8]
  4063dc:	469a      	mov	sl, r3
  4063de:	d0c5      	beq.n	40636c <_dtoa_r+0xd6c>
  4063e0:	f1bb 0f00 	cmp.w	fp, #0
  4063e4:	f73f aebc 	bgt.w	406160 <_dtoa_r+0xb60>
  4063e8:	e6bc      	b.n	406164 <_dtoa_r+0xb64>
  4063ea:	f47f aebb 	bne.w	406164 <_dtoa_r+0xb64>
  4063ee:	f01a 0f01 	tst.w	sl, #1
  4063f2:	f43f aeb7 	beq.w	406164 <_dtoa_r+0xb64>
  4063f6:	e6af      	b.n	406158 <_dtoa_r+0xb58>
  4063f8:	f04f 0800 	mov.w	r8, #0
  4063fc:	4646      	mov	r6, r8
  4063fe:	e531      	b.n	405e64 <_dtoa_r+0x864>
  406400:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406402:	2b02      	cmp	r3, #2
  406404:	dc21      	bgt.n	40644a <_dtoa_r+0xe4a>
  406406:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406408:	e604      	b.n	406014 <_dtoa_r+0xa14>
  40640a:	f04f 0802 	mov.w	r8, #2
  40640e:	e45d      	b.n	405ccc <_dtoa_r+0x6cc>
  406410:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406412:	2b02      	cmp	r3, #2
  406414:	dc19      	bgt.n	40644a <_dtoa_r+0xe4a>
  406416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406418:	e563      	b.n	405ee2 <_dtoa_r+0x8e2>
  40641a:	2400      	movs	r4, #0
  40641c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  406420:	4621      	mov	r1, r4
  406422:	4648      	mov	r0, r9
  406424:	f000 fcdc 	bl	406de0 <_Balloc>
  406428:	f04f 33ff 	mov.w	r3, #4294967295
  40642c:	9306      	str	r3, [sp, #24]
  40642e:	930d      	str	r3, [sp, #52]	; 0x34
  406430:	2301      	movs	r3, #1
  406432:	9007      	str	r0, [sp, #28]
  406434:	9421      	str	r4, [sp, #132]	; 0x84
  406436:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40643a:	9309      	str	r3, [sp, #36]	; 0x24
  40643c:	f7ff b9e9 	b.w	405812 <_dtoa_r+0x212>
  406440:	f43f ab3d 	beq.w	405abe <_dtoa_r+0x4be>
  406444:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406448:	e522      	b.n	405e90 <_dtoa_r+0x890>
  40644a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40644c:	9306      	str	r3, [sp, #24]
  40644e:	e5e9      	b.n	406024 <_dtoa_r+0xa24>
  406450:	2501      	movs	r5, #1
  406452:	f7ff b9a8 	b.w	4057a6 <_dtoa_r+0x1a6>
  406456:	bf00      	nop

00406458 <__libc_fini_array>:
  406458:	b538      	push	{r3, r4, r5, lr}
  40645a:	4d07      	ldr	r5, [pc, #28]	; (406478 <__libc_fini_array+0x20>)
  40645c:	4c07      	ldr	r4, [pc, #28]	; (40647c <__libc_fini_array+0x24>)
  40645e:	1b2c      	subs	r4, r5, r4
  406460:	10a4      	asrs	r4, r4, #2
  406462:	d005      	beq.n	406470 <__libc_fini_array+0x18>
  406464:	3c01      	subs	r4, #1
  406466:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40646a:	4798      	blx	r3
  40646c:	2c00      	cmp	r4, #0
  40646e:	d1f9      	bne.n	406464 <__libc_fini_array+0xc>
  406470:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406474:	f001 bea8 	b.w	4081c8 <_fini>
  406478:	004081d8 	.word	0x004081d8
  40647c:	004081d4 	.word	0x004081d4

00406480 <_malloc_trim_r>:
  406480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406482:	4f23      	ldr	r7, [pc, #140]	; (406510 <_malloc_trim_r+0x90>)
  406484:	460c      	mov	r4, r1
  406486:	4606      	mov	r6, r0
  406488:	f000 fca6 	bl	406dd8 <__malloc_lock>
  40648c:	68bb      	ldr	r3, [r7, #8]
  40648e:	685d      	ldr	r5, [r3, #4]
  406490:	f025 0503 	bic.w	r5, r5, #3
  406494:	1b29      	subs	r1, r5, r4
  406496:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40649a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40649e:	f021 010f 	bic.w	r1, r1, #15
  4064a2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4064a6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4064aa:	db07      	blt.n	4064bc <_malloc_trim_r+0x3c>
  4064ac:	2100      	movs	r1, #0
  4064ae:	4630      	mov	r0, r6
  4064b0:	f001 f994 	bl	4077dc <_sbrk_r>
  4064b4:	68bb      	ldr	r3, [r7, #8]
  4064b6:	442b      	add	r3, r5
  4064b8:	4298      	cmp	r0, r3
  4064ba:	d004      	beq.n	4064c6 <_malloc_trim_r+0x46>
  4064bc:	4630      	mov	r0, r6
  4064be:	f000 fc8d 	bl	406ddc <__malloc_unlock>
  4064c2:	2000      	movs	r0, #0
  4064c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064c6:	4261      	negs	r1, r4
  4064c8:	4630      	mov	r0, r6
  4064ca:	f001 f987 	bl	4077dc <_sbrk_r>
  4064ce:	3001      	adds	r0, #1
  4064d0:	d00d      	beq.n	4064ee <_malloc_trim_r+0x6e>
  4064d2:	4b10      	ldr	r3, [pc, #64]	; (406514 <_malloc_trim_r+0x94>)
  4064d4:	68ba      	ldr	r2, [r7, #8]
  4064d6:	6819      	ldr	r1, [r3, #0]
  4064d8:	1b2d      	subs	r5, r5, r4
  4064da:	f045 0501 	orr.w	r5, r5, #1
  4064de:	4630      	mov	r0, r6
  4064e0:	1b09      	subs	r1, r1, r4
  4064e2:	6055      	str	r5, [r2, #4]
  4064e4:	6019      	str	r1, [r3, #0]
  4064e6:	f000 fc79 	bl	406ddc <__malloc_unlock>
  4064ea:	2001      	movs	r0, #1
  4064ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064ee:	2100      	movs	r1, #0
  4064f0:	4630      	mov	r0, r6
  4064f2:	f001 f973 	bl	4077dc <_sbrk_r>
  4064f6:	68ba      	ldr	r2, [r7, #8]
  4064f8:	1a83      	subs	r3, r0, r2
  4064fa:	2b0f      	cmp	r3, #15
  4064fc:	ddde      	ble.n	4064bc <_malloc_trim_r+0x3c>
  4064fe:	4c06      	ldr	r4, [pc, #24]	; (406518 <_malloc_trim_r+0x98>)
  406500:	4904      	ldr	r1, [pc, #16]	; (406514 <_malloc_trim_r+0x94>)
  406502:	6824      	ldr	r4, [r4, #0]
  406504:	f043 0301 	orr.w	r3, r3, #1
  406508:	1b00      	subs	r0, r0, r4
  40650a:	6053      	str	r3, [r2, #4]
  40650c:	6008      	str	r0, [r1, #0]
  40650e:	e7d5      	b.n	4064bc <_malloc_trim_r+0x3c>
  406510:	2040047c 	.word	0x2040047c
  406514:	2040c358 	.word	0x2040c358
  406518:	20400888 	.word	0x20400888

0040651c <_free_r>:
  40651c:	2900      	cmp	r1, #0
  40651e:	d045      	beq.n	4065ac <_free_r+0x90>
  406520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406524:	460d      	mov	r5, r1
  406526:	4680      	mov	r8, r0
  406528:	f000 fc56 	bl	406dd8 <__malloc_lock>
  40652c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406530:	496a      	ldr	r1, [pc, #424]	; (4066dc <_free_r+0x1c0>)
  406532:	f027 0301 	bic.w	r3, r7, #1
  406536:	f1a5 0408 	sub.w	r4, r5, #8
  40653a:	18e2      	adds	r2, r4, r3
  40653c:	688e      	ldr	r6, [r1, #8]
  40653e:	6850      	ldr	r0, [r2, #4]
  406540:	42b2      	cmp	r2, r6
  406542:	f020 0003 	bic.w	r0, r0, #3
  406546:	d062      	beq.n	40660e <_free_r+0xf2>
  406548:	07fe      	lsls	r6, r7, #31
  40654a:	6050      	str	r0, [r2, #4]
  40654c:	d40b      	bmi.n	406566 <_free_r+0x4a>
  40654e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406552:	1be4      	subs	r4, r4, r7
  406554:	f101 0e08 	add.w	lr, r1, #8
  406558:	68a5      	ldr	r5, [r4, #8]
  40655a:	4575      	cmp	r5, lr
  40655c:	443b      	add	r3, r7
  40655e:	d06f      	beq.n	406640 <_free_r+0x124>
  406560:	68e7      	ldr	r7, [r4, #12]
  406562:	60ef      	str	r7, [r5, #12]
  406564:	60bd      	str	r5, [r7, #8]
  406566:	1815      	adds	r5, r2, r0
  406568:	686d      	ldr	r5, [r5, #4]
  40656a:	07ed      	lsls	r5, r5, #31
  40656c:	d542      	bpl.n	4065f4 <_free_r+0xd8>
  40656e:	f043 0201 	orr.w	r2, r3, #1
  406572:	6062      	str	r2, [r4, #4]
  406574:	50e3      	str	r3, [r4, r3]
  406576:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40657a:	d218      	bcs.n	4065ae <_free_r+0x92>
  40657c:	08db      	lsrs	r3, r3, #3
  40657e:	1c5a      	adds	r2, r3, #1
  406580:	684d      	ldr	r5, [r1, #4]
  406582:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  406586:	60a7      	str	r7, [r4, #8]
  406588:	2001      	movs	r0, #1
  40658a:	109b      	asrs	r3, r3, #2
  40658c:	fa00 f303 	lsl.w	r3, r0, r3
  406590:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  406594:	431d      	orrs	r5, r3
  406596:	3808      	subs	r0, #8
  406598:	60e0      	str	r0, [r4, #12]
  40659a:	604d      	str	r5, [r1, #4]
  40659c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  4065a0:	60fc      	str	r4, [r7, #12]
  4065a2:	4640      	mov	r0, r8
  4065a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4065a8:	f000 bc18 	b.w	406ddc <__malloc_unlock>
  4065ac:	4770      	bx	lr
  4065ae:	0a5a      	lsrs	r2, r3, #9
  4065b0:	2a04      	cmp	r2, #4
  4065b2:	d853      	bhi.n	40665c <_free_r+0x140>
  4065b4:	099a      	lsrs	r2, r3, #6
  4065b6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4065ba:	007f      	lsls	r7, r7, #1
  4065bc:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4065c0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4065c4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4065c8:	4944      	ldr	r1, [pc, #272]	; (4066dc <_free_r+0x1c0>)
  4065ca:	3808      	subs	r0, #8
  4065cc:	4290      	cmp	r0, r2
  4065ce:	d04d      	beq.n	40666c <_free_r+0x150>
  4065d0:	6851      	ldr	r1, [r2, #4]
  4065d2:	f021 0103 	bic.w	r1, r1, #3
  4065d6:	428b      	cmp	r3, r1
  4065d8:	d202      	bcs.n	4065e0 <_free_r+0xc4>
  4065da:	6892      	ldr	r2, [r2, #8]
  4065dc:	4290      	cmp	r0, r2
  4065de:	d1f7      	bne.n	4065d0 <_free_r+0xb4>
  4065e0:	68d0      	ldr	r0, [r2, #12]
  4065e2:	60e0      	str	r0, [r4, #12]
  4065e4:	60a2      	str	r2, [r4, #8]
  4065e6:	6084      	str	r4, [r0, #8]
  4065e8:	60d4      	str	r4, [r2, #12]
  4065ea:	4640      	mov	r0, r8
  4065ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4065f0:	f000 bbf4 	b.w	406ddc <__malloc_unlock>
  4065f4:	6895      	ldr	r5, [r2, #8]
  4065f6:	4f3a      	ldr	r7, [pc, #232]	; (4066e0 <_free_r+0x1c4>)
  4065f8:	42bd      	cmp	r5, r7
  4065fa:	4403      	add	r3, r0
  4065fc:	d03f      	beq.n	40667e <_free_r+0x162>
  4065fe:	68d0      	ldr	r0, [r2, #12]
  406600:	60e8      	str	r0, [r5, #12]
  406602:	f043 0201 	orr.w	r2, r3, #1
  406606:	6085      	str	r5, [r0, #8]
  406608:	6062      	str	r2, [r4, #4]
  40660a:	50e3      	str	r3, [r4, r3]
  40660c:	e7b3      	b.n	406576 <_free_r+0x5a>
  40660e:	07ff      	lsls	r7, r7, #31
  406610:	4403      	add	r3, r0
  406612:	d407      	bmi.n	406624 <_free_r+0x108>
  406614:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406618:	1aa4      	subs	r4, r4, r2
  40661a:	4413      	add	r3, r2
  40661c:	68a0      	ldr	r0, [r4, #8]
  40661e:	68e2      	ldr	r2, [r4, #12]
  406620:	60c2      	str	r2, [r0, #12]
  406622:	6090      	str	r0, [r2, #8]
  406624:	4a2f      	ldr	r2, [pc, #188]	; (4066e4 <_free_r+0x1c8>)
  406626:	6812      	ldr	r2, [r2, #0]
  406628:	f043 0001 	orr.w	r0, r3, #1
  40662c:	4293      	cmp	r3, r2
  40662e:	6060      	str	r0, [r4, #4]
  406630:	608c      	str	r4, [r1, #8]
  406632:	d3b6      	bcc.n	4065a2 <_free_r+0x86>
  406634:	4b2c      	ldr	r3, [pc, #176]	; (4066e8 <_free_r+0x1cc>)
  406636:	4640      	mov	r0, r8
  406638:	6819      	ldr	r1, [r3, #0]
  40663a:	f7ff ff21 	bl	406480 <_malloc_trim_r>
  40663e:	e7b0      	b.n	4065a2 <_free_r+0x86>
  406640:	1811      	adds	r1, r2, r0
  406642:	6849      	ldr	r1, [r1, #4]
  406644:	07c9      	lsls	r1, r1, #31
  406646:	d444      	bmi.n	4066d2 <_free_r+0x1b6>
  406648:	6891      	ldr	r1, [r2, #8]
  40664a:	68d2      	ldr	r2, [r2, #12]
  40664c:	60ca      	str	r2, [r1, #12]
  40664e:	4403      	add	r3, r0
  406650:	f043 0001 	orr.w	r0, r3, #1
  406654:	6091      	str	r1, [r2, #8]
  406656:	6060      	str	r0, [r4, #4]
  406658:	50e3      	str	r3, [r4, r3]
  40665a:	e7a2      	b.n	4065a2 <_free_r+0x86>
  40665c:	2a14      	cmp	r2, #20
  40665e:	d817      	bhi.n	406690 <_free_r+0x174>
  406660:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406664:	007f      	lsls	r7, r7, #1
  406666:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40666a:	e7a9      	b.n	4065c0 <_free_r+0xa4>
  40666c:	10aa      	asrs	r2, r5, #2
  40666e:	684b      	ldr	r3, [r1, #4]
  406670:	2501      	movs	r5, #1
  406672:	fa05 f202 	lsl.w	r2, r5, r2
  406676:	4313      	orrs	r3, r2
  406678:	604b      	str	r3, [r1, #4]
  40667a:	4602      	mov	r2, r0
  40667c:	e7b1      	b.n	4065e2 <_free_r+0xc6>
  40667e:	f043 0201 	orr.w	r2, r3, #1
  406682:	614c      	str	r4, [r1, #20]
  406684:	610c      	str	r4, [r1, #16]
  406686:	60e5      	str	r5, [r4, #12]
  406688:	60a5      	str	r5, [r4, #8]
  40668a:	6062      	str	r2, [r4, #4]
  40668c:	50e3      	str	r3, [r4, r3]
  40668e:	e788      	b.n	4065a2 <_free_r+0x86>
  406690:	2a54      	cmp	r2, #84	; 0x54
  406692:	d806      	bhi.n	4066a2 <_free_r+0x186>
  406694:	0b1a      	lsrs	r2, r3, #12
  406696:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40669a:	007f      	lsls	r7, r7, #1
  40669c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4066a0:	e78e      	b.n	4065c0 <_free_r+0xa4>
  4066a2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4066a6:	d806      	bhi.n	4066b6 <_free_r+0x19a>
  4066a8:	0bda      	lsrs	r2, r3, #15
  4066aa:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4066ae:	007f      	lsls	r7, r7, #1
  4066b0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4066b4:	e784      	b.n	4065c0 <_free_r+0xa4>
  4066b6:	f240 5054 	movw	r0, #1364	; 0x554
  4066ba:	4282      	cmp	r2, r0
  4066bc:	d806      	bhi.n	4066cc <_free_r+0x1b0>
  4066be:	0c9a      	lsrs	r2, r3, #18
  4066c0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4066c4:	007f      	lsls	r7, r7, #1
  4066c6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4066ca:	e779      	b.n	4065c0 <_free_r+0xa4>
  4066cc:	27fe      	movs	r7, #254	; 0xfe
  4066ce:	257e      	movs	r5, #126	; 0x7e
  4066d0:	e776      	b.n	4065c0 <_free_r+0xa4>
  4066d2:	f043 0201 	orr.w	r2, r3, #1
  4066d6:	6062      	str	r2, [r4, #4]
  4066d8:	50e3      	str	r3, [r4, r3]
  4066da:	e762      	b.n	4065a2 <_free_r+0x86>
  4066dc:	2040047c 	.word	0x2040047c
  4066e0:	20400484 	.word	0x20400484
  4066e4:	20400884 	.word	0x20400884
  4066e8:	2040c354 	.word	0x2040c354

004066ec <_localeconv_r>:
  4066ec:	4800      	ldr	r0, [pc, #0]	; (4066f0 <_localeconv_r+0x4>)
  4066ee:	4770      	bx	lr
  4066f0:	20400444 	.word	0x20400444

004066f4 <_malloc_r>:
  4066f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066f8:	f101 050b 	add.w	r5, r1, #11
  4066fc:	2d16      	cmp	r5, #22
  4066fe:	b083      	sub	sp, #12
  406700:	4606      	mov	r6, r0
  406702:	f240 809f 	bls.w	406844 <_malloc_r+0x150>
  406706:	f035 0507 	bics.w	r5, r5, #7
  40670a:	f100 80bf 	bmi.w	40688c <_malloc_r+0x198>
  40670e:	42a9      	cmp	r1, r5
  406710:	f200 80bc 	bhi.w	40688c <_malloc_r+0x198>
  406714:	f000 fb60 	bl	406dd8 <__malloc_lock>
  406718:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40671c:	f0c0 829c 	bcc.w	406c58 <_malloc_r+0x564>
  406720:	0a6b      	lsrs	r3, r5, #9
  406722:	f000 80ba 	beq.w	40689a <_malloc_r+0x1a6>
  406726:	2b04      	cmp	r3, #4
  406728:	f200 8183 	bhi.w	406a32 <_malloc_r+0x33e>
  40672c:	09a8      	lsrs	r0, r5, #6
  40672e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  406732:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406736:	3038      	adds	r0, #56	; 0x38
  406738:	4fc4      	ldr	r7, [pc, #784]	; (406a4c <_malloc_r+0x358>)
  40673a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40673e:	f1a3 0108 	sub.w	r1, r3, #8
  406742:	685c      	ldr	r4, [r3, #4]
  406744:	42a1      	cmp	r1, r4
  406746:	d107      	bne.n	406758 <_malloc_r+0x64>
  406748:	e0ac      	b.n	4068a4 <_malloc_r+0x1b0>
  40674a:	2a00      	cmp	r2, #0
  40674c:	f280 80ac 	bge.w	4068a8 <_malloc_r+0x1b4>
  406750:	68e4      	ldr	r4, [r4, #12]
  406752:	42a1      	cmp	r1, r4
  406754:	f000 80a6 	beq.w	4068a4 <_malloc_r+0x1b0>
  406758:	6863      	ldr	r3, [r4, #4]
  40675a:	f023 0303 	bic.w	r3, r3, #3
  40675e:	1b5a      	subs	r2, r3, r5
  406760:	2a0f      	cmp	r2, #15
  406762:	ddf2      	ble.n	40674a <_malloc_r+0x56>
  406764:	49b9      	ldr	r1, [pc, #740]	; (406a4c <_malloc_r+0x358>)
  406766:	693c      	ldr	r4, [r7, #16]
  406768:	f101 0e08 	add.w	lr, r1, #8
  40676c:	4574      	cmp	r4, lr
  40676e:	f000 81b3 	beq.w	406ad8 <_malloc_r+0x3e4>
  406772:	6863      	ldr	r3, [r4, #4]
  406774:	f023 0303 	bic.w	r3, r3, #3
  406778:	1b5a      	subs	r2, r3, r5
  40677a:	2a0f      	cmp	r2, #15
  40677c:	f300 8199 	bgt.w	406ab2 <_malloc_r+0x3be>
  406780:	2a00      	cmp	r2, #0
  406782:	f8c1 e014 	str.w	lr, [r1, #20]
  406786:	f8c1 e010 	str.w	lr, [r1, #16]
  40678a:	f280 809e 	bge.w	4068ca <_malloc_r+0x1d6>
  40678e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406792:	f080 8167 	bcs.w	406a64 <_malloc_r+0x370>
  406796:	08db      	lsrs	r3, r3, #3
  406798:	f103 0c01 	add.w	ip, r3, #1
  40679c:	2201      	movs	r2, #1
  40679e:	109b      	asrs	r3, r3, #2
  4067a0:	fa02 f303 	lsl.w	r3, r2, r3
  4067a4:	684a      	ldr	r2, [r1, #4]
  4067a6:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4067aa:	f8c4 8008 	str.w	r8, [r4, #8]
  4067ae:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4067b2:	431a      	orrs	r2, r3
  4067b4:	f1a9 0308 	sub.w	r3, r9, #8
  4067b8:	60e3      	str	r3, [r4, #12]
  4067ba:	604a      	str	r2, [r1, #4]
  4067bc:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4067c0:	f8c8 400c 	str.w	r4, [r8, #12]
  4067c4:	1083      	asrs	r3, r0, #2
  4067c6:	2401      	movs	r4, #1
  4067c8:	409c      	lsls	r4, r3
  4067ca:	4294      	cmp	r4, r2
  4067cc:	f200 808a 	bhi.w	4068e4 <_malloc_r+0x1f0>
  4067d0:	4214      	tst	r4, r2
  4067d2:	d106      	bne.n	4067e2 <_malloc_r+0xee>
  4067d4:	f020 0003 	bic.w	r0, r0, #3
  4067d8:	0064      	lsls	r4, r4, #1
  4067da:	4214      	tst	r4, r2
  4067dc:	f100 0004 	add.w	r0, r0, #4
  4067e0:	d0fa      	beq.n	4067d8 <_malloc_r+0xe4>
  4067e2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4067e6:	46cc      	mov	ip, r9
  4067e8:	4680      	mov	r8, r0
  4067ea:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4067ee:	458c      	cmp	ip, r1
  4067f0:	d107      	bne.n	406802 <_malloc_r+0x10e>
  4067f2:	e173      	b.n	406adc <_malloc_r+0x3e8>
  4067f4:	2a00      	cmp	r2, #0
  4067f6:	f280 8181 	bge.w	406afc <_malloc_r+0x408>
  4067fa:	68c9      	ldr	r1, [r1, #12]
  4067fc:	458c      	cmp	ip, r1
  4067fe:	f000 816d 	beq.w	406adc <_malloc_r+0x3e8>
  406802:	684b      	ldr	r3, [r1, #4]
  406804:	f023 0303 	bic.w	r3, r3, #3
  406808:	1b5a      	subs	r2, r3, r5
  40680a:	2a0f      	cmp	r2, #15
  40680c:	ddf2      	ble.n	4067f4 <_malloc_r+0x100>
  40680e:	460c      	mov	r4, r1
  406810:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  406814:	f854 8f08 	ldr.w	r8, [r4, #8]!
  406818:	194b      	adds	r3, r1, r5
  40681a:	f045 0501 	orr.w	r5, r5, #1
  40681e:	604d      	str	r5, [r1, #4]
  406820:	f042 0101 	orr.w	r1, r2, #1
  406824:	f8c8 c00c 	str.w	ip, [r8, #12]
  406828:	4630      	mov	r0, r6
  40682a:	f8cc 8008 	str.w	r8, [ip, #8]
  40682e:	617b      	str	r3, [r7, #20]
  406830:	613b      	str	r3, [r7, #16]
  406832:	f8c3 e00c 	str.w	lr, [r3, #12]
  406836:	f8c3 e008 	str.w	lr, [r3, #8]
  40683a:	6059      	str	r1, [r3, #4]
  40683c:	509a      	str	r2, [r3, r2]
  40683e:	f000 facd 	bl	406ddc <__malloc_unlock>
  406842:	e01f      	b.n	406884 <_malloc_r+0x190>
  406844:	2910      	cmp	r1, #16
  406846:	d821      	bhi.n	40688c <_malloc_r+0x198>
  406848:	f000 fac6 	bl	406dd8 <__malloc_lock>
  40684c:	2510      	movs	r5, #16
  40684e:	2306      	movs	r3, #6
  406850:	2002      	movs	r0, #2
  406852:	4f7e      	ldr	r7, [pc, #504]	; (406a4c <_malloc_r+0x358>)
  406854:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  406858:	f1a3 0208 	sub.w	r2, r3, #8
  40685c:	685c      	ldr	r4, [r3, #4]
  40685e:	4294      	cmp	r4, r2
  406860:	f000 8145 	beq.w	406aee <_malloc_r+0x3fa>
  406864:	6863      	ldr	r3, [r4, #4]
  406866:	68e1      	ldr	r1, [r4, #12]
  406868:	68a5      	ldr	r5, [r4, #8]
  40686a:	f023 0303 	bic.w	r3, r3, #3
  40686e:	4423      	add	r3, r4
  406870:	4630      	mov	r0, r6
  406872:	685a      	ldr	r2, [r3, #4]
  406874:	60e9      	str	r1, [r5, #12]
  406876:	f042 0201 	orr.w	r2, r2, #1
  40687a:	608d      	str	r5, [r1, #8]
  40687c:	605a      	str	r2, [r3, #4]
  40687e:	f000 faad 	bl	406ddc <__malloc_unlock>
  406882:	3408      	adds	r4, #8
  406884:	4620      	mov	r0, r4
  406886:	b003      	add	sp, #12
  406888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40688c:	2400      	movs	r4, #0
  40688e:	230c      	movs	r3, #12
  406890:	4620      	mov	r0, r4
  406892:	6033      	str	r3, [r6, #0]
  406894:	b003      	add	sp, #12
  406896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40689a:	2380      	movs	r3, #128	; 0x80
  40689c:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4068a0:	203f      	movs	r0, #63	; 0x3f
  4068a2:	e749      	b.n	406738 <_malloc_r+0x44>
  4068a4:	4670      	mov	r0, lr
  4068a6:	e75d      	b.n	406764 <_malloc_r+0x70>
  4068a8:	4423      	add	r3, r4
  4068aa:	68e1      	ldr	r1, [r4, #12]
  4068ac:	685a      	ldr	r2, [r3, #4]
  4068ae:	68a5      	ldr	r5, [r4, #8]
  4068b0:	f042 0201 	orr.w	r2, r2, #1
  4068b4:	60e9      	str	r1, [r5, #12]
  4068b6:	4630      	mov	r0, r6
  4068b8:	608d      	str	r5, [r1, #8]
  4068ba:	605a      	str	r2, [r3, #4]
  4068bc:	f000 fa8e 	bl	406ddc <__malloc_unlock>
  4068c0:	3408      	adds	r4, #8
  4068c2:	4620      	mov	r0, r4
  4068c4:	b003      	add	sp, #12
  4068c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068ca:	4423      	add	r3, r4
  4068cc:	4630      	mov	r0, r6
  4068ce:	685a      	ldr	r2, [r3, #4]
  4068d0:	f042 0201 	orr.w	r2, r2, #1
  4068d4:	605a      	str	r2, [r3, #4]
  4068d6:	f000 fa81 	bl	406ddc <__malloc_unlock>
  4068da:	3408      	adds	r4, #8
  4068dc:	4620      	mov	r0, r4
  4068de:	b003      	add	sp, #12
  4068e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068e4:	68bc      	ldr	r4, [r7, #8]
  4068e6:	6863      	ldr	r3, [r4, #4]
  4068e8:	f023 0803 	bic.w	r8, r3, #3
  4068ec:	45a8      	cmp	r8, r5
  4068ee:	d304      	bcc.n	4068fa <_malloc_r+0x206>
  4068f0:	ebc5 0308 	rsb	r3, r5, r8
  4068f4:	2b0f      	cmp	r3, #15
  4068f6:	f300 808c 	bgt.w	406a12 <_malloc_r+0x31e>
  4068fa:	4b55      	ldr	r3, [pc, #340]	; (406a50 <_malloc_r+0x35c>)
  4068fc:	f8df 9160 	ldr.w	r9, [pc, #352]	; 406a60 <_malloc_r+0x36c>
  406900:	681a      	ldr	r2, [r3, #0]
  406902:	f8d9 3000 	ldr.w	r3, [r9]
  406906:	3301      	adds	r3, #1
  406908:	442a      	add	r2, r5
  40690a:	eb04 0a08 	add.w	sl, r4, r8
  40690e:	f000 8160 	beq.w	406bd2 <_malloc_r+0x4de>
  406912:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  406916:	320f      	adds	r2, #15
  406918:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40691c:	f022 020f 	bic.w	r2, r2, #15
  406920:	4611      	mov	r1, r2
  406922:	4630      	mov	r0, r6
  406924:	9201      	str	r2, [sp, #4]
  406926:	f000 ff59 	bl	4077dc <_sbrk_r>
  40692a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40692e:	4683      	mov	fp, r0
  406930:	9a01      	ldr	r2, [sp, #4]
  406932:	f000 8158 	beq.w	406be6 <_malloc_r+0x4f2>
  406936:	4582      	cmp	sl, r0
  406938:	f200 80fc 	bhi.w	406b34 <_malloc_r+0x440>
  40693c:	4b45      	ldr	r3, [pc, #276]	; (406a54 <_malloc_r+0x360>)
  40693e:	6819      	ldr	r1, [r3, #0]
  406940:	45da      	cmp	sl, fp
  406942:	4411      	add	r1, r2
  406944:	6019      	str	r1, [r3, #0]
  406946:	f000 8153 	beq.w	406bf0 <_malloc_r+0x4fc>
  40694a:	f8d9 0000 	ldr.w	r0, [r9]
  40694e:	f8df e110 	ldr.w	lr, [pc, #272]	; 406a60 <_malloc_r+0x36c>
  406952:	3001      	adds	r0, #1
  406954:	bf1b      	ittet	ne
  406956:	ebca 0a0b 	rsbne	sl, sl, fp
  40695a:	4451      	addne	r1, sl
  40695c:	f8ce b000 	streq.w	fp, [lr]
  406960:	6019      	strne	r1, [r3, #0]
  406962:	f01b 0107 	ands.w	r1, fp, #7
  406966:	f000 8117 	beq.w	406b98 <_malloc_r+0x4a4>
  40696a:	f1c1 0008 	rsb	r0, r1, #8
  40696e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406972:	4483      	add	fp, r0
  406974:	3108      	adds	r1, #8
  406976:	445a      	add	r2, fp
  406978:	f3c2 020b 	ubfx	r2, r2, #0, #12
  40697c:	ebc2 0901 	rsb	r9, r2, r1
  406980:	4649      	mov	r1, r9
  406982:	4630      	mov	r0, r6
  406984:	9301      	str	r3, [sp, #4]
  406986:	f000 ff29 	bl	4077dc <_sbrk_r>
  40698a:	1c43      	adds	r3, r0, #1
  40698c:	9b01      	ldr	r3, [sp, #4]
  40698e:	f000 813f 	beq.w	406c10 <_malloc_r+0x51c>
  406992:	ebcb 0200 	rsb	r2, fp, r0
  406996:	444a      	add	r2, r9
  406998:	f042 0201 	orr.w	r2, r2, #1
  40699c:	6819      	ldr	r1, [r3, #0]
  40699e:	f8c7 b008 	str.w	fp, [r7, #8]
  4069a2:	4449      	add	r1, r9
  4069a4:	42bc      	cmp	r4, r7
  4069a6:	f8cb 2004 	str.w	r2, [fp, #4]
  4069aa:	6019      	str	r1, [r3, #0]
  4069ac:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 406a54 <_malloc_r+0x360>
  4069b0:	d016      	beq.n	4069e0 <_malloc_r+0x2ec>
  4069b2:	f1b8 0f0f 	cmp.w	r8, #15
  4069b6:	f240 80fd 	bls.w	406bb4 <_malloc_r+0x4c0>
  4069ba:	6862      	ldr	r2, [r4, #4]
  4069bc:	f1a8 030c 	sub.w	r3, r8, #12
  4069c0:	f023 0307 	bic.w	r3, r3, #7
  4069c4:	18e0      	adds	r0, r4, r3
  4069c6:	f002 0201 	and.w	r2, r2, #1
  4069ca:	f04f 0e05 	mov.w	lr, #5
  4069ce:	431a      	orrs	r2, r3
  4069d0:	2b0f      	cmp	r3, #15
  4069d2:	6062      	str	r2, [r4, #4]
  4069d4:	f8c0 e004 	str.w	lr, [r0, #4]
  4069d8:	f8c0 e008 	str.w	lr, [r0, #8]
  4069dc:	f200 811c 	bhi.w	406c18 <_malloc_r+0x524>
  4069e0:	4b1d      	ldr	r3, [pc, #116]	; (406a58 <_malloc_r+0x364>)
  4069e2:	68bc      	ldr	r4, [r7, #8]
  4069e4:	681a      	ldr	r2, [r3, #0]
  4069e6:	4291      	cmp	r1, r2
  4069e8:	bf88      	it	hi
  4069ea:	6019      	strhi	r1, [r3, #0]
  4069ec:	4b1b      	ldr	r3, [pc, #108]	; (406a5c <_malloc_r+0x368>)
  4069ee:	681a      	ldr	r2, [r3, #0]
  4069f0:	4291      	cmp	r1, r2
  4069f2:	6862      	ldr	r2, [r4, #4]
  4069f4:	bf88      	it	hi
  4069f6:	6019      	strhi	r1, [r3, #0]
  4069f8:	f022 0203 	bic.w	r2, r2, #3
  4069fc:	4295      	cmp	r5, r2
  4069fe:	eba2 0305 	sub.w	r3, r2, r5
  406a02:	d801      	bhi.n	406a08 <_malloc_r+0x314>
  406a04:	2b0f      	cmp	r3, #15
  406a06:	dc04      	bgt.n	406a12 <_malloc_r+0x31e>
  406a08:	4630      	mov	r0, r6
  406a0a:	f000 f9e7 	bl	406ddc <__malloc_unlock>
  406a0e:	2400      	movs	r4, #0
  406a10:	e738      	b.n	406884 <_malloc_r+0x190>
  406a12:	1962      	adds	r2, r4, r5
  406a14:	f043 0301 	orr.w	r3, r3, #1
  406a18:	f045 0501 	orr.w	r5, r5, #1
  406a1c:	6065      	str	r5, [r4, #4]
  406a1e:	4630      	mov	r0, r6
  406a20:	60ba      	str	r2, [r7, #8]
  406a22:	6053      	str	r3, [r2, #4]
  406a24:	f000 f9da 	bl	406ddc <__malloc_unlock>
  406a28:	3408      	adds	r4, #8
  406a2a:	4620      	mov	r0, r4
  406a2c:	b003      	add	sp, #12
  406a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a32:	2b14      	cmp	r3, #20
  406a34:	d971      	bls.n	406b1a <_malloc_r+0x426>
  406a36:	2b54      	cmp	r3, #84	; 0x54
  406a38:	f200 80a4 	bhi.w	406b84 <_malloc_r+0x490>
  406a3c:	0b28      	lsrs	r0, r5, #12
  406a3e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  406a42:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406a46:	306e      	adds	r0, #110	; 0x6e
  406a48:	e676      	b.n	406738 <_malloc_r+0x44>
  406a4a:	bf00      	nop
  406a4c:	2040047c 	.word	0x2040047c
  406a50:	2040c354 	.word	0x2040c354
  406a54:	2040c358 	.word	0x2040c358
  406a58:	2040c350 	.word	0x2040c350
  406a5c:	2040c34c 	.word	0x2040c34c
  406a60:	20400888 	.word	0x20400888
  406a64:	0a5a      	lsrs	r2, r3, #9
  406a66:	2a04      	cmp	r2, #4
  406a68:	d95e      	bls.n	406b28 <_malloc_r+0x434>
  406a6a:	2a14      	cmp	r2, #20
  406a6c:	f200 80b3 	bhi.w	406bd6 <_malloc_r+0x4e2>
  406a70:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406a74:	0049      	lsls	r1, r1, #1
  406a76:	325b      	adds	r2, #91	; 0x5b
  406a78:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  406a7c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  406a80:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 406c60 <_malloc_r+0x56c>
  406a84:	f1ac 0c08 	sub.w	ip, ip, #8
  406a88:	458c      	cmp	ip, r1
  406a8a:	f000 8088 	beq.w	406b9e <_malloc_r+0x4aa>
  406a8e:	684a      	ldr	r2, [r1, #4]
  406a90:	f022 0203 	bic.w	r2, r2, #3
  406a94:	4293      	cmp	r3, r2
  406a96:	d202      	bcs.n	406a9e <_malloc_r+0x3aa>
  406a98:	6889      	ldr	r1, [r1, #8]
  406a9a:	458c      	cmp	ip, r1
  406a9c:	d1f7      	bne.n	406a8e <_malloc_r+0x39a>
  406a9e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  406aa2:	687a      	ldr	r2, [r7, #4]
  406aa4:	f8c4 c00c 	str.w	ip, [r4, #12]
  406aa8:	60a1      	str	r1, [r4, #8]
  406aaa:	f8cc 4008 	str.w	r4, [ip, #8]
  406aae:	60cc      	str	r4, [r1, #12]
  406ab0:	e688      	b.n	4067c4 <_malloc_r+0xd0>
  406ab2:	1963      	adds	r3, r4, r5
  406ab4:	f042 0701 	orr.w	r7, r2, #1
  406ab8:	f045 0501 	orr.w	r5, r5, #1
  406abc:	6065      	str	r5, [r4, #4]
  406abe:	4630      	mov	r0, r6
  406ac0:	614b      	str	r3, [r1, #20]
  406ac2:	610b      	str	r3, [r1, #16]
  406ac4:	f8c3 e00c 	str.w	lr, [r3, #12]
  406ac8:	f8c3 e008 	str.w	lr, [r3, #8]
  406acc:	605f      	str	r7, [r3, #4]
  406ace:	509a      	str	r2, [r3, r2]
  406ad0:	3408      	adds	r4, #8
  406ad2:	f000 f983 	bl	406ddc <__malloc_unlock>
  406ad6:	e6d5      	b.n	406884 <_malloc_r+0x190>
  406ad8:	684a      	ldr	r2, [r1, #4]
  406ada:	e673      	b.n	4067c4 <_malloc_r+0xd0>
  406adc:	f108 0801 	add.w	r8, r8, #1
  406ae0:	f018 0f03 	tst.w	r8, #3
  406ae4:	f10c 0c08 	add.w	ip, ip, #8
  406ae8:	f47f ae7f 	bne.w	4067ea <_malloc_r+0xf6>
  406aec:	e030      	b.n	406b50 <_malloc_r+0x45c>
  406aee:	68dc      	ldr	r4, [r3, #12]
  406af0:	42a3      	cmp	r3, r4
  406af2:	bf08      	it	eq
  406af4:	3002      	addeq	r0, #2
  406af6:	f43f ae35 	beq.w	406764 <_malloc_r+0x70>
  406afa:	e6b3      	b.n	406864 <_malloc_r+0x170>
  406afc:	440b      	add	r3, r1
  406afe:	460c      	mov	r4, r1
  406b00:	685a      	ldr	r2, [r3, #4]
  406b02:	68c9      	ldr	r1, [r1, #12]
  406b04:	f854 5f08 	ldr.w	r5, [r4, #8]!
  406b08:	f042 0201 	orr.w	r2, r2, #1
  406b0c:	605a      	str	r2, [r3, #4]
  406b0e:	4630      	mov	r0, r6
  406b10:	60e9      	str	r1, [r5, #12]
  406b12:	608d      	str	r5, [r1, #8]
  406b14:	f000 f962 	bl	406ddc <__malloc_unlock>
  406b18:	e6b4      	b.n	406884 <_malloc_r+0x190>
  406b1a:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  406b1e:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  406b22:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406b26:	e607      	b.n	406738 <_malloc_r+0x44>
  406b28:	099a      	lsrs	r2, r3, #6
  406b2a:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406b2e:	0049      	lsls	r1, r1, #1
  406b30:	3238      	adds	r2, #56	; 0x38
  406b32:	e7a1      	b.n	406a78 <_malloc_r+0x384>
  406b34:	42bc      	cmp	r4, r7
  406b36:	4b4a      	ldr	r3, [pc, #296]	; (406c60 <_malloc_r+0x56c>)
  406b38:	f43f af00 	beq.w	40693c <_malloc_r+0x248>
  406b3c:	689c      	ldr	r4, [r3, #8]
  406b3e:	6862      	ldr	r2, [r4, #4]
  406b40:	f022 0203 	bic.w	r2, r2, #3
  406b44:	e75a      	b.n	4069fc <_malloc_r+0x308>
  406b46:	f859 3908 	ldr.w	r3, [r9], #-8
  406b4a:	4599      	cmp	r9, r3
  406b4c:	f040 8082 	bne.w	406c54 <_malloc_r+0x560>
  406b50:	f010 0f03 	tst.w	r0, #3
  406b54:	f100 30ff 	add.w	r0, r0, #4294967295
  406b58:	d1f5      	bne.n	406b46 <_malloc_r+0x452>
  406b5a:	687b      	ldr	r3, [r7, #4]
  406b5c:	ea23 0304 	bic.w	r3, r3, r4
  406b60:	607b      	str	r3, [r7, #4]
  406b62:	0064      	lsls	r4, r4, #1
  406b64:	429c      	cmp	r4, r3
  406b66:	f63f aebd 	bhi.w	4068e4 <_malloc_r+0x1f0>
  406b6a:	2c00      	cmp	r4, #0
  406b6c:	f43f aeba 	beq.w	4068e4 <_malloc_r+0x1f0>
  406b70:	421c      	tst	r4, r3
  406b72:	4640      	mov	r0, r8
  406b74:	f47f ae35 	bne.w	4067e2 <_malloc_r+0xee>
  406b78:	0064      	lsls	r4, r4, #1
  406b7a:	421c      	tst	r4, r3
  406b7c:	f100 0004 	add.w	r0, r0, #4
  406b80:	d0fa      	beq.n	406b78 <_malloc_r+0x484>
  406b82:	e62e      	b.n	4067e2 <_malloc_r+0xee>
  406b84:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406b88:	d818      	bhi.n	406bbc <_malloc_r+0x4c8>
  406b8a:	0be8      	lsrs	r0, r5, #15
  406b8c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  406b90:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406b94:	3077      	adds	r0, #119	; 0x77
  406b96:	e5cf      	b.n	406738 <_malloc_r+0x44>
  406b98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406b9c:	e6eb      	b.n	406976 <_malloc_r+0x282>
  406b9e:	2101      	movs	r1, #1
  406ba0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406ba4:	1092      	asrs	r2, r2, #2
  406ba6:	fa01 f202 	lsl.w	r2, r1, r2
  406baa:	431a      	orrs	r2, r3
  406bac:	f8c8 2004 	str.w	r2, [r8, #4]
  406bb0:	4661      	mov	r1, ip
  406bb2:	e777      	b.n	406aa4 <_malloc_r+0x3b0>
  406bb4:	2301      	movs	r3, #1
  406bb6:	f8cb 3004 	str.w	r3, [fp, #4]
  406bba:	e725      	b.n	406a08 <_malloc_r+0x314>
  406bbc:	f240 5254 	movw	r2, #1364	; 0x554
  406bc0:	4293      	cmp	r3, r2
  406bc2:	d820      	bhi.n	406c06 <_malloc_r+0x512>
  406bc4:	0ca8      	lsrs	r0, r5, #18
  406bc6:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  406bca:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406bce:	307c      	adds	r0, #124	; 0x7c
  406bd0:	e5b2      	b.n	406738 <_malloc_r+0x44>
  406bd2:	3210      	adds	r2, #16
  406bd4:	e6a4      	b.n	406920 <_malloc_r+0x22c>
  406bd6:	2a54      	cmp	r2, #84	; 0x54
  406bd8:	d826      	bhi.n	406c28 <_malloc_r+0x534>
  406bda:	0b1a      	lsrs	r2, r3, #12
  406bdc:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406be0:	0049      	lsls	r1, r1, #1
  406be2:	326e      	adds	r2, #110	; 0x6e
  406be4:	e748      	b.n	406a78 <_malloc_r+0x384>
  406be6:	68bc      	ldr	r4, [r7, #8]
  406be8:	6862      	ldr	r2, [r4, #4]
  406bea:	f022 0203 	bic.w	r2, r2, #3
  406bee:	e705      	b.n	4069fc <_malloc_r+0x308>
  406bf0:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406bf4:	2800      	cmp	r0, #0
  406bf6:	f47f aea8 	bne.w	40694a <_malloc_r+0x256>
  406bfa:	4442      	add	r2, r8
  406bfc:	68bb      	ldr	r3, [r7, #8]
  406bfe:	f042 0201 	orr.w	r2, r2, #1
  406c02:	605a      	str	r2, [r3, #4]
  406c04:	e6ec      	b.n	4069e0 <_malloc_r+0x2ec>
  406c06:	23fe      	movs	r3, #254	; 0xfe
  406c08:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  406c0c:	207e      	movs	r0, #126	; 0x7e
  406c0e:	e593      	b.n	406738 <_malloc_r+0x44>
  406c10:	2201      	movs	r2, #1
  406c12:	f04f 0900 	mov.w	r9, #0
  406c16:	e6c1      	b.n	40699c <_malloc_r+0x2a8>
  406c18:	f104 0108 	add.w	r1, r4, #8
  406c1c:	4630      	mov	r0, r6
  406c1e:	f7ff fc7d 	bl	40651c <_free_r>
  406c22:	f8d9 1000 	ldr.w	r1, [r9]
  406c26:	e6db      	b.n	4069e0 <_malloc_r+0x2ec>
  406c28:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406c2c:	d805      	bhi.n	406c3a <_malloc_r+0x546>
  406c2e:	0bda      	lsrs	r2, r3, #15
  406c30:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406c34:	0049      	lsls	r1, r1, #1
  406c36:	3277      	adds	r2, #119	; 0x77
  406c38:	e71e      	b.n	406a78 <_malloc_r+0x384>
  406c3a:	f240 5154 	movw	r1, #1364	; 0x554
  406c3e:	428a      	cmp	r2, r1
  406c40:	d805      	bhi.n	406c4e <_malloc_r+0x55a>
  406c42:	0c9a      	lsrs	r2, r3, #18
  406c44:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406c48:	0049      	lsls	r1, r1, #1
  406c4a:	327c      	adds	r2, #124	; 0x7c
  406c4c:	e714      	b.n	406a78 <_malloc_r+0x384>
  406c4e:	21fe      	movs	r1, #254	; 0xfe
  406c50:	227e      	movs	r2, #126	; 0x7e
  406c52:	e711      	b.n	406a78 <_malloc_r+0x384>
  406c54:	687b      	ldr	r3, [r7, #4]
  406c56:	e784      	b.n	406b62 <_malloc_r+0x46e>
  406c58:	08e8      	lsrs	r0, r5, #3
  406c5a:	1c43      	adds	r3, r0, #1
  406c5c:	005b      	lsls	r3, r3, #1
  406c5e:	e5f8      	b.n	406852 <_malloc_r+0x15e>
  406c60:	2040047c 	.word	0x2040047c
	...

00406c70 <memchr>:
  406c70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406c74:	2a10      	cmp	r2, #16
  406c76:	db2b      	blt.n	406cd0 <memchr+0x60>
  406c78:	f010 0f07 	tst.w	r0, #7
  406c7c:	d008      	beq.n	406c90 <memchr+0x20>
  406c7e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406c82:	3a01      	subs	r2, #1
  406c84:	428b      	cmp	r3, r1
  406c86:	d02d      	beq.n	406ce4 <memchr+0x74>
  406c88:	f010 0f07 	tst.w	r0, #7
  406c8c:	b342      	cbz	r2, 406ce0 <memchr+0x70>
  406c8e:	d1f6      	bne.n	406c7e <memchr+0xe>
  406c90:	b4f0      	push	{r4, r5, r6, r7}
  406c92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406c96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406c9a:	f022 0407 	bic.w	r4, r2, #7
  406c9e:	f07f 0700 	mvns.w	r7, #0
  406ca2:	2300      	movs	r3, #0
  406ca4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406ca8:	3c08      	subs	r4, #8
  406caa:	ea85 0501 	eor.w	r5, r5, r1
  406cae:	ea86 0601 	eor.w	r6, r6, r1
  406cb2:	fa85 f547 	uadd8	r5, r5, r7
  406cb6:	faa3 f587 	sel	r5, r3, r7
  406cba:	fa86 f647 	uadd8	r6, r6, r7
  406cbe:	faa5 f687 	sel	r6, r5, r7
  406cc2:	b98e      	cbnz	r6, 406ce8 <memchr+0x78>
  406cc4:	d1ee      	bne.n	406ca4 <memchr+0x34>
  406cc6:	bcf0      	pop	{r4, r5, r6, r7}
  406cc8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406ccc:	f002 0207 	and.w	r2, r2, #7
  406cd0:	b132      	cbz	r2, 406ce0 <memchr+0x70>
  406cd2:	f810 3b01 	ldrb.w	r3, [r0], #1
  406cd6:	3a01      	subs	r2, #1
  406cd8:	ea83 0301 	eor.w	r3, r3, r1
  406cdc:	b113      	cbz	r3, 406ce4 <memchr+0x74>
  406cde:	d1f8      	bne.n	406cd2 <memchr+0x62>
  406ce0:	2000      	movs	r0, #0
  406ce2:	4770      	bx	lr
  406ce4:	3801      	subs	r0, #1
  406ce6:	4770      	bx	lr
  406ce8:	2d00      	cmp	r5, #0
  406cea:	bf06      	itte	eq
  406cec:	4635      	moveq	r5, r6
  406cee:	3803      	subeq	r0, #3
  406cf0:	3807      	subne	r0, #7
  406cf2:	f015 0f01 	tst.w	r5, #1
  406cf6:	d107      	bne.n	406d08 <memchr+0x98>
  406cf8:	3001      	adds	r0, #1
  406cfa:	f415 7f80 	tst.w	r5, #256	; 0x100
  406cfe:	bf02      	ittt	eq
  406d00:	3001      	addeq	r0, #1
  406d02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406d06:	3001      	addeq	r0, #1
  406d08:	bcf0      	pop	{r4, r5, r6, r7}
  406d0a:	3801      	subs	r0, #1
  406d0c:	4770      	bx	lr
  406d0e:	bf00      	nop

00406d10 <memmove>:
  406d10:	4288      	cmp	r0, r1
  406d12:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d14:	d90d      	bls.n	406d32 <memmove+0x22>
  406d16:	188b      	adds	r3, r1, r2
  406d18:	4298      	cmp	r0, r3
  406d1a:	d20a      	bcs.n	406d32 <memmove+0x22>
  406d1c:	1881      	adds	r1, r0, r2
  406d1e:	2a00      	cmp	r2, #0
  406d20:	d051      	beq.n	406dc6 <memmove+0xb6>
  406d22:	1a9a      	subs	r2, r3, r2
  406d24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406d28:	f801 4d01 	strb.w	r4, [r1, #-1]!
  406d2c:	4293      	cmp	r3, r2
  406d2e:	d1f9      	bne.n	406d24 <memmove+0x14>
  406d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d32:	2a0f      	cmp	r2, #15
  406d34:	d948      	bls.n	406dc8 <memmove+0xb8>
  406d36:	ea41 0300 	orr.w	r3, r1, r0
  406d3a:	079b      	lsls	r3, r3, #30
  406d3c:	d146      	bne.n	406dcc <memmove+0xbc>
  406d3e:	f100 0410 	add.w	r4, r0, #16
  406d42:	f101 0310 	add.w	r3, r1, #16
  406d46:	4615      	mov	r5, r2
  406d48:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406d4c:	f844 6c10 	str.w	r6, [r4, #-16]
  406d50:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406d54:	f844 6c0c 	str.w	r6, [r4, #-12]
  406d58:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406d5c:	f844 6c08 	str.w	r6, [r4, #-8]
  406d60:	3d10      	subs	r5, #16
  406d62:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406d66:	f844 6c04 	str.w	r6, [r4, #-4]
  406d6a:	2d0f      	cmp	r5, #15
  406d6c:	f103 0310 	add.w	r3, r3, #16
  406d70:	f104 0410 	add.w	r4, r4, #16
  406d74:	d8e8      	bhi.n	406d48 <memmove+0x38>
  406d76:	f1a2 0310 	sub.w	r3, r2, #16
  406d7a:	f023 030f 	bic.w	r3, r3, #15
  406d7e:	f002 0e0f 	and.w	lr, r2, #15
  406d82:	3310      	adds	r3, #16
  406d84:	f1be 0f03 	cmp.w	lr, #3
  406d88:	4419      	add	r1, r3
  406d8a:	4403      	add	r3, r0
  406d8c:	d921      	bls.n	406dd2 <memmove+0xc2>
  406d8e:	1f1e      	subs	r6, r3, #4
  406d90:	460d      	mov	r5, r1
  406d92:	4674      	mov	r4, lr
  406d94:	3c04      	subs	r4, #4
  406d96:	f855 7b04 	ldr.w	r7, [r5], #4
  406d9a:	f846 7f04 	str.w	r7, [r6, #4]!
  406d9e:	2c03      	cmp	r4, #3
  406da0:	d8f8      	bhi.n	406d94 <memmove+0x84>
  406da2:	f1ae 0404 	sub.w	r4, lr, #4
  406da6:	f024 0403 	bic.w	r4, r4, #3
  406daa:	3404      	adds	r4, #4
  406dac:	4423      	add	r3, r4
  406dae:	4421      	add	r1, r4
  406db0:	f002 0203 	and.w	r2, r2, #3
  406db4:	b162      	cbz	r2, 406dd0 <memmove+0xc0>
  406db6:	3b01      	subs	r3, #1
  406db8:	440a      	add	r2, r1
  406dba:	f811 4b01 	ldrb.w	r4, [r1], #1
  406dbe:	f803 4f01 	strb.w	r4, [r3, #1]!
  406dc2:	428a      	cmp	r2, r1
  406dc4:	d1f9      	bne.n	406dba <memmove+0xaa>
  406dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406dc8:	4603      	mov	r3, r0
  406dca:	e7f3      	b.n	406db4 <memmove+0xa4>
  406dcc:	4603      	mov	r3, r0
  406dce:	e7f2      	b.n	406db6 <memmove+0xa6>
  406dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406dd2:	4672      	mov	r2, lr
  406dd4:	e7ee      	b.n	406db4 <memmove+0xa4>
  406dd6:	bf00      	nop

00406dd8 <__malloc_lock>:
  406dd8:	4770      	bx	lr
  406dda:	bf00      	nop

00406ddc <__malloc_unlock>:
  406ddc:	4770      	bx	lr
  406dde:	bf00      	nop

00406de0 <_Balloc>:
  406de0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406de2:	b570      	push	{r4, r5, r6, lr}
  406de4:	4605      	mov	r5, r0
  406de6:	460c      	mov	r4, r1
  406de8:	b14b      	cbz	r3, 406dfe <_Balloc+0x1e>
  406dea:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406dee:	b180      	cbz	r0, 406e12 <_Balloc+0x32>
  406df0:	6802      	ldr	r2, [r0, #0]
  406df2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406df6:	2300      	movs	r3, #0
  406df8:	6103      	str	r3, [r0, #16]
  406dfa:	60c3      	str	r3, [r0, #12]
  406dfc:	bd70      	pop	{r4, r5, r6, pc}
  406dfe:	2221      	movs	r2, #33	; 0x21
  406e00:	2104      	movs	r1, #4
  406e02:	f000 fdcf 	bl	4079a4 <_calloc_r>
  406e06:	64e8      	str	r0, [r5, #76]	; 0x4c
  406e08:	4603      	mov	r3, r0
  406e0a:	2800      	cmp	r0, #0
  406e0c:	d1ed      	bne.n	406dea <_Balloc+0xa>
  406e0e:	2000      	movs	r0, #0
  406e10:	bd70      	pop	{r4, r5, r6, pc}
  406e12:	2101      	movs	r1, #1
  406e14:	fa01 f604 	lsl.w	r6, r1, r4
  406e18:	1d72      	adds	r2, r6, #5
  406e1a:	4628      	mov	r0, r5
  406e1c:	0092      	lsls	r2, r2, #2
  406e1e:	f000 fdc1 	bl	4079a4 <_calloc_r>
  406e22:	2800      	cmp	r0, #0
  406e24:	d0f3      	beq.n	406e0e <_Balloc+0x2e>
  406e26:	6044      	str	r4, [r0, #4]
  406e28:	6086      	str	r6, [r0, #8]
  406e2a:	e7e4      	b.n	406df6 <_Balloc+0x16>

00406e2c <_Bfree>:
  406e2c:	b131      	cbz	r1, 406e3c <_Bfree+0x10>
  406e2e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406e30:	684a      	ldr	r2, [r1, #4]
  406e32:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406e36:	6008      	str	r0, [r1, #0]
  406e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406e3c:	4770      	bx	lr
  406e3e:	bf00      	nop

00406e40 <__multadd>:
  406e40:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e42:	690c      	ldr	r4, [r1, #16]
  406e44:	b083      	sub	sp, #12
  406e46:	460d      	mov	r5, r1
  406e48:	4606      	mov	r6, r0
  406e4a:	f101 0e14 	add.w	lr, r1, #20
  406e4e:	2700      	movs	r7, #0
  406e50:	f8de 0000 	ldr.w	r0, [lr]
  406e54:	b281      	uxth	r1, r0
  406e56:	fb02 3101 	mla	r1, r2, r1, r3
  406e5a:	0c0b      	lsrs	r3, r1, #16
  406e5c:	0c00      	lsrs	r0, r0, #16
  406e5e:	fb02 3300 	mla	r3, r2, r0, r3
  406e62:	b289      	uxth	r1, r1
  406e64:	3701      	adds	r7, #1
  406e66:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  406e6a:	42bc      	cmp	r4, r7
  406e6c:	f84e 1b04 	str.w	r1, [lr], #4
  406e70:	ea4f 4313 	mov.w	r3, r3, lsr #16
  406e74:	dcec      	bgt.n	406e50 <__multadd+0x10>
  406e76:	b13b      	cbz	r3, 406e88 <__multadd+0x48>
  406e78:	68aa      	ldr	r2, [r5, #8]
  406e7a:	4294      	cmp	r4, r2
  406e7c:	da07      	bge.n	406e8e <__multadd+0x4e>
  406e7e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406e82:	3401      	adds	r4, #1
  406e84:	6153      	str	r3, [r2, #20]
  406e86:	612c      	str	r4, [r5, #16]
  406e88:	4628      	mov	r0, r5
  406e8a:	b003      	add	sp, #12
  406e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406e8e:	6869      	ldr	r1, [r5, #4]
  406e90:	9301      	str	r3, [sp, #4]
  406e92:	3101      	adds	r1, #1
  406e94:	4630      	mov	r0, r6
  406e96:	f7ff ffa3 	bl	406de0 <_Balloc>
  406e9a:	692a      	ldr	r2, [r5, #16]
  406e9c:	3202      	adds	r2, #2
  406e9e:	f105 010c 	add.w	r1, r5, #12
  406ea2:	4607      	mov	r7, r0
  406ea4:	0092      	lsls	r2, r2, #2
  406ea6:	300c      	adds	r0, #12
  406ea8:	f7fc fe34 	bl	403b14 <memcpy>
  406eac:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406eae:	6869      	ldr	r1, [r5, #4]
  406eb0:	9b01      	ldr	r3, [sp, #4]
  406eb2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406eb6:	6028      	str	r0, [r5, #0]
  406eb8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406ebc:	463d      	mov	r5, r7
  406ebe:	e7de      	b.n	406e7e <__multadd+0x3e>

00406ec0 <__hi0bits>:
  406ec0:	0c03      	lsrs	r3, r0, #16
  406ec2:	041b      	lsls	r3, r3, #16
  406ec4:	b9b3      	cbnz	r3, 406ef4 <__hi0bits+0x34>
  406ec6:	0400      	lsls	r0, r0, #16
  406ec8:	2310      	movs	r3, #16
  406eca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  406ece:	bf04      	itt	eq
  406ed0:	0200      	lsleq	r0, r0, #8
  406ed2:	3308      	addeq	r3, #8
  406ed4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406ed8:	bf04      	itt	eq
  406eda:	0100      	lsleq	r0, r0, #4
  406edc:	3304      	addeq	r3, #4
  406ede:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  406ee2:	bf04      	itt	eq
  406ee4:	0080      	lsleq	r0, r0, #2
  406ee6:	3302      	addeq	r3, #2
  406ee8:	2800      	cmp	r0, #0
  406eea:	db07      	blt.n	406efc <__hi0bits+0x3c>
  406eec:	0042      	lsls	r2, r0, #1
  406eee:	d403      	bmi.n	406ef8 <__hi0bits+0x38>
  406ef0:	2020      	movs	r0, #32
  406ef2:	4770      	bx	lr
  406ef4:	2300      	movs	r3, #0
  406ef6:	e7e8      	b.n	406eca <__hi0bits+0xa>
  406ef8:	1c58      	adds	r0, r3, #1
  406efa:	4770      	bx	lr
  406efc:	4618      	mov	r0, r3
  406efe:	4770      	bx	lr

00406f00 <__lo0bits>:
  406f00:	6803      	ldr	r3, [r0, #0]
  406f02:	f013 0207 	ands.w	r2, r3, #7
  406f06:	d007      	beq.n	406f18 <__lo0bits+0x18>
  406f08:	07d9      	lsls	r1, r3, #31
  406f0a:	d420      	bmi.n	406f4e <__lo0bits+0x4e>
  406f0c:	079a      	lsls	r2, r3, #30
  406f0e:	d420      	bmi.n	406f52 <__lo0bits+0x52>
  406f10:	089b      	lsrs	r3, r3, #2
  406f12:	6003      	str	r3, [r0, #0]
  406f14:	2002      	movs	r0, #2
  406f16:	4770      	bx	lr
  406f18:	b299      	uxth	r1, r3
  406f1a:	b909      	cbnz	r1, 406f20 <__lo0bits+0x20>
  406f1c:	0c1b      	lsrs	r3, r3, #16
  406f1e:	2210      	movs	r2, #16
  406f20:	f013 0fff 	tst.w	r3, #255	; 0xff
  406f24:	bf04      	itt	eq
  406f26:	0a1b      	lsreq	r3, r3, #8
  406f28:	3208      	addeq	r2, #8
  406f2a:	0719      	lsls	r1, r3, #28
  406f2c:	bf04      	itt	eq
  406f2e:	091b      	lsreq	r3, r3, #4
  406f30:	3204      	addeq	r2, #4
  406f32:	0799      	lsls	r1, r3, #30
  406f34:	bf04      	itt	eq
  406f36:	089b      	lsreq	r3, r3, #2
  406f38:	3202      	addeq	r2, #2
  406f3a:	07d9      	lsls	r1, r3, #31
  406f3c:	d404      	bmi.n	406f48 <__lo0bits+0x48>
  406f3e:	085b      	lsrs	r3, r3, #1
  406f40:	d101      	bne.n	406f46 <__lo0bits+0x46>
  406f42:	2020      	movs	r0, #32
  406f44:	4770      	bx	lr
  406f46:	3201      	adds	r2, #1
  406f48:	6003      	str	r3, [r0, #0]
  406f4a:	4610      	mov	r0, r2
  406f4c:	4770      	bx	lr
  406f4e:	2000      	movs	r0, #0
  406f50:	4770      	bx	lr
  406f52:	085b      	lsrs	r3, r3, #1
  406f54:	6003      	str	r3, [r0, #0]
  406f56:	2001      	movs	r0, #1
  406f58:	4770      	bx	lr
  406f5a:	bf00      	nop

00406f5c <__i2b>:
  406f5c:	b510      	push	{r4, lr}
  406f5e:	460c      	mov	r4, r1
  406f60:	2101      	movs	r1, #1
  406f62:	f7ff ff3d 	bl	406de0 <_Balloc>
  406f66:	2201      	movs	r2, #1
  406f68:	6144      	str	r4, [r0, #20]
  406f6a:	6102      	str	r2, [r0, #16]
  406f6c:	bd10      	pop	{r4, pc}
  406f6e:	bf00      	nop

00406f70 <__multiply>:
  406f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f74:	690d      	ldr	r5, [r1, #16]
  406f76:	6917      	ldr	r7, [r2, #16]
  406f78:	42bd      	cmp	r5, r7
  406f7a:	b083      	sub	sp, #12
  406f7c:	460c      	mov	r4, r1
  406f7e:	4616      	mov	r6, r2
  406f80:	da04      	bge.n	406f8c <__multiply+0x1c>
  406f82:	462a      	mov	r2, r5
  406f84:	4634      	mov	r4, r6
  406f86:	463d      	mov	r5, r7
  406f88:	460e      	mov	r6, r1
  406f8a:	4617      	mov	r7, r2
  406f8c:	68a3      	ldr	r3, [r4, #8]
  406f8e:	6861      	ldr	r1, [r4, #4]
  406f90:	eb05 0807 	add.w	r8, r5, r7
  406f94:	4598      	cmp	r8, r3
  406f96:	bfc8      	it	gt
  406f98:	3101      	addgt	r1, #1
  406f9a:	f7ff ff21 	bl	406de0 <_Balloc>
  406f9e:	f100 0c14 	add.w	ip, r0, #20
  406fa2:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  406fa6:	45cc      	cmp	ip, r9
  406fa8:	9000      	str	r0, [sp, #0]
  406faa:	d205      	bcs.n	406fb8 <__multiply+0x48>
  406fac:	4663      	mov	r3, ip
  406fae:	2100      	movs	r1, #0
  406fb0:	f843 1b04 	str.w	r1, [r3], #4
  406fb4:	4599      	cmp	r9, r3
  406fb6:	d8fb      	bhi.n	406fb0 <__multiply+0x40>
  406fb8:	f106 0214 	add.w	r2, r6, #20
  406fbc:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  406fc0:	f104 0314 	add.w	r3, r4, #20
  406fc4:	4552      	cmp	r2, sl
  406fc6:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  406fca:	d254      	bcs.n	407076 <__multiply+0x106>
  406fcc:	f8cd 9004 	str.w	r9, [sp, #4]
  406fd0:	4699      	mov	r9, r3
  406fd2:	f852 3b04 	ldr.w	r3, [r2], #4
  406fd6:	fa1f fb83 	uxth.w	fp, r3
  406fda:	f1bb 0f00 	cmp.w	fp, #0
  406fde:	d020      	beq.n	407022 <__multiply+0xb2>
  406fe0:	2000      	movs	r0, #0
  406fe2:	464f      	mov	r7, r9
  406fe4:	4666      	mov	r6, ip
  406fe6:	4605      	mov	r5, r0
  406fe8:	e000      	b.n	406fec <__multiply+0x7c>
  406fea:	461e      	mov	r6, r3
  406fec:	f857 4b04 	ldr.w	r4, [r7], #4
  406ff0:	6830      	ldr	r0, [r6, #0]
  406ff2:	b2a1      	uxth	r1, r4
  406ff4:	b283      	uxth	r3, r0
  406ff6:	fb0b 3101 	mla	r1, fp, r1, r3
  406ffa:	0c24      	lsrs	r4, r4, #16
  406ffc:	0c00      	lsrs	r0, r0, #16
  406ffe:	194b      	adds	r3, r1, r5
  407000:	fb0b 0004 	mla	r0, fp, r4, r0
  407004:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407008:	b299      	uxth	r1, r3
  40700a:	4633      	mov	r3, r6
  40700c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407010:	45be      	cmp	lr, r7
  407012:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407016:	f843 1b04 	str.w	r1, [r3], #4
  40701a:	d8e6      	bhi.n	406fea <__multiply+0x7a>
  40701c:	6075      	str	r5, [r6, #4]
  40701e:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407022:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407026:	d020      	beq.n	40706a <__multiply+0xfa>
  407028:	f8dc 3000 	ldr.w	r3, [ip]
  40702c:	4667      	mov	r7, ip
  40702e:	4618      	mov	r0, r3
  407030:	464d      	mov	r5, r9
  407032:	2100      	movs	r1, #0
  407034:	e000      	b.n	407038 <__multiply+0xc8>
  407036:	4637      	mov	r7, r6
  407038:	882c      	ldrh	r4, [r5, #0]
  40703a:	0c00      	lsrs	r0, r0, #16
  40703c:	fb0b 0004 	mla	r0, fp, r4, r0
  407040:	4401      	add	r1, r0
  407042:	b29c      	uxth	r4, r3
  407044:	463e      	mov	r6, r7
  407046:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  40704a:	f846 3b04 	str.w	r3, [r6], #4
  40704e:	6878      	ldr	r0, [r7, #4]
  407050:	f855 4b04 	ldr.w	r4, [r5], #4
  407054:	b283      	uxth	r3, r0
  407056:	0c24      	lsrs	r4, r4, #16
  407058:	fb0b 3404 	mla	r4, fp, r4, r3
  40705c:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  407060:	45ae      	cmp	lr, r5
  407062:	ea4f 4113 	mov.w	r1, r3, lsr #16
  407066:	d8e6      	bhi.n	407036 <__multiply+0xc6>
  407068:	607b      	str	r3, [r7, #4]
  40706a:	4592      	cmp	sl, r2
  40706c:	f10c 0c04 	add.w	ip, ip, #4
  407070:	d8af      	bhi.n	406fd2 <__multiply+0x62>
  407072:	f8dd 9004 	ldr.w	r9, [sp, #4]
  407076:	f1b8 0f00 	cmp.w	r8, #0
  40707a:	dd0b      	ble.n	407094 <__multiply+0x124>
  40707c:	f859 3c04 	ldr.w	r3, [r9, #-4]
  407080:	f1a9 0904 	sub.w	r9, r9, #4
  407084:	b11b      	cbz	r3, 40708e <__multiply+0x11e>
  407086:	e005      	b.n	407094 <__multiply+0x124>
  407088:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  40708c:	b913      	cbnz	r3, 407094 <__multiply+0x124>
  40708e:	f1b8 0801 	subs.w	r8, r8, #1
  407092:	d1f9      	bne.n	407088 <__multiply+0x118>
  407094:	9800      	ldr	r0, [sp, #0]
  407096:	f8c0 8010 	str.w	r8, [r0, #16]
  40709a:	b003      	add	sp, #12
  40709c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004070a0 <__pow5mult>:
  4070a0:	f012 0303 	ands.w	r3, r2, #3
  4070a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4070a8:	4614      	mov	r4, r2
  4070aa:	4607      	mov	r7, r0
  4070ac:	d12e      	bne.n	40710c <__pow5mult+0x6c>
  4070ae:	460e      	mov	r6, r1
  4070b0:	10a4      	asrs	r4, r4, #2
  4070b2:	d01c      	beq.n	4070ee <__pow5mult+0x4e>
  4070b4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4070b6:	b395      	cbz	r5, 40711e <__pow5mult+0x7e>
  4070b8:	07e3      	lsls	r3, r4, #31
  4070ba:	f04f 0800 	mov.w	r8, #0
  4070be:	d406      	bmi.n	4070ce <__pow5mult+0x2e>
  4070c0:	1064      	asrs	r4, r4, #1
  4070c2:	d014      	beq.n	4070ee <__pow5mult+0x4e>
  4070c4:	6828      	ldr	r0, [r5, #0]
  4070c6:	b1a8      	cbz	r0, 4070f4 <__pow5mult+0x54>
  4070c8:	4605      	mov	r5, r0
  4070ca:	07e3      	lsls	r3, r4, #31
  4070cc:	d5f8      	bpl.n	4070c0 <__pow5mult+0x20>
  4070ce:	462a      	mov	r2, r5
  4070d0:	4631      	mov	r1, r6
  4070d2:	4638      	mov	r0, r7
  4070d4:	f7ff ff4c 	bl	406f70 <__multiply>
  4070d8:	b1b6      	cbz	r6, 407108 <__pow5mult+0x68>
  4070da:	6872      	ldr	r2, [r6, #4]
  4070dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4070de:	1064      	asrs	r4, r4, #1
  4070e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4070e4:	6031      	str	r1, [r6, #0]
  4070e6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4070ea:	4606      	mov	r6, r0
  4070ec:	d1ea      	bne.n	4070c4 <__pow5mult+0x24>
  4070ee:	4630      	mov	r0, r6
  4070f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070f4:	462a      	mov	r2, r5
  4070f6:	4629      	mov	r1, r5
  4070f8:	4638      	mov	r0, r7
  4070fa:	f7ff ff39 	bl	406f70 <__multiply>
  4070fe:	6028      	str	r0, [r5, #0]
  407100:	f8c0 8000 	str.w	r8, [r0]
  407104:	4605      	mov	r5, r0
  407106:	e7e0      	b.n	4070ca <__pow5mult+0x2a>
  407108:	4606      	mov	r6, r0
  40710a:	e7d9      	b.n	4070c0 <__pow5mult+0x20>
  40710c:	1e5a      	subs	r2, r3, #1
  40710e:	4d0b      	ldr	r5, [pc, #44]	; (40713c <__pow5mult+0x9c>)
  407110:	2300      	movs	r3, #0
  407112:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407116:	f7ff fe93 	bl	406e40 <__multadd>
  40711a:	4606      	mov	r6, r0
  40711c:	e7c8      	b.n	4070b0 <__pow5mult+0x10>
  40711e:	2101      	movs	r1, #1
  407120:	4638      	mov	r0, r7
  407122:	f7ff fe5d 	bl	406de0 <_Balloc>
  407126:	f240 2171 	movw	r1, #625	; 0x271
  40712a:	2201      	movs	r2, #1
  40712c:	2300      	movs	r3, #0
  40712e:	6141      	str	r1, [r0, #20]
  407130:	6102      	str	r2, [r0, #16]
  407132:	4605      	mov	r5, r0
  407134:	64b8      	str	r0, [r7, #72]	; 0x48
  407136:	6003      	str	r3, [r0, #0]
  407138:	e7be      	b.n	4070b8 <__pow5mult+0x18>
  40713a:	bf00      	nop
  40713c:	004081a8 	.word	0x004081a8

00407140 <__lshift>:
  407140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407144:	4691      	mov	r9, r2
  407146:	690a      	ldr	r2, [r1, #16]
  407148:	688b      	ldr	r3, [r1, #8]
  40714a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40714e:	eb04 0802 	add.w	r8, r4, r2
  407152:	f108 0501 	add.w	r5, r8, #1
  407156:	429d      	cmp	r5, r3
  407158:	460e      	mov	r6, r1
  40715a:	4682      	mov	sl, r0
  40715c:	6849      	ldr	r1, [r1, #4]
  40715e:	dd04      	ble.n	40716a <__lshift+0x2a>
  407160:	005b      	lsls	r3, r3, #1
  407162:	429d      	cmp	r5, r3
  407164:	f101 0101 	add.w	r1, r1, #1
  407168:	dcfa      	bgt.n	407160 <__lshift+0x20>
  40716a:	4650      	mov	r0, sl
  40716c:	f7ff fe38 	bl	406de0 <_Balloc>
  407170:	2c00      	cmp	r4, #0
  407172:	f100 0214 	add.w	r2, r0, #20
  407176:	dd38      	ble.n	4071ea <__lshift+0xaa>
  407178:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  40717c:	2100      	movs	r1, #0
  40717e:	f842 1b04 	str.w	r1, [r2], #4
  407182:	4293      	cmp	r3, r2
  407184:	d1fb      	bne.n	40717e <__lshift+0x3e>
  407186:	6934      	ldr	r4, [r6, #16]
  407188:	f106 0114 	add.w	r1, r6, #20
  40718c:	f019 091f 	ands.w	r9, r9, #31
  407190:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407194:	d021      	beq.n	4071da <__lshift+0x9a>
  407196:	f1c9 0220 	rsb	r2, r9, #32
  40719a:	2400      	movs	r4, #0
  40719c:	680f      	ldr	r7, [r1, #0]
  40719e:	fa07 fc09 	lsl.w	ip, r7, r9
  4071a2:	ea4c 0404 	orr.w	r4, ip, r4
  4071a6:	469c      	mov	ip, r3
  4071a8:	f843 4b04 	str.w	r4, [r3], #4
  4071ac:	f851 4b04 	ldr.w	r4, [r1], #4
  4071b0:	458e      	cmp	lr, r1
  4071b2:	fa24 f402 	lsr.w	r4, r4, r2
  4071b6:	d8f1      	bhi.n	40719c <__lshift+0x5c>
  4071b8:	f8cc 4004 	str.w	r4, [ip, #4]
  4071bc:	b10c      	cbz	r4, 4071c2 <__lshift+0x82>
  4071be:	f108 0502 	add.w	r5, r8, #2
  4071c2:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  4071c6:	6872      	ldr	r2, [r6, #4]
  4071c8:	3d01      	subs	r5, #1
  4071ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4071ce:	6105      	str	r5, [r0, #16]
  4071d0:	6031      	str	r1, [r6, #0]
  4071d2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4071d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4071da:	3b04      	subs	r3, #4
  4071dc:	f851 2b04 	ldr.w	r2, [r1], #4
  4071e0:	f843 2f04 	str.w	r2, [r3, #4]!
  4071e4:	458e      	cmp	lr, r1
  4071e6:	d8f9      	bhi.n	4071dc <__lshift+0x9c>
  4071e8:	e7eb      	b.n	4071c2 <__lshift+0x82>
  4071ea:	4613      	mov	r3, r2
  4071ec:	e7cb      	b.n	407186 <__lshift+0x46>
  4071ee:	bf00      	nop

004071f0 <__mcmp>:
  4071f0:	6902      	ldr	r2, [r0, #16]
  4071f2:	690b      	ldr	r3, [r1, #16]
  4071f4:	1ad2      	subs	r2, r2, r3
  4071f6:	d112      	bne.n	40721e <__mcmp+0x2e>
  4071f8:	009b      	lsls	r3, r3, #2
  4071fa:	3014      	adds	r0, #20
  4071fc:	3114      	adds	r1, #20
  4071fe:	4419      	add	r1, r3
  407200:	b410      	push	{r4}
  407202:	4403      	add	r3, r0
  407204:	e001      	b.n	40720a <__mcmp+0x1a>
  407206:	4298      	cmp	r0, r3
  407208:	d20b      	bcs.n	407222 <__mcmp+0x32>
  40720a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40720e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407212:	4294      	cmp	r4, r2
  407214:	d0f7      	beq.n	407206 <__mcmp+0x16>
  407216:	d307      	bcc.n	407228 <__mcmp+0x38>
  407218:	2001      	movs	r0, #1
  40721a:	bc10      	pop	{r4}
  40721c:	4770      	bx	lr
  40721e:	4610      	mov	r0, r2
  407220:	4770      	bx	lr
  407222:	2000      	movs	r0, #0
  407224:	bc10      	pop	{r4}
  407226:	4770      	bx	lr
  407228:	f04f 30ff 	mov.w	r0, #4294967295
  40722c:	e7f5      	b.n	40721a <__mcmp+0x2a>
  40722e:	bf00      	nop

00407230 <__mdiff>:
  407230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407234:	690b      	ldr	r3, [r1, #16]
  407236:	460f      	mov	r7, r1
  407238:	6911      	ldr	r1, [r2, #16]
  40723a:	1a5b      	subs	r3, r3, r1
  40723c:	2b00      	cmp	r3, #0
  40723e:	4690      	mov	r8, r2
  407240:	d117      	bne.n	407272 <__mdiff+0x42>
  407242:	0089      	lsls	r1, r1, #2
  407244:	f107 0214 	add.w	r2, r7, #20
  407248:	f108 0514 	add.w	r5, r8, #20
  40724c:	1853      	adds	r3, r2, r1
  40724e:	4429      	add	r1, r5
  407250:	e001      	b.n	407256 <__mdiff+0x26>
  407252:	429a      	cmp	r2, r3
  407254:	d25e      	bcs.n	407314 <__mdiff+0xe4>
  407256:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  40725a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40725e:	42a6      	cmp	r6, r4
  407260:	d0f7      	beq.n	407252 <__mdiff+0x22>
  407262:	d260      	bcs.n	407326 <__mdiff+0xf6>
  407264:	463b      	mov	r3, r7
  407266:	4614      	mov	r4, r2
  407268:	4647      	mov	r7, r8
  40726a:	f04f 0901 	mov.w	r9, #1
  40726e:	4698      	mov	r8, r3
  407270:	e006      	b.n	407280 <__mdiff+0x50>
  407272:	db5d      	blt.n	407330 <__mdiff+0x100>
  407274:	f107 0514 	add.w	r5, r7, #20
  407278:	f102 0414 	add.w	r4, r2, #20
  40727c:	f04f 0900 	mov.w	r9, #0
  407280:	6879      	ldr	r1, [r7, #4]
  407282:	f7ff fdad 	bl	406de0 <_Balloc>
  407286:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40728a:	693e      	ldr	r6, [r7, #16]
  40728c:	f8c0 900c 	str.w	r9, [r0, #12]
  407290:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407294:	46a6      	mov	lr, r4
  407296:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40729a:	f100 0414 	add.w	r4, r0, #20
  40729e:	2300      	movs	r3, #0
  4072a0:	f85e 1b04 	ldr.w	r1, [lr], #4
  4072a4:	f855 8b04 	ldr.w	r8, [r5], #4
  4072a8:	b28a      	uxth	r2, r1
  4072aa:	fa13 f388 	uxtah	r3, r3, r8
  4072ae:	0c09      	lsrs	r1, r1, #16
  4072b0:	1a9a      	subs	r2, r3, r2
  4072b2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4072b6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4072ba:	b292      	uxth	r2, r2
  4072bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4072c0:	45f4      	cmp	ip, lr
  4072c2:	f844 2b04 	str.w	r2, [r4], #4
  4072c6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4072ca:	d8e9      	bhi.n	4072a0 <__mdiff+0x70>
  4072cc:	42af      	cmp	r7, r5
  4072ce:	d917      	bls.n	407300 <__mdiff+0xd0>
  4072d0:	46a4      	mov	ip, r4
  4072d2:	4629      	mov	r1, r5
  4072d4:	f851 eb04 	ldr.w	lr, [r1], #4
  4072d8:	fa13 f28e 	uxtah	r2, r3, lr
  4072dc:	1413      	asrs	r3, r2, #16
  4072de:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  4072e2:	b292      	uxth	r2, r2
  4072e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4072e8:	428f      	cmp	r7, r1
  4072ea:	f84c 2b04 	str.w	r2, [ip], #4
  4072ee:	ea4f 4323 	mov.w	r3, r3, asr #16
  4072f2:	d8ef      	bhi.n	4072d4 <__mdiff+0xa4>
  4072f4:	43ed      	mvns	r5, r5
  4072f6:	443d      	add	r5, r7
  4072f8:	f025 0503 	bic.w	r5, r5, #3
  4072fc:	3504      	adds	r5, #4
  4072fe:	442c      	add	r4, r5
  407300:	3c04      	subs	r4, #4
  407302:	b922      	cbnz	r2, 40730e <__mdiff+0xde>
  407304:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407308:	3e01      	subs	r6, #1
  40730a:	2b00      	cmp	r3, #0
  40730c:	d0fa      	beq.n	407304 <__mdiff+0xd4>
  40730e:	6106      	str	r6, [r0, #16]
  407310:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407314:	2100      	movs	r1, #0
  407316:	f7ff fd63 	bl	406de0 <_Balloc>
  40731a:	2201      	movs	r2, #1
  40731c:	2300      	movs	r3, #0
  40731e:	6102      	str	r2, [r0, #16]
  407320:	6143      	str	r3, [r0, #20]
  407322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407326:	462c      	mov	r4, r5
  407328:	f04f 0900 	mov.w	r9, #0
  40732c:	4615      	mov	r5, r2
  40732e:	e7a7      	b.n	407280 <__mdiff+0x50>
  407330:	463b      	mov	r3, r7
  407332:	f107 0414 	add.w	r4, r7, #20
  407336:	f108 0514 	add.w	r5, r8, #20
  40733a:	4647      	mov	r7, r8
  40733c:	f04f 0901 	mov.w	r9, #1
  407340:	4698      	mov	r8, r3
  407342:	e79d      	b.n	407280 <__mdiff+0x50>

00407344 <__d2b>:
  407344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407348:	b082      	sub	sp, #8
  40734a:	2101      	movs	r1, #1
  40734c:	461c      	mov	r4, r3
  40734e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407352:	4615      	mov	r5, r2
  407354:	9e08      	ldr	r6, [sp, #32]
  407356:	f7ff fd43 	bl	406de0 <_Balloc>
  40735a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40735e:	4680      	mov	r8, r0
  407360:	b10f      	cbz	r7, 407366 <__d2b+0x22>
  407362:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407366:	9401      	str	r4, [sp, #4]
  407368:	b31d      	cbz	r5, 4073b2 <__d2b+0x6e>
  40736a:	a802      	add	r0, sp, #8
  40736c:	f840 5d08 	str.w	r5, [r0, #-8]!
  407370:	f7ff fdc6 	bl	406f00 <__lo0bits>
  407374:	2800      	cmp	r0, #0
  407376:	d134      	bne.n	4073e2 <__d2b+0x9e>
  407378:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40737c:	f8c8 2014 	str.w	r2, [r8, #20]
  407380:	2b00      	cmp	r3, #0
  407382:	bf0c      	ite	eq
  407384:	2101      	moveq	r1, #1
  407386:	2102      	movne	r1, #2
  407388:	f8c8 3018 	str.w	r3, [r8, #24]
  40738c:	f8c8 1010 	str.w	r1, [r8, #16]
  407390:	b9df      	cbnz	r7, 4073ca <__d2b+0x86>
  407392:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407396:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40739a:	6030      	str	r0, [r6, #0]
  40739c:	6918      	ldr	r0, [r3, #16]
  40739e:	f7ff fd8f 	bl	406ec0 <__hi0bits>
  4073a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4073a4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4073a8:	6018      	str	r0, [r3, #0]
  4073aa:	4640      	mov	r0, r8
  4073ac:	b002      	add	sp, #8
  4073ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073b2:	a801      	add	r0, sp, #4
  4073b4:	f7ff fda4 	bl	406f00 <__lo0bits>
  4073b8:	9b01      	ldr	r3, [sp, #4]
  4073ba:	f8c8 3014 	str.w	r3, [r8, #20]
  4073be:	2101      	movs	r1, #1
  4073c0:	3020      	adds	r0, #32
  4073c2:	f8c8 1010 	str.w	r1, [r8, #16]
  4073c6:	2f00      	cmp	r7, #0
  4073c8:	d0e3      	beq.n	407392 <__d2b+0x4e>
  4073ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4073cc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4073d0:	4407      	add	r7, r0
  4073d2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4073d6:	6037      	str	r7, [r6, #0]
  4073d8:	6018      	str	r0, [r3, #0]
  4073da:	4640      	mov	r0, r8
  4073dc:	b002      	add	sp, #8
  4073de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073e2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4073e6:	f1c0 0120 	rsb	r1, r0, #32
  4073ea:	fa03 f101 	lsl.w	r1, r3, r1
  4073ee:	430a      	orrs	r2, r1
  4073f0:	40c3      	lsrs	r3, r0
  4073f2:	9301      	str	r3, [sp, #4]
  4073f4:	f8c8 2014 	str.w	r2, [r8, #20]
  4073f8:	e7c2      	b.n	407380 <__d2b+0x3c>
  4073fa:	bf00      	nop

004073fc <_realloc_r>:
  4073fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407400:	4617      	mov	r7, r2
  407402:	b083      	sub	sp, #12
  407404:	2900      	cmp	r1, #0
  407406:	f000 80c1 	beq.w	40758c <_realloc_r+0x190>
  40740a:	460e      	mov	r6, r1
  40740c:	4681      	mov	r9, r0
  40740e:	f107 050b 	add.w	r5, r7, #11
  407412:	f7ff fce1 	bl	406dd8 <__malloc_lock>
  407416:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40741a:	2d16      	cmp	r5, #22
  40741c:	f02e 0403 	bic.w	r4, lr, #3
  407420:	f1a6 0808 	sub.w	r8, r6, #8
  407424:	d840      	bhi.n	4074a8 <_realloc_r+0xac>
  407426:	2210      	movs	r2, #16
  407428:	4615      	mov	r5, r2
  40742a:	42af      	cmp	r7, r5
  40742c:	d841      	bhi.n	4074b2 <_realloc_r+0xb6>
  40742e:	4294      	cmp	r4, r2
  407430:	da75      	bge.n	40751e <_realloc_r+0x122>
  407432:	4bc9      	ldr	r3, [pc, #804]	; (407758 <_realloc_r+0x35c>)
  407434:	6899      	ldr	r1, [r3, #8]
  407436:	eb08 0004 	add.w	r0, r8, r4
  40743a:	4288      	cmp	r0, r1
  40743c:	6841      	ldr	r1, [r0, #4]
  40743e:	f000 80d9 	beq.w	4075f4 <_realloc_r+0x1f8>
  407442:	f021 0301 	bic.w	r3, r1, #1
  407446:	4403      	add	r3, r0
  407448:	685b      	ldr	r3, [r3, #4]
  40744a:	07db      	lsls	r3, r3, #31
  40744c:	d57d      	bpl.n	40754a <_realloc_r+0x14e>
  40744e:	f01e 0f01 	tst.w	lr, #1
  407452:	d035      	beq.n	4074c0 <_realloc_r+0xc4>
  407454:	4639      	mov	r1, r7
  407456:	4648      	mov	r0, r9
  407458:	f7ff f94c 	bl	4066f4 <_malloc_r>
  40745c:	4607      	mov	r7, r0
  40745e:	b1e0      	cbz	r0, 40749a <_realloc_r+0x9e>
  407460:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407464:	f023 0301 	bic.w	r3, r3, #1
  407468:	4443      	add	r3, r8
  40746a:	f1a0 0208 	sub.w	r2, r0, #8
  40746e:	429a      	cmp	r2, r3
  407470:	f000 8144 	beq.w	4076fc <_realloc_r+0x300>
  407474:	1f22      	subs	r2, r4, #4
  407476:	2a24      	cmp	r2, #36	; 0x24
  407478:	f200 8131 	bhi.w	4076de <_realloc_r+0x2e2>
  40747c:	2a13      	cmp	r2, #19
  40747e:	f200 8104 	bhi.w	40768a <_realloc_r+0x28e>
  407482:	4603      	mov	r3, r0
  407484:	4632      	mov	r2, r6
  407486:	6811      	ldr	r1, [r2, #0]
  407488:	6019      	str	r1, [r3, #0]
  40748a:	6851      	ldr	r1, [r2, #4]
  40748c:	6059      	str	r1, [r3, #4]
  40748e:	6892      	ldr	r2, [r2, #8]
  407490:	609a      	str	r2, [r3, #8]
  407492:	4631      	mov	r1, r6
  407494:	4648      	mov	r0, r9
  407496:	f7ff f841 	bl	40651c <_free_r>
  40749a:	4648      	mov	r0, r9
  40749c:	f7ff fc9e 	bl	406ddc <__malloc_unlock>
  4074a0:	4638      	mov	r0, r7
  4074a2:	b003      	add	sp, #12
  4074a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074a8:	f025 0507 	bic.w	r5, r5, #7
  4074ac:	2d00      	cmp	r5, #0
  4074ae:	462a      	mov	r2, r5
  4074b0:	dabb      	bge.n	40742a <_realloc_r+0x2e>
  4074b2:	230c      	movs	r3, #12
  4074b4:	2000      	movs	r0, #0
  4074b6:	f8c9 3000 	str.w	r3, [r9]
  4074ba:	b003      	add	sp, #12
  4074bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074c0:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4074c4:	ebc3 0a08 	rsb	sl, r3, r8
  4074c8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4074cc:	f023 0c03 	bic.w	ip, r3, #3
  4074d0:	eb04 030c 	add.w	r3, r4, ip
  4074d4:	4293      	cmp	r3, r2
  4074d6:	dbbd      	blt.n	407454 <_realloc_r+0x58>
  4074d8:	4657      	mov	r7, sl
  4074da:	f8da 100c 	ldr.w	r1, [sl, #12]
  4074de:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4074e2:	1f22      	subs	r2, r4, #4
  4074e4:	2a24      	cmp	r2, #36	; 0x24
  4074e6:	60c1      	str	r1, [r0, #12]
  4074e8:	6088      	str	r0, [r1, #8]
  4074ea:	f200 8117 	bhi.w	40771c <_realloc_r+0x320>
  4074ee:	2a13      	cmp	r2, #19
  4074f0:	f240 8112 	bls.w	407718 <_realloc_r+0x31c>
  4074f4:	6831      	ldr	r1, [r6, #0]
  4074f6:	f8ca 1008 	str.w	r1, [sl, #8]
  4074fa:	6871      	ldr	r1, [r6, #4]
  4074fc:	f8ca 100c 	str.w	r1, [sl, #12]
  407500:	2a1b      	cmp	r2, #27
  407502:	f200 812b 	bhi.w	40775c <_realloc_r+0x360>
  407506:	3608      	adds	r6, #8
  407508:	f10a 0210 	add.w	r2, sl, #16
  40750c:	6831      	ldr	r1, [r6, #0]
  40750e:	6011      	str	r1, [r2, #0]
  407510:	6871      	ldr	r1, [r6, #4]
  407512:	6051      	str	r1, [r2, #4]
  407514:	68b1      	ldr	r1, [r6, #8]
  407516:	6091      	str	r1, [r2, #8]
  407518:	463e      	mov	r6, r7
  40751a:	461c      	mov	r4, r3
  40751c:	46d0      	mov	r8, sl
  40751e:	1b63      	subs	r3, r4, r5
  407520:	2b0f      	cmp	r3, #15
  407522:	d81d      	bhi.n	407560 <_realloc_r+0x164>
  407524:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407528:	f003 0301 	and.w	r3, r3, #1
  40752c:	4323      	orrs	r3, r4
  40752e:	4444      	add	r4, r8
  407530:	f8c8 3004 	str.w	r3, [r8, #4]
  407534:	6863      	ldr	r3, [r4, #4]
  407536:	f043 0301 	orr.w	r3, r3, #1
  40753a:	6063      	str	r3, [r4, #4]
  40753c:	4648      	mov	r0, r9
  40753e:	f7ff fc4d 	bl	406ddc <__malloc_unlock>
  407542:	4630      	mov	r0, r6
  407544:	b003      	add	sp, #12
  407546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40754a:	f021 0103 	bic.w	r1, r1, #3
  40754e:	4421      	add	r1, r4
  407550:	4291      	cmp	r1, r2
  407552:	db21      	blt.n	407598 <_realloc_r+0x19c>
  407554:	68c3      	ldr	r3, [r0, #12]
  407556:	6882      	ldr	r2, [r0, #8]
  407558:	460c      	mov	r4, r1
  40755a:	60d3      	str	r3, [r2, #12]
  40755c:	609a      	str	r2, [r3, #8]
  40755e:	e7de      	b.n	40751e <_realloc_r+0x122>
  407560:	f8d8 2004 	ldr.w	r2, [r8, #4]
  407564:	eb08 0105 	add.w	r1, r8, r5
  407568:	f002 0201 	and.w	r2, r2, #1
  40756c:	4315      	orrs	r5, r2
  40756e:	f043 0201 	orr.w	r2, r3, #1
  407572:	440b      	add	r3, r1
  407574:	f8c8 5004 	str.w	r5, [r8, #4]
  407578:	604a      	str	r2, [r1, #4]
  40757a:	685a      	ldr	r2, [r3, #4]
  40757c:	f042 0201 	orr.w	r2, r2, #1
  407580:	3108      	adds	r1, #8
  407582:	605a      	str	r2, [r3, #4]
  407584:	4648      	mov	r0, r9
  407586:	f7fe ffc9 	bl	40651c <_free_r>
  40758a:	e7d7      	b.n	40753c <_realloc_r+0x140>
  40758c:	4611      	mov	r1, r2
  40758e:	b003      	add	sp, #12
  407590:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407594:	f7ff b8ae 	b.w	4066f4 <_malloc_r>
  407598:	f01e 0f01 	tst.w	lr, #1
  40759c:	f47f af5a 	bne.w	407454 <_realloc_r+0x58>
  4075a0:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4075a4:	ebc3 0a08 	rsb	sl, r3, r8
  4075a8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4075ac:	f023 0c03 	bic.w	ip, r3, #3
  4075b0:	eb01 0e0c 	add.w	lr, r1, ip
  4075b4:	4596      	cmp	lr, r2
  4075b6:	db8b      	blt.n	4074d0 <_realloc_r+0xd4>
  4075b8:	68c3      	ldr	r3, [r0, #12]
  4075ba:	6882      	ldr	r2, [r0, #8]
  4075bc:	4657      	mov	r7, sl
  4075be:	60d3      	str	r3, [r2, #12]
  4075c0:	609a      	str	r2, [r3, #8]
  4075c2:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4075c6:	f8da 300c 	ldr.w	r3, [sl, #12]
  4075ca:	60cb      	str	r3, [r1, #12]
  4075cc:	1f22      	subs	r2, r4, #4
  4075ce:	2a24      	cmp	r2, #36	; 0x24
  4075d0:	6099      	str	r1, [r3, #8]
  4075d2:	f200 8099 	bhi.w	407708 <_realloc_r+0x30c>
  4075d6:	2a13      	cmp	r2, #19
  4075d8:	d962      	bls.n	4076a0 <_realloc_r+0x2a4>
  4075da:	6833      	ldr	r3, [r6, #0]
  4075dc:	f8ca 3008 	str.w	r3, [sl, #8]
  4075e0:	6873      	ldr	r3, [r6, #4]
  4075e2:	f8ca 300c 	str.w	r3, [sl, #12]
  4075e6:	2a1b      	cmp	r2, #27
  4075e8:	f200 80a0 	bhi.w	40772c <_realloc_r+0x330>
  4075ec:	3608      	adds	r6, #8
  4075ee:	f10a 0310 	add.w	r3, sl, #16
  4075f2:	e056      	b.n	4076a2 <_realloc_r+0x2a6>
  4075f4:	f021 0b03 	bic.w	fp, r1, #3
  4075f8:	44a3      	add	fp, r4
  4075fa:	f105 0010 	add.w	r0, r5, #16
  4075fe:	4583      	cmp	fp, r0
  407600:	da59      	bge.n	4076b6 <_realloc_r+0x2ba>
  407602:	f01e 0f01 	tst.w	lr, #1
  407606:	f47f af25 	bne.w	407454 <_realloc_r+0x58>
  40760a:	f856 1c08 	ldr.w	r1, [r6, #-8]
  40760e:	ebc1 0a08 	rsb	sl, r1, r8
  407612:	f8da 1004 	ldr.w	r1, [sl, #4]
  407616:	f021 0c03 	bic.w	ip, r1, #3
  40761a:	44e3      	add	fp, ip
  40761c:	4558      	cmp	r0, fp
  40761e:	f73f af57 	bgt.w	4074d0 <_realloc_r+0xd4>
  407622:	4657      	mov	r7, sl
  407624:	f8da 100c 	ldr.w	r1, [sl, #12]
  407628:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40762c:	1f22      	subs	r2, r4, #4
  40762e:	2a24      	cmp	r2, #36	; 0x24
  407630:	60c1      	str	r1, [r0, #12]
  407632:	6088      	str	r0, [r1, #8]
  407634:	f200 80b4 	bhi.w	4077a0 <_realloc_r+0x3a4>
  407638:	2a13      	cmp	r2, #19
  40763a:	f240 80a5 	bls.w	407788 <_realloc_r+0x38c>
  40763e:	6831      	ldr	r1, [r6, #0]
  407640:	f8ca 1008 	str.w	r1, [sl, #8]
  407644:	6871      	ldr	r1, [r6, #4]
  407646:	f8ca 100c 	str.w	r1, [sl, #12]
  40764a:	2a1b      	cmp	r2, #27
  40764c:	f200 80af 	bhi.w	4077ae <_realloc_r+0x3b2>
  407650:	3608      	adds	r6, #8
  407652:	f10a 0210 	add.w	r2, sl, #16
  407656:	6831      	ldr	r1, [r6, #0]
  407658:	6011      	str	r1, [r2, #0]
  40765a:	6871      	ldr	r1, [r6, #4]
  40765c:	6051      	str	r1, [r2, #4]
  40765e:	68b1      	ldr	r1, [r6, #8]
  407660:	6091      	str	r1, [r2, #8]
  407662:	eb0a 0105 	add.w	r1, sl, r5
  407666:	ebc5 020b 	rsb	r2, r5, fp
  40766a:	f042 0201 	orr.w	r2, r2, #1
  40766e:	6099      	str	r1, [r3, #8]
  407670:	604a      	str	r2, [r1, #4]
  407672:	f8da 3004 	ldr.w	r3, [sl, #4]
  407676:	f003 0301 	and.w	r3, r3, #1
  40767a:	431d      	orrs	r5, r3
  40767c:	4648      	mov	r0, r9
  40767e:	f8ca 5004 	str.w	r5, [sl, #4]
  407682:	f7ff fbab 	bl	406ddc <__malloc_unlock>
  407686:	4638      	mov	r0, r7
  407688:	e75c      	b.n	407544 <_realloc_r+0x148>
  40768a:	6833      	ldr	r3, [r6, #0]
  40768c:	6003      	str	r3, [r0, #0]
  40768e:	6873      	ldr	r3, [r6, #4]
  407690:	6043      	str	r3, [r0, #4]
  407692:	2a1b      	cmp	r2, #27
  407694:	d827      	bhi.n	4076e6 <_realloc_r+0x2ea>
  407696:	f100 0308 	add.w	r3, r0, #8
  40769a:	f106 0208 	add.w	r2, r6, #8
  40769e:	e6f2      	b.n	407486 <_realloc_r+0x8a>
  4076a0:	463b      	mov	r3, r7
  4076a2:	6832      	ldr	r2, [r6, #0]
  4076a4:	601a      	str	r2, [r3, #0]
  4076a6:	6872      	ldr	r2, [r6, #4]
  4076a8:	605a      	str	r2, [r3, #4]
  4076aa:	68b2      	ldr	r2, [r6, #8]
  4076ac:	609a      	str	r2, [r3, #8]
  4076ae:	463e      	mov	r6, r7
  4076b0:	4674      	mov	r4, lr
  4076b2:	46d0      	mov	r8, sl
  4076b4:	e733      	b.n	40751e <_realloc_r+0x122>
  4076b6:	eb08 0105 	add.w	r1, r8, r5
  4076ba:	ebc5 0b0b 	rsb	fp, r5, fp
  4076be:	f04b 0201 	orr.w	r2, fp, #1
  4076c2:	6099      	str	r1, [r3, #8]
  4076c4:	604a      	str	r2, [r1, #4]
  4076c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4076ca:	f003 0301 	and.w	r3, r3, #1
  4076ce:	431d      	orrs	r5, r3
  4076d0:	4648      	mov	r0, r9
  4076d2:	f846 5c04 	str.w	r5, [r6, #-4]
  4076d6:	f7ff fb81 	bl	406ddc <__malloc_unlock>
  4076da:	4630      	mov	r0, r6
  4076dc:	e732      	b.n	407544 <_realloc_r+0x148>
  4076de:	4631      	mov	r1, r6
  4076e0:	f7ff fb16 	bl	406d10 <memmove>
  4076e4:	e6d5      	b.n	407492 <_realloc_r+0x96>
  4076e6:	68b3      	ldr	r3, [r6, #8]
  4076e8:	6083      	str	r3, [r0, #8]
  4076ea:	68f3      	ldr	r3, [r6, #12]
  4076ec:	60c3      	str	r3, [r0, #12]
  4076ee:	2a24      	cmp	r2, #36	; 0x24
  4076f0:	d028      	beq.n	407744 <_realloc_r+0x348>
  4076f2:	f100 0310 	add.w	r3, r0, #16
  4076f6:	f106 0210 	add.w	r2, r6, #16
  4076fa:	e6c4      	b.n	407486 <_realloc_r+0x8a>
  4076fc:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407700:	f023 0303 	bic.w	r3, r3, #3
  407704:	441c      	add	r4, r3
  407706:	e70a      	b.n	40751e <_realloc_r+0x122>
  407708:	4631      	mov	r1, r6
  40770a:	4638      	mov	r0, r7
  40770c:	4674      	mov	r4, lr
  40770e:	46d0      	mov	r8, sl
  407710:	f7ff fafe 	bl	406d10 <memmove>
  407714:	463e      	mov	r6, r7
  407716:	e702      	b.n	40751e <_realloc_r+0x122>
  407718:	463a      	mov	r2, r7
  40771a:	e6f7      	b.n	40750c <_realloc_r+0x110>
  40771c:	4631      	mov	r1, r6
  40771e:	4638      	mov	r0, r7
  407720:	461c      	mov	r4, r3
  407722:	46d0      	mov	r8, sl
  407724:	f7ff faf4 	bl	406d10 <memmove>
  407728:	463e      	mov	r6, r7
  40772a:	e6f8      	b.n	40751e <_realloc_r+0x122>
  40772c:	68b3      	ldr	r3, [r6, #8]
  40772e:	f8ca 3010 	str.w	r3, [sl, #16]
  407732:	68f3      	ldr	r3, [r6, #12]
  407734:	f8ca 3014 	str.w	r3, [sl, #20]
  407738:	2a24      	cmp	r2, #36	; 0x24
  40773a:	d01b      	beq.n	407774 <_realloc_r+0x378>
  40773c:	3610      	adds	r6, #16
  40773e:	f10a 0318 	add.w	r3, sl, #24
  407742:	e7ae      	b.n	4076a2 <_realloc_r+0x2a6>
  407744:	6933      	ldr	r3, [r6, #16]
  407746:	6103      	str	r3, [r0, #16]
  407748:	6973      	ldr	r3, [r6, #20]
  40774a:	6143      	str	r3, [r0, #20]
  40774c:	f106 0218 	add.w	r2, r6, #24
  407750:	f100 0318 	add.w	r3, r0, #24
  407754:	e697      	b.n	407486 <_realloc_r+0x8a>
  407756:	bf00      	nop
  407758:	2040047c 	.word	0x2040047c
  40775c:	68b1      	ldr	r1, [r6, #8]
  40775e:	f8ca 1010 	str.w	r1, [sl, #16]
  407762:	68f1      	ldr	r1, [r6, #12]
  407764:	f8ca 1014 	str.w	r1, [sl, #20]
  407768:	2a24      	cmp	r2, #36	; 0x24
  40776a:	d00f      	beq.n	40778c <_realloc_r+0x390>
  40776c:	3610      	adds	r6, #16
  40776e:	f10a 0218 	add.w	r2, sl, #24
  407772:	e6cb      	b.n	40750c <_realloc_r+0x110>
  407774:	6933      	ldr	r3, [r6, #16]
  407776:	f8ca 3018 	str.w	r3, [sl, #24]
  40777a:	6973      	ldr	r3, [r6, #20]
  40777c:	f8ca 301c 	str.w	r3, [sl, #28]
  407780:	3618      	adds	r6, #24
  407782:	f10a 0320 	add.w	r3, sl, #32
  407786:	e78c      	b.n	4076a2 <_realloc_r+0x2a6>
  407788:	463a      	mov	r2, r7
  40778a:	e764      	b.n	407656 <_realloc_r+0x25a>
  40778c:	6932      	ldr	r2, [r6, #16]
  40778e:	f8ca 2018 	str.w	r2, [sl, #24]
  407792:	6972      	ldr	r2, [r6, #20]
  407794:	f8ca 201c 	str.w	r2, [sl, #28]
  407798:	3618      	adds	r6, #24
  40779a:	f10a 0220 	add.w	r2, sl, #32
  40779e:	e6b5      	b.n	40750c <_realloc_r+0x110>
  4077a0:	4631      	mov	r1, r6
  4077a2:	4638      	mov	r0, r7
  4077a4:	9301      	str	r3, [sp, #4]
  4077a6:	f7ff fab3 	bl	406d10 <memmove>
  4077aa:	9b01      	ldr	r3, [sp, #4]
  4077ac:	e759      	b.n	407662 <_realloc_r+0x266>
  4077ae:	68b1      	ldr	r1, [r6, #8]
  4077b0:	f8ca 1010 	str.w	r1, [sl, #16]
  4077b4:	68f1      	ldr	r1, [r6, #12]
  4077b6:	f8ca 1014 	str.w	r1, [sl, #20]
  4077ba:	2a24      	cmp	r2, #36	; 0x24
  4077bc:	d003      	beq.n	4077c6 <_realloc_r+0x3ca>
  4077be:	3610      	adds	r6, #16
  4077c0:	f10a 0218 	add.w	r2, sl, #24
  4077c4:	e747      	b.n	407656 <_realloc_r+0x25a>
  4077c6:	6932      	ldr	r2, [r6, #16]
  4077c8:	f8ca 2018 	str.w	r2, [sl, #24]
  4077cc:	6972      	ldr	r2, [r6, #20]
  4077ce:	f8ca 201c 	str.w	r2, [sl, #28]
  4077d2:	3618      	adds	r6, #24
  4077d4:	f10a 0220 	add.w	r2, sl, #32
  4077d8:	e73d      	b.n	407656 <_realloc_r+0x25a>
  4077da:	bf00      	nop

004077dc <_sbrk_r>:
  4077dc:	b538      	push	{r3, r4, r5, lr}
  4077de:	4c07      	ldr	r4, [pc, #28]	; (4077fc <_sbrk_r+0x20>)
  4077e0:	2300      	movs	r3, #0
  4077e2:	4605      	mov	r5, r0
  4077e4:	4608      	mov	r0, r1
  4077e6:	6023      	str	r3, [r4, #0]
  4077e8:	f7fb f974 	bl	402ad4 <_sbrk>
  4077ec:	1c43      	adds	r3, r0, #1
  4077ee:	d000      	beq.n	4077f2 <_sbrk_r+0x16>
  4077f0:	bd38      	pop	{r3, r4, r5, pc}
  4077f2:	6823      	ldr	r3, [r4, #0]
  4077f4:	2b00      	cmp	r3, #0
  4077f6:	d0fb      	beq.n	4077f0 <_sbrk_r+0x14>
  4077f8:	602b      	str	r3, [r5, #0]
  4077fa:	bd38      	pop	{r3, r4, r5, pc}
  4077fc:	2040c460 	.word	0x2040c460

00407800 <__ssprint_r>:
  407800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407804:	6893      	ldr	r3, [r2, #8]
  407806:	b083      	sub	sp, #12
  407808:	4690      	mov	r8, r2
  40780a:	2b00      	cmp	r3, #0
  40780c:	d072      	beq.n	4078f4 <__ssprint_r+0xf4>
  40780e:	4683      	mov	fp, r0
  407810:	f04f 0900 	mov.w	r9, #0
  407814:	6816      	ldr	r6, [r2, #0]
  407816:	6808      	ldr	r0, [r1, #0]
  407818:	688b      	ldr	r3, [r1, #8]
  40781a:	460d      	mov	r5, r1
  40781c:	464c      	mov	r4, r9
  40781e:	2c00      	cmp	r4, #0
  407820:	d045      	beq.n	4078ae <__ssprint_r+0xae>
  407822:	429c      	cmp	r4, r3
  407824:	461f      	mov	r7, r3
  407826:	469a      	mov	sl, r3
  407828:	d346      	bcc.n	4078b8 <__ssprint_r+0xb8>
  40782a:	89ab      	ldrh	r3, [r5, #12]
  40782c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407830:	d02d      	beq.n	40788e <__ssprint_r+0x8e>
  407832:	696f      	ldr	r7, [r5, #20]
  407834:	6929      	ldr	r1, [r5, #16]
  407836:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40783a:	ebc1 0a00 	rsb	sl, r1, r0
  40783e:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  407842:	1c60      	adds	r0, r4, #1
  407844:	107f      	asrs	r7, r7, #1
  407846:	4450      	add	r0, sl
  407848:	42b8      	cmp	r0, r7
  40784a:	463a      	mov	r2, r7
  40784c:	bf84      	itt	hi
  40784e:	4607      	movhi	r7, r0
  407850:	463a      	movhi	r2, r7
  407852:	055b      	lsls	r3, r3, #21
  407854:	d533      	bpl.n	4078be <__ssprint_r+0xbe>
  407856:	4611      	mov	r1, r2
  407858:	4658      	mov	r0, fp
  40785a:	f7fe ff4b 	bl	4066f4 <_malloc_r>
  40785e:	2800      	cmp	r0, #0
  407860:	d037      	beq.n	4078d2 <__ssprint_r+0xd2>
  407862:	4652      	mov	r2, sl
  407864:	6929      	ldr	r1, [r5, #16]
  407866:	9001      	str	r0, [sp, #4]
  407868:	f7fc f954 	bl	403b14 <memcpy>
  40786c:	89aa      	ldrh	r2, [r5, #12]
  40786e:	9b01      	ldr	r3, [sp, #4]
  407870:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407874:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407878:	81aa      	strh	r2, [r5, #12]
  40787a:	ebca 0207 	rsb	r2, sl, r7
  40787e:	eb03 000a 	add.w	r0, r3, sl
  407882:	616f      	str	r7, [r5, #20]
  407884:	612b      	str	r3, [r5, #16]
  407886:	6028      	str	r0, [r5, #0]
  407888:	60aa      	str	r2, [r5, #8]
  40788a:	4627      	mov	r7, r4
  40788c:	46a2      	mov	sl, r4
  40788e:	4652      	mov	r2, sl
  407890:	4649      	mov	r1, r9
  407892:	f7ff fa3d 	bl	406d10 <memmove>
  407896:	f8d8 2008 	ldr.w	r2, [r8, #8]
  40789a:	68ab      	ldr	r3, [r5, #8]
  40789c:	6828      	ldr	r0, [r5, #0]
  40789e:	1bdb      	subs	r3, r3, r7
  4078a0:	4450      	add	r0, sl
  4078a2:	1b14      	subs	r4, r2, r4
  4078a4:	60ab      	str	r3, [r5, #8]
  4078a6:	6028      	str	r0, [r5, #0]
  4078a8:	f8c8 4008 	str.w	r4, [r8, #8]
  4078ac:	b314      	cbz	r4, 4078f4 <__ssprint_r+0xf4>
  4078ae:	f8d6 9000 	ldr.w	r9, [r6]
  4078b2:	6874      	ldr	r4, [r6, #4]
  4078b4:	3608      	adds	r6, #8
  4078b6:	e7b2      	b.n	40781e <__ssprint_r+0x1e>
  4078b8:	4627      	mov	r7, r4
  4078ba:	46a2      	mov	sl, r4
  4078bc:	e7e7      	b.n	40788e <__ssprint_r+0x8e>
  4078be:	4658      	mov	r0, fp
  4078c0:	f7ff fd9c 	bl	4073fc <_realloc_r>
  4078c4:	4603      	mov	r3, r0
  4078c6:	2800      	cmp	r0, #0
  4078c8:	d1d7      	bne.n	40787a <__ssprint_r+0x7a>
  4078ca:	6929      	ldr	r1, [r5, #16]
  4078cc:	4658      	mov	r0, fp
  4078ce:	f7fe fe25 	bl	40651c <_free_r>
  4078d2:	230c      	movs	r3, #12
  4078d4:	f8cb 3000 	str.w	r3, [fp]
  4078d8:	89ab      	ldrh	r3, [r5, #12]
  4078da:	2200      	movs	r2, #0
  4078dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4078e0:	f04f 30ff 	mov.w	r0, #4294967295
  4078e4:	81ab      	strh	r3, [r5, #12]
  4078e6:	f8c8 2008 	str.w	r2, [r8, #8]
  4078ea:	f8c8 2004 	str.w	r2, [r8, #4]
  4078ee:	b003      	add	sp, #12
  4078f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4078f4:	2000      	movs	r0, #0
  4078f6:	f8c8 0004 	str.w	r0, [r8, #4]
  4078fa:	b003      	add	sp, #12
  4078fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407900 <__register_exitproc>:
  407900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407904:	4c25      	ldr	r4, [pc, #148]	; (40799c <__register_exitproc+0x9c>)
  407906:	6825      	ldr	r5, [r4, #0]
  407908:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40790c:	4606      	mov	r6, r0
  40790e:	4688      	mov	r8, r1
  407910:	4692      	mov	sl, r2
  407912:	4699      	mov	r9, r3
  407914:	b3c4      	cbz	r4, 407988 <__register_exitproc+0x88>
  407916:	6860      	ldr	r0, [r4, #4]
  407918:	281f      	cmp	r0, #31
  40791a:	dc17      	bgt.n	40794c <__register_exitproc+0x4c>
  40791c:	1c43      	adds	r3, r0, #1
  40791e:	b176      	cbz	r6, 40793e <__register_exitproc+0x3e>
  407920:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  407924:	2201      	movs	r2, #1
  407926:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40792a:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40792e:	4082      	lsls	r2, r0
  407930:	4311      	orrs	r1, r2
  407932:	2e02      	cmp	r6, #2
  407934:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  407938:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40793c:	d01e      	beq.n	40797c <__register_exitproc+0x7c>
  40793e:	3002      	adds	r0, #2
  407940:	6063      	str	r3, [r4, #4]
  407942:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  407946:	2000      	movs	r0, #0
  407948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40794c:	4b14      	ldr	r3, [pc, #80]	; (4079a0 <__register_exitproc+0xa0>)
  40794e:	b303      	cbz	r3, 407992 <__register_exitproc+0x92>
  407950:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407954:	f3af 8000 	nop.w
  407958:	4604      	mov	r4, r0
  40795a:	b1d0      	cbz	r0, 407992 <__register_exitproc+0x92>
  40795c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  407960:	2700      	movs	r7, #0
  407962:	e880 0088 	stmia.w	r0, {r3, r7}
  407966:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40796a:	4638      	mov	r0, r7
  40796c:	2301      	movs	r3, #1
  40796e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  407972:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  407976:	2e00      	cmp	r6, #0
  407978:	d0e1      	beq.n	40793e <__register_exitproc+0x3e>
  40797a:	e7d1      	b.n	407920 <__register_exitproc+0x20>
  40797c:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  407980:	430a      	orrs	r2, r1
  407982:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  407986:	e7da      	b.n	40793e <__register_exitproc+0x3e>
  407988:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40798c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407990:	e7c1      	b.n	407916 <__register_exitproc+0x16>
  407992:	f04f 30ff 	mov.w	r0, #4294967295
  407996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40799a:	bf00      	nop
  40799c:	00408034 	.word	0x00408034
  4079a0:	00000000 	.word	0x00000000

004079a4 <_calloc_r>:
  4079a4:	b510      	push	{r4, lr}
  4079a6:	fb02 f101 	mul.w	r1, r2, r1
  4079aa:	f7fe fea3 	bl	4066f4 <_malloc_r>
  4079ae:	4604      	mov	r4, r0
  4079b0:	b1d8      	cbz	r0, 4079ea <_calloc_r+0x46>
  4079b2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4079b6:	f022 0203 	bic.w	r2, r2, #3
  4079ba:	3a04      	subs	r2, #4
  4079bc:	2a24      	cmp	r2, #36	; 0x24
  4079be:	d818      	bhi.n	4079f2 <_calloc_r+0x4e>
  4079c0:	2a13      	cmp	r2, #19
  4079c2:	d914      	bls.n	4079ee <_calloc_r+0x4a>
  4079c4:	2300      	movs	r3, #0
  4079c6:	2a1b      	cmp	r2, #27
  4079c8:	6003      	str	r3, [r0, #0]
  4079ca:	6043      	str	r3, [r0, #4]
  4079cc:	d916      	bls.n	4079fc <_calloc_r+0x58>
  4079ce:	2a24      	cmp	r2, #36	; 0x24
  4079d0:	6083      	str	r3, [r0, #8]
  4079d2:	60c3      	str	r3, [r0, #12]
  4079d4:	bf11      	iteee	ne
  4079d6:	f100 0210 	addne.w	r2, r0, #16
  4079da:	6103      	streq	r3, [r0, #16]
  4079dc:	6143      	streq	r3, [r0, #20]
  4079de:	f100 0218 	addeq.w	r2, r0, #24
  4079e2:	2300      	movs	r3, #0
  4079e4:	6013      	str	r3, [r2, #0]
  4079e6:	6053      	str	r3, [r2, #4]
  4079e8:	6093      	str	r3, [r2, #8]
  4079ea:	4620      	mov	r0, r4
  4079ec:	bd10      	pop	{r4, pc}
  4079ee:	4602      	mov	r2, r0
  4079f0:	e7f7      	b.n	4079e2 <_calloc_r+0x3e>
  4079f2:	2100      	movs	r1, #0
  4079f4:	f7fc f928 	bl	403c48 <memset>
  4079f8:	4620      	mov	r0, r4
  4079fa:	bd10      	pop	{r4, pc}
  4079fc:	f100 0208 	add.w	r2, r0, #8
  407a00:	e7ef      	b.n	4079e2 <_calloc_r+0x3e>
  407a02:	bf00      	nop

00407a04 <__aeabi_uldivmod>:
  407a04:	b953      	cbnz	r3, 407a1c <__aeabi_uldivmod+0x18>
  407a06:	b94a      	cbnz	r2, 407a1c <__aeabi_uldivmod+0x18>
  407a08:	2900      	cmp	r1, #0
  407a0a:	bf08      	it	eq
  407a0c:	2800      	cmpeq	r0, #0
  407a0e:	bf1c      	itt	ne
  407a10:	f04f 31ff 	movne.w	r1, #4294967295
  407a14:	f04f 30ff 	movne.w	r0, #4294967295
  407a18:	f000 b97e 	b.w	407d18 <__aeabi_idiv0>
  407a1c:	f1ad 0c08 	sub.w	ip, sp, #8
  407a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407a24:	f000 f806 	bl	407a34 <__udivmoddi4>
  407a28:	f8dd e004 	ldr.w	lr, [sp, #4]
  407a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407a30:	b004      	add	sp, #16
  407a32:	4770      	bx	lr

00407a34 <__udivmoddi4>:
  407a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407a38:	468c      	mov	ip, r1
  407a3a:	460e      	mov	r6, r1
  407a3c:	4604      	mov	r4, r0
  407a3e:	9d08      	ldr	r5, [sp, #32]
  407a40:	2b00      	cmp	r3, #0
  407a42:	d150      	bne.n	407ae6 <__udivmoddi4+0xb2>
  407a44:	428a      	cmp	r2, r1
  407a46:	4617      	mov	r7, r2
  407a48:	d96c      	bls.n	407b24 <__udivmoddi4+0xf0>
  407a4a:	fab2 fe82 	clz	lr, r2
  407a4e:	f1be 0f00 	cmp.w	lr, #0
  407a52:	d00b      	beq.n	407a6c <__udivmoddi4+0x38>
  407a54:	f1ce 0420 	rsb	r4, lr, #32
  407a58:	fa20 f404 	lsr.w	r4, r0, r4
  407a5c:	fa01 f60e 	lsl.w	r6, r1, lr
  407a60:	ea44 0c06 	orr.w	ip, r4, r6
  407a64:	fa02 f70e 	lsl.w	r7, r2, lr
  407a68:	fa00 f40e 	lsl.w	r4, r0, lr
  407a6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  407a70:	0c22      	lsrs	r2, r4, #16
  407a72:	fbbc f0f9 	udiv	r0, ip, r9
  407a76:	fa1f f887 	uxth.w	r8, r7
  407a7a:	fb09 c610 	mls	r6, r9, r0, ip
  407a7e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  407a82:	fb00 f308 	mul.w	r3, r0, r8
  407a86:	42b3      	cmp	r3, r6
  407a88:	d909      	bls.n	407a9e <__udivmoddi4+0x6a>
  407a8a:	19f6      	adds	r6, r6, r7
  407a8c:	f100 32ff 	add.w	r2, r0, #4294967295
  407a90:	f080 8122 	bcs.w	407cd8 <__udivmoddi4+0x2a4>
  407a94:	42b3      	cmp	r3, r6
  407a96:	f240 811f 	bls.w	407cd8 <__udivmoddi4+0x2a4>
  407a9a:	3802      	subs	r0, #2
  407a9c:	443e      	add	r6, r7
  407a9e:	1af6      	subs	r6, r6, r3
  407aa0:	b2a2      	uxth	r2, r4
  407aa2:	fbb6 f3f9 	udiv	r3, r6, r9
  407aa6:	fb09 6613 	mls	r6, r9, r3, r6
  407aaa:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  407aae:	fb03 f808 	mul.w	r8, r3, r8
  407ab2:	45a0      	cmp	r8, r4
  407ab4:	d909      	bls.n	407aca <__udivmoddi4+0x96>
  407ab6:	19e4      	adds	r4, r4, r7
  407ab8:	f103 32ff 	add.w	r2, r3, #4294967295
  407abc:	f080 810a 	bcs.w	407cd4 <__udivmoddi4+0x2a0>
  407ac0:	45a0      	cmp	r8, r4
  407ac2:	f240 8107 	bls.w	407cd4 <__udivmoddi4+0x2a0>
  407ac6:	3b02      	subs	r3, #2
  407ac8:	443c      	add	r4, r7
  407aca:	ebc8 0404 	rsb	r4, r8, r4
  407ace:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407ad2:	2100      	movs	r1, #0
  407ad4:	2d00      	cmp	r5, #0
  407ad6:	d062      	beq.n	407b9e <__udivmoddi4+0x16a>
  407ad8:	fa24 f40e 	lsr.w	r4, r4, lr
  407adc:	2300      	movs	r3, #0
  407ade:	602c      	str	r4, [r5, #0]
  407ae0:	606b      	str	r3, [r5, #4]
  407ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407ae6:	428b      	cmp	r3, r1
  407ae8:	d907      	bls.n	407afa <__udivmoddi4+0xc6>
  407aea:	2d00      	cmp	r5, #0
  407aec:	d055      	beq.n	407b9a <__udivmoddi4+0x166>
  407aee:	2100      	movs	r1, #0
  407af0:	e885 0041 	stmia.w	r5, {r0, r6}
  407af4:	4608      	mov	r0, r1
  407af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407afa:	fab3 f183 	clz	r1, r3
  407afe:	2900      	cmp	r1, #0
  407b00:	f040 8090 	bne.w	407c24 <__udivmoddi4+0x1f0>
  407b04:	42b3      	cmp	r3, r6
  407b06:	d302      	bcc.n	407b0e <__udivmoddi4+0xda>
  407b08:	4282      	cmp	r2, r0
  407b0a:	f200 80f8 	bhi.w	407cfe <__udivmoddi4+0x2ca>
  407b0e:	1a84      	subs	r4, r0, r2
  407b10:	eb66 0603 	sbc.w	r6, r6, r3
  407b14:	2001      	movs	r0, #1
  407b16:	46b4      	mov	ip, r6
  407b18:	2d00      	cmp	r5, #0
  407b1a:	d040      	beq.n	407b9e <__udivmoddi4+0x16a>
  407b1c:	e885 1010 	stmia.w	r5, {r4, ip}
  407b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407b24:	b912      	cbnz	r2, 407b2c <__udivmoddi4+0xf8>
  407b26:	2701      	movs	r7, #1
  407b28:	fbb7 f7f2 	udiv	r7, r7, r2
  407b2c:	fab7 fe87 	clz	lr, r7
  407b30:	f1be 0f00 	cmp.w	lr, #0
  407b34:	d135      	bne.n	407ba2 <__udivmoddi4+0x16e>
  407b36:	1bf3      	subs	r3, r6, r7
  407b38:	ea4f 4817 	mov.w	r8, r7, lsr #16
  407b3c:	fa1f fc87 	uxth.w	ip, r7
  407b40:	2101      	movs	r1, #1
  407b42:	fbb3 f0f8 	udiv	r0, r3, r8
  407b46:	0c22      	lsrs	r2, r4, #16
  407b48:	fb08 3610 	mls	r6, r8, r0, r3
  407b4c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  407b50:	fb0c f300 	mul.w	r3, ip, r0
  407b54:	42b3      	cmp	r3, r6
  407b56:	d907      	bls.n	407b68 <__udivmoddi4+0x134>
  407b58:	19f6      	adds	r6, r6, r7
  407b5a:	f100 32ff 	add.w	r2, r0, #4294967295
  407b5e:	d202      	bcs.n	407b66 <__udivmoddi4+0x132>
  407b60:	42b3      	cmp	r3, r6
  407b62:	f200 80ce 	bhi.w	407d02 <__udivmoddi4+0x2ce>
  407b66:	4610      	mov	r0, r2
  407b68:	1af6      	subs	r6, r6, r3
  407b6a:	b2a2      	uxth	r2, r4
  407b6c:	fbb6 f3f8 	udiv	r3, r6, r8
  407b70:	fb08 6613 	mls	r6, r8, r3, r6
  407b74:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  407b78:	fb0c fc03 	mul.w	ip, ip, r3
  407b7c:	45a4      	cmp	ip, r4
  407b7e:	d907      	bls.n	407b90 <__udivmoddi4+0x15c>
  407b80:	19e4      	adds	r4, r4, r7
  407b82:	f103 32ff 	add.w	r2, r3, #4294967295
  407b86:	d202      	bcs.n	407b8e <__udivmoddi4+0x15a>
  407b88:	45a4      	cmp	ip, r4
  407b8a:	f200 80b5 	bhi.w	407cf8 <__udivmoddi4+0x2c4>
  407b8e:	4613      	mov	r3, r2
  407b90:	ebcc 0404 	rsb	r4, ip, r4
  407b94:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407b98:	e79c      	b.n	407ad4 <__udivmoddi4+0xa0>
  407b9a:	4629      	mov	r1, r5
  407b9c:	4628      	mov	r0, r5
  407b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407ba2:	f1ce 0120 	rsb	r1, lr, #32
  407ba6:	fa06 f30e 	lsl.w	r3, r6, lr
  407baa:	fa07 f70e 	lsl.w	r7, r7, lr
  407bae:	fa20 f901 	lsr.w	r9, r0, r1
  407bb2:	ea4f 4817 	mov.w	r8, r7, lsr #16
  407bb6:	40ce      	lsrs	r6, r1
  407bb8:	ea49 0903 	orr.w	r9, r9, r3
  407bbc:	fbb6 faf8 	udiv	sl, r6, r8
  407bc0:	ea4f 4419 	mov.w	r4, r9, lsr #16
  407bc4:	fb08 661a 	mls	r6, r8, sl, r6
  407bc8:	fa1f fc87 	uxth.w	ip, r7
  407bcc:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  407bd0:	fb0a f20c 	mul.w	r2, sl, ip
  407bd4:	429a      	cmp	r2, r3
  407bd6:	fa00 f40e 	lsl.w	r4, r0, lr
  407bda:	d90a      	bls.n	407bf2 <__udivmoddi4+0x1be>
  407bdc:	19db      	adds	r3, r3, r7
  407bde:	f10a 31ff 	add.w	r1, sl, #4294967295
  407be2:	f080 8087 	bcs.w	407cf4 <__udivmoddi4+0x2c0>
  407be6:	429a      	cmp	r2, r3
  407be8:	f240 8084 	bls.w	407cf4 <__udivmoddi4+0x2c0>
  407bec:	f1aa 0a02 	sub.w	sl, sl, #2
  407bf0:	443b      	add	r3, r7
  407bf2:	1a9b      	subs	r3, r3, r2
  407bf4:	fa1f f989 	uxth.w	r9, r9
  407bf8:	fbb3 f1f8 	udiv	r1, r3, r8
  407bfc:	fb08 3311 	mls	r3, r8, r1, r3
  407c00:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  407c04:	fb01 f60c 	mul.w	r6, r1, ip
  407c08:	429e      	cmp	r6, r3
  407c0a:	d907      	bls.n	407c1c <__udivmoddi4+0x1e8>
  407c0c:	19db      	adds	r3, r3, r7
  407c0e:	f101 32ff 	add.w	r2, r1, #4294967295
  407c12:	d26b      	bcs.n	407cec <__udivmoddi4+0x2b8>
  407c14:	429e      	cmp	r6, r3
  407c16:	d969      	bls.n	407cec <__udivmoddi4+0x2b8>
  407c18:	3902      	subs	r1, #2
  407c1a:	443b      	add	r3, r7
  407c1c:	1b9b      	subs	r3, r3, r6
  407c1e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  407c22:	e78e      	b.n	407b42 <__udivmoddi4+0x10e>
  407c24:	f1c1 0e20 	rsb	lr, r1, #32
  407c28:	fa22 f40e 	lsr.w	r4, r2, lr
  407c2c:	408b      	lsls	r3, r1
  407c2e:	4323      	orrs	r3, r4
  407c30:	fa20 f70e 	lsr.w	r7, r0, lr
  407c34:	fa06 f401 	lsl.w	r4, r6, r1
  407c38:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407c3c:	fa26 f60e 	lsr.w	r6, r6, lr
  407c40:	433c      	orrs	r4, r7
  407c42:	fbb6 f9fc 	udiv	r9, r6, ip
  407c46:	0c27      	lsrs	r7, r4, #16
  407c48:	fb0c 6619 	mls	r6, ip, r9, r6
  407c4c:	fa1f f883 	uxth.w	r8, r3
  407c50:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  407c54:	fb09 f708 	mul.w	r7, r9, r8
  407c58:	42b7      	cmp	r7, r6
  407c5a:	fa02 f201 	lsl.w	r2, r2, r1
  407c5e:	fa00 fa01 	lsl.w	sl, r0, r1
  407c62:	d908      	bls.n	407c76 <__udivmoddi4+0x242>
  407c64:	18f6      	adds	r6, r6, r3
  407c66:	f109 30ff 	add.w	r0, r9, #4294967295
  407c6a:	d241      	bcs.n	407cf0 <__udivmoddi4+0x2bc>
  407c6c:	42b7      	cmp	r7, r6
  407c6e:	d93f      	bls.n	407cf0 <__udivmoddi4+0x2bc>
  407c70:	f1a9 0902 	sub.w	r9, r9, #2
  407c74:	441e      	add	r6, r3
  407c76:	1bf6      	subs	r6, r6, r7
  407c78:	b2a0      	uxth	r0, r4
  407c7a:	fbb6 f4fc 	udiv	r4, r6, ip
  407c7e:	fb0c 6614 	mls	r6, ip, r4, r6
  407c82:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  407c86:	fb04 f808 	mul.w	r8, r4, r8
  407c8a:	45b8      	cmp	r8, r7
  407c8c:	d907      	bls.n	407c9e <__udivmoddi4+0x26a>
  407c8e:	18ff      	adds	r7, r7, r3
  407c90:	f104 30ff 	add.w	r0, r4, #4294967295
  407c94:	d228      	bcs.n	407ce8 <__udivmoddi4+0x2b4>
  407c96:	45b8      	cmp	r8, r7
  407c98:	d926      	bls.n	407ce8 <__udivmoddi4+0x2b4>
  407c9a:	3c02      	subs	r4, #2
  407c9c:	441f      	add	r7, r3
  407c9e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  407ca2:	ebc8 0707 	rsb	r7, r8, r7
  407ca6:	fba0 8902 	umull	r8, r9, r0, r2
  407caa:	454f      	cmp	r7, r9
  407cac:	4644      	mov	r4, r8
  407cae:	464e      	mov	r6, r9
  407cb0:	d314      	bcc.n	407cdc <__udivmoddi4+0x2a8>
  407cb2:	d029      	beq.n	407d08 <__udivmoddi4+0x2d4>
  407cb4:	b365      	cbz	r5, 407d10 <__udivmoddi4+0x2dc>
  407cb6:	ebba 0304 	subs.w	r3, sl, r4
  407cba:	eb67 0706 	sbc.w	r7, r7, r6
  407cbe:	fa07 fe0e 	lsl.w	lr, r7, lr
  407cc2:	40cb      	lsrs	r3, r1
  407cc4:	40cf      	lsrs	r7, r1
  407cc6:	ea4e 0303 	orr.w	r3, lr, r3
  407cca:	e885 0088 	stmia.w	r5, {r3, r7}
  407cce:	2100      	movs	r1, #0
  407cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407cd4:	4613      	mov	r3, r2
  407cd6:	e6f8      	b.n	407aca <__udivmoddi4+0x96>
  407cd8:	4610      	mov	r0, r2
  407cda:	e6e0      	b.n	407a9e <__udivmoddi4+0x6a>
  407cdc:	ebb8 0402 	subs.w	r4, r8, r2
  407ce0:	eb69 0603 	sbc.w	r6, r9, r3
  407ce4:	3801      	subs	r0, #1
  407ce6:	e7e5      	b.n	407cb4 <__udivmoddi4+0x280>
  407ce8:	4604      	mov	r4, r0
  407cea:	e7d8      	b.n	407c9e <__udivmoddi4+0x26a>
  407cec:	4611      	mov	r1, r2
  407cee:	e795      	b.n	407c1c <__udivmoddi4+0x1e8>
  407cf0:	4681      	mov	r9, r0
  407cf2:	e7c0      	b.n	407c76 <__udivmoddi4+0x242>
  407cf4:	468a      	mov	sl, r1
  407cf6:	e77c      	b.n	407bf2 <__udivmoddi4+0x1be>
  407cf8:	3b02      	subs	r3, #2
  407cfa:	443c      	add	r4, r7
  407cfc:	e748      	b.n	407b90 <__udivmoddi4+0x15c>
  407cfe:	4608      	mov	r0, r1
  407d00:	e70a      	b.n	407b18 <__udivmoddi4+0xe4>
  407d02:	3802      	subs	r0, #2
  407d04:	443e      	add	r6, r7
  407d06:	e72f      	b.n	407b68 <__udivmoddi4+0x134>
  407d08:	45c2      	cmp	sl, r8
  407d0a:	d3e7      	bcc.n	407cdc <__udivmoddi4+0x2a8>
  407d0c:	463e      	mov	r6, r7
  407d0e:	e7d1      	b.n	407cb4 <__udivmoddi4+0x280>
  407d10:	4629      	mov	r1, r5
  407d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407d16:	bf00      	nop

00407d18 <__aeabi_idiv0>:
  407d18:	4770      	bx	lr
  407d1a:	bf00      	nop
  407d1c:	454c4449 	.word	0x454c4449
  407d20:	00000000 	.word	0x00000000
  407d24:	09632509 	.word	0x09632509
  407d28:	25097525 	.word	0x25097525
  407d2c:	75250975 	.word	0x75250975
  407d30:	00000a0d 	.word	0x00000a0d
  407d34:	51726d54 	.word	0x51726d54
  407d38:	00000000 	.word	0x00000000
  407d3c:	20726d54 	.word	0x20726d54
  407d40:	00637653 	.word	0x00637653
  407d44:	00002580 	.word	0x00002580
  407d48:	000000c0 	.word	0x000000c0
  407d4c:	00000800 	.word	0x00000800
  407d50:	4c4c454d 	.word	0x4c4c454d
  407d54:	4f525441 	.word	0x4f525441
  407d58:	3030394e 	.word	0x3030394e
  407d5c:	4f422030 	.word	0x4f422030
  407d60:	5320544f 	.word	0x5320544f
  407d64:	45555145 	.word	0x45555145
  407d68:	0a45434e 	.word	0x0a45434e
  407d6c:	54524155 	.word	0x54524155
  407d70:	4e4f4320 	.word	0x4e4f4320
  407d74:	454c4f53 	.word	0x454c4f53
  407d78:	41545320 	.word	0x41545320
  407d7c:	44455452 	.word	0x44455452
  407d80:	204e4f20 	.word	0x204e4f20
  407d84:	54524155 	.word	0x54524155
  407d88:	61420a34 	.word	0x61420a34
  407d8c:	61526475 	.word	0x61526475
  407d90:	203a6574 	.word	0x203a6574
  407d94:	32353131 	.word	0x32353131
  407d98:	420a3030 	.word	0x420a3030
  407d9c:	3a737469 	.word	0x3a737469
  407da0:	4e0a3820 	.word	0x4e0a3820
  407da4:	7473206f 	.word	0x7473206f
  407da8:	6220706f 	.word	0x6220706f
  407dac:	20737469 	.word	0x20737469
  407db0:	0000000a 	.word	0x0000000a
  407db4:	20495053 	.word	0x20495053
  407db8:	54494e49 	.word	0x54494e49
  407dbc:	494c4149 	.word	0x494c4149
  407dc0:	4954415a 	.word	0x4954415a
  407dc4:	2d204e4f 	.word	0x2d204e4f
  407dc8:	41545320 	.word	0x41545320
  407dcc:	44455452 	.word	0x44455452
  407dd0:	0000000a 	.word	0x0000000a
  407dd4:	20495053 	.word	0x20495053
  407dd8:	54494e49 	.word	0x54494e49
  407ddc:	494c4149 	.word	0x494c4149
  407de0:	4954415a 	.word	0x4954415a
  407de4:	2d204e4f 	.word	0x2d204e4f
  407de8:	4e494620 	.word	0x4e494620
  407dec:	45485349 	.word	0x45485349
  407df0:	00000a44 	.word	0x00000a44
  407df4:	314d5744 	.word	0x314d5744
  407df8:	20303030 	.word	0x20303030
  407dfc:	54494e49 	.word	0x54494e49
  407e00:	494c4149 	.word	0x494c4149
  407e04:	4954415a 	.word	0x4954415a
  407e08:	2d204e4f 	.word	0x2d204e4f
  407e0c:	41545320 	.word	0x41545320
  407e10:	44455452 	.word	0x44455452
  407e14:	0000000a 	.word	0x0000000a
  407e18:	74736554 	.word	0x74736554
  407e1c:	49766544 	.word	0x49766544
  407e20:	30203a44 	.word	0x30203a44
  407e24:	0a782578 	.word	0x0a782578
  407e28:	00000000 	.word	0x00000000
  407e2c:	53737953 	.word	0x53737953
  407e30:	75746174 	.word	0x75746174
  407e34:	30203a73 	.word	0x30203a73
  407e38:	0a782578 	.word	0x0a782578
  407e3c:	00000000 	.word	0x00000000
  407e40:	314d5744 	.word	0x314d5744
  407e44:	20303030 	.word	0x20303030
  407e48:	54494e49 	.word	0x54494e49
  407e4c:	494c4149 	.word	0x494c4149
  407e50:	4954415a 	.word	0x4954415a
  407e54:	2d204e4f 	.word	0x2d204e4f
  407e58:	4e494620 	.word	0x4e494620
  407e5c:	45485349 	.word	0x45485349
  407e60:	00000a44 	.word	0x00000a44
  407e64:	43544157 	.word	0x43544157
  407e68:	474f4448 	.word	0x474f4448
  407e6c:	494e4920 	.word	0x494e4920
  407e70:	4c414954 	.word	0x4c414954
  407e74:	54415a49 	.word	0x54415a49
  407e78:	204e4f49 	.word	0x204e4f49
  407e7c:	5453202d 	.word	0x5453202d
  407e80:	45545241 	.word	0x45545241
  407e84:	00000a44 	.word	0x00000a44
  407e88:	43544157 	.word	0x43544157
  407e8c:	474f4448 	.word	0x474f4448
  407e90:	494e4920 	.word	0x494e4920
  407e94:	4c414954 	.word	0x4c414954
  407e98:	54415a49 	.word	0x54415a49
  407e9c:	204e4f49 	.word	0x204e4f49
  407ea0:	4946202d 	.word	0x4946202d
  407ea4:	4853494e 	.word	0x4853494e
  407ea8:	000a4445 	.word	0x000a4445
  407eac:	424f4c47 	.word	0x424f4c47
  407eb0:	49204c41 	.word	0x49204c41
  407eb4:	49205152 	.word	0x49205152
  407eb8:	4954494e 	.word	0x4954494e
  407ebc:	5a494c41 	.word	0x5a494c41
  407ec0:	4f495441 	.word	0x4f495441
  407ec4:	202d204e 	.word	0x202d204e
  407ec8:	52415453 	.word	0x52415453
  407ecc:	0a444554 	.word	0x0a444554
  407ed0:	00000000 	.word	0x00000000
  407ed4:	424f4c47 	.word	0x424f4c47
  407ed8:	49204c41 	.word	0x49204c41
  407edc:	49205152 	.word	0x49205152
  407ee0:	4954494e 	.word	0x4954494e
  407ee4:	5a494c41 	.word	0x5a494c41
  407ee8:	4f495441 	.word	0x4f495441
  407eec:	202d204e 	.word	0x202d204e
  407ef0:	494e4946 	.word	0x494e4946
  407ef4:	44454853 	.word	0x44454853
  407ef8:	0000000a 	.word	0x0000000a
  407efc:	49524550 	.word	0x49524550
  407f00:	52454850 	.word	0x52454850
  407f04:	49204c41 	.word	0x49204c41
  407f08:	49205152 	.word	0x49205152
  407f0c:	4954494e 	.word	0x4954494e
  407f10:	5a494c41 	.word	0x5a494c41
  407f14:	4f495441 	.word	0x4f495441
  407f18:	202d204e 	.word	0x202d204e
  407f1c:	52415453 	.word	0x52415453
  407f20:	0a444554 	.word	0x0a444554
  407f24:	00000000 	.word	0x00000000
  407f28:	49524550 	.word	0x49524550
  407f2c:	52454850 	.word	0x52454850
  407f30:	49204c41 	.word	0x49204c41
  407f34:	49205152 	.word	0x49205152
  407f38:	4954494e 	.word	0x4954494e
  407f3c:	5a494c41 	.word	0x5a494c41
  407f40:	4f495441 	.word	0x4f495441
  407f44:	202d204e 	.word	0x202d204e
  407f48:	494e4946 	.word	0x494e4946
  407f4c:	44454853 	.word	0x44454853
  407f50:	0000000a 	.word	0x0000000a
  407f54:	68737550 	.word	0x68737550
  407f58:	69775320 	.word	0x69775320
  407f5c:	20686374 	.word	0x20686374
  407f60:	00000a31 	.word	0x00000a31
  407f64:	68737550 	.word	0x68737550
  407f68:	69775320 	.word	0x69775320
  407f6c:	20686374 	.word	0x20686374
  407f70:	00000a32 	.word	0x00000a32
  407f74:	3456414e 	.word	0x3456414e
  407f78:	66654c20 	.word	0x66654c20
  407f7c:	00000a74 	.word	0x00000a74
  407f80:	3456414e 	.word	0x3456414e
  407f84:	67695220 	.word	0x67695220
  407f88:	000a7468 	.word	0x000a7468
  407f8c:	3456414e 	.word	0x3456414e
  407f90:	0a705520 	.word	0x0a705520
  407f94:	00000000 	.word	0x00000000
  407f98:	3456414e 	.word	0x3456414e
  407f9c:	776f4420 	.word	0x776f4420
  407fa0:	00000a6e 	.word	0x00000a6e
  407fa4:	3456414e 	.word	0x3456414e
  407fa8:	73755020 	.word	0x73755020
  407fac:	00000a68 	.word	0x00000a68
  407fb0:	3556414e 	.word	0x3556414e
  407fb4:	66654c20 	.word	0x66654c20
  407fb8:	00000a74 	.word	0x00000a74
  407fbc:	3556414e 	.word	0x3556414e
  407fc0:	67695220 	.word	0x67695220
  407fc4:	000a7468 	.word	0x000a7468
  407fc8:	3556414e 	.word	0x3556414e
  407fcc:	0a705520 	.word	0x0a705520
  407fd0:	00000000 	.word	0x00000000
  407fd4:	3556414e 	.word	0x3556414e
  407fd8:	776f4420 	.word	0x776f4420
  407fdc:	00000a6e 	.word	0x00000a6e
  407fe0:	3556414e 	.word	0x3556414e
  407fe4:	73755020 	.word	0x73755020
  407fe8:	00000a68 	.word	0x00000a68
  407fec:	4c414e41 	.word	0x4c414e41
  407ff0:	4555474f 	.word	0x4555474f
  407ff4:	54494220 	.word	0x54494220
  407ff8:	0a214843 	.word	0x0a214843
  407ffc:	00000000 	.word	0x00000000
  408000:	4b534154 	.word	0x4b534154
  408004:	00000031 	.word	0x00000031
  408008:	54545542 	.word	0x54545542
  40800c:	41544e4f 	.word	0x41544e4f
  408010:	00004b53 	.word	0x00004b53
  408014:	6867694c 	.word	0x6867694c
  408018:	6f207374 	.word	0x6f207374
  40801c:	48200a6e 	.word	0x48200a6e
  408020:	68532069 	.word	0x68532069
  408024:	6c65766f 	.word	0x6c65766f
  408028:	726f4c20 	.word	0x726f4c20
  40802c:	00000a64 	.word	0x00000a64
  408030:	00000043 	.word	0x00000043

00408034 <_global_impure_ptr>:
  408034:	20400018                                ..@ 

00408038 <zeroes.7035>:
  408038:	30303030 30303030 30303030 30303030     0000000000000000
  408048:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  408058:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  408068:	00000000 33323130 37363534 62613938     ....0123456789ab
  408078:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  408088:	00000030                                0...

0040808c <blanks.7034>:
  40808c:	20202020 20202020 20202020 20202020                     
  40809c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4080ac:	49534f50 00000058 0000002e              POSIX.......

004080b8 <__mprec_tens>:
  4080b8:	00000000 3ff00000 00000000 40240000     .......?......$@
  4080c8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4080d8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4080e8:	00000000 412e8480 00000000 416312d0     .......A......cA
  4080f8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408108:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408118:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408128:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408138:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408148:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408158:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408168:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408178:	79d99db4 44ea7843                       ...yCx.D

00408180 <__mprec_bigtens>:
  408180:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408190:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4081a0:	7f73bf3c 75154fdd                       <.s..O.u

004081a8 <p05.5373>:
  4081a8:	00000005 00000019 0000007d              ........}...

004081b4 <_init>:
  4081b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4081b6:	bf00      	nop
  4081b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4081ba:	bc08      	pop	{r3}
  4081bc:	469e      	mov	lr, r3
  4081be:	4770      	bx	lr

004081c0 <__init_array_start>:
  4081c0:	004054b9 	.word	0x004054b9

004081c4 <__frame_dummy_init_array_entry>:
  4081c4:	00400165                                e.@.

004081c8 <_fini>:
  4081c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4081ca:	bf00      	nop
  4081cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4081ce:	bc08      	pop	{r3}
  4081d0:	469e      	mov	lr, r3
  4081d2:	4770      	bx	lr

004081d4 <__fini_array_start>:
  4081d4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <uxCriticalNesting>:
2040000c:	aaaa aaaa                                   ....

20400010 <g_interrupt_enabled>:
20400010:	0001 0000                                   ....

20400014 <SystemCoreClock>:
20400014:	0900 003d                                   ..=.

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	8030 0040 0000 0000 0000 0000 0000 0000     0.@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lconv>:
20400444:	80b4 0040 7ffc 0040 7ffc 0040 7ffc 0040     ..@...@...@...@.
20400454:	7ffc 0040 7ffc 0040 7ffc 0040 7ffc 0040     ..@...@...@...@.
20400464:	7ffc 0040 7ffc 0040 ffff ffff ffff ffff     ..@...@.........
20400474:	ffff ffff ffff 0000                         ........

2040047c <__malloc_av_>:
	...
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 

20400884 <__malloc_trim_threshold>:
20400884:	0000 0002                                   ....

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....
