vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_1/sim/design_1_rst_ps7_0_50M_1.vhd" \
"../../../bd/design_1/ipshared/4997/hdl/JG_ZYNQ_RGB_CORE_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/4997/hdl/JG_ZYNQ_RGB_CORE_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_JG_ZYNQ_RGB_CORE_0_0/sim/design_1_JG_ZYNQ_RGB_CORE_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
