@INPROCEEDINGS{liu16, 
author={C. C. Liu}, 
booktitle={IEEE ISSCC Dig. Tech. Papers},
title="{A 0.35mW 12b 100MS/s SAR-assisted digital slope ADC in 28nm CMOS}", 
year={2016}, 
pages={462-463}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);integrated circuit noise;ADC type;CMOS technology;SAR-assisted digital slope ADC;SAR-assisted pipelined ADC;advanced CMOS processes;coarse comparator;comparator noise;digital-slope ADC;high-speed SAR ADC;noise-tolerant SAR ADC;power 0.35 mW;size 28 nm;voltage 0.9 V;word length 12 bit;word length 6 bit;word length 7 bit;CMOS integrated circuits;Capacitors;Delay lines;Frequency measurement;Signal resolution;Switches;Time-domain analysis}, 
doi={10.1109/ISSCC.2016.7418107}, 
month={},}

@ARTICLE{patil16, 
author={S. Patil and A. Ratiu and D. Morche and Y. Tsividis}, 
journal={IEEE J. Solid-State Circuits}, 
title="{A 3-10 fJ/conv-step Error-Shaping Alias-Free Continuous-Time ADC}", 
year={2016}, 
volume={51}, 
number={4}, 
pages={908-918}, 
keywords={analogue-digital conversion;digital signal processing chips;silicon-on-insulator;FDSOI process;analog-digital converter;baseband SNDR;continuous-time DSP;continuous-time data conversion;digital circuit;digital signal processing;error-shaping alias-free continuous-time ADC;event-driven flexible signal processing;first-order quantization error spectral shaping;power 8 muW;power dissipation;quantization noise floor;signal conversion;size 28 nm;superior spectral property;voltage 0.65 V;Context;Delays;Digital signal processing;Modulation;Pulse shaping methods;Quantization (signal);Receivers;Analog-to-digital converter;CT DSP;DSP;asynchronous;continuous-time ADC;level-crossing sampling;wake up}, 
doi={10.1109/JSSC.2016.2519396}, 
ISSN={0018-9200}, 
month={April},}

@INPROCEEDINGS{liu10a, 
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin and C. M. Huang}, 
booktitle={Proc. IEEE Symp. VLSI Circuits},
title="{A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18 $\mu$m CMOS}", 
year={2010}, 
pages={241-242}, 
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;digital-analogue conversion;synthetic aperture radar;CMOS technology;DAC network;analog-digital conversion;asynchronous SAR ADC;digital-analog conversion;power 98 muW;size 0.18 mum;synthetic aperture radar;variable window function;voltage 1 V;word length 10 bit;Arrays;CMOS integrated circuits;Capacitors;Clocks;Frequency measurement;Power demand;Switches}, 
doi={10.1109/VLSIC.2010.5560283}, 
ISSN={2158-5601}, 
month={June},}


@ARTICLE{liu10, 
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure}", 
year={2010}, 
volume={45}, 
number={4}, 
pages={731-740}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;capacitor switching;comparators (circuits);low-power electronics;CMOS technology;SAR ADC;SNDR;comparator;figure of merit;input common-mode voltage;low-power successive approximation register analog-to-digital converter;monotonic capacitor switching procedure;power 0.826 mW;signal-dependent offset;size 0.13 mum;voltage 1.2 V;word length 10 bit;Analog-digital conversion;CMOS process;CMOS technology;Capacitance;Capacitors;Energy consumption;Energy efficiency;Power dissipation;Sampling methods;Voltage;Analog-to-digital converter;energy efficient;low power;successive approximation register}, 
doi={10.1109/JSSC.2010.2042254}, 
ISSN={0018-9200}, 
month={April},}

@ARTICLE{kapusta13, 
author={R. Kapusta and J. Shen and S. Decker and H. Li and E. Ibaragi and H. Zhu}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS}", 
year={2013}, 
volume={48}, 
number={12}, 
pages={3059-3066}, 
keywords={CMOS integrated circuits;analogue-digital conversion;timing circuits;CMOS;SAR ADC;SNDR;on-chip DAC charge redistribution;size 65 nm;successive approximation register;timer circuit;Ash;Capacitors;Clocks;Redundancy;Switches;System-on-chip;Timing;ADC;CMOS;double-sampling;flash;reference reservoir;self-timed;successive approximation}, 
doi={10.1109/JSSC.2013.2274113}, 
ISSN={0018-9200}, 
month={Dec},}

@ARTICLE{fredenburg12, 
author={J. A. Fredenburg and M. P. Flynn}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC}", 
year={2012}, 
volume={47}, 
number={12}, 
pages={2898-2904}, 
keywords={FIR filters;analogue-digital conversion;comparators (circuits);integrating circuits;ENOB;SAR DAC array;bandwidth 11 MHz;charge-redistribution;decoupling comparator noise;loop filter;low-quality integrator;noise-shaping scheme;oversampling noise-shaping SAR ADC architecture;power 806 muW;quantization noise;size 65 nm;successive approximation ADC;two-tap charge-domain FIR filter;voltage 1.2 V;word length 10 bit;word length 8 bit;Arrays;Capacitors;Finite impulse response filter;Noise shaping;Switches;Transfer functions;Analog-to-digital;CMOS;converter}, 
doi={10.1109/JSSC.2012.2217874}, 
ISSN={0018-9200}, 
month={Dec},}


@ARTICLE{harpe12a, 
author={P. Harpe and B. Busze and K. Philips and H. de Groot}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A 0.47-1.6 mW 5-bit 0.5-1 GS/s Time-Interleaved SAR ADC for Low-Power UWB Radios}", 
year={2012}, 
volume={47}, 
number={7}, 
pages={1594-1602}, 
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;calibration;capacitors;comparators (circuits);low-power electronics;ultra wideband communication;CMOS process;capacitance 400 aF;decoupling capacitors;distributed clock divider;low-power UWB radios;offset calibration scheme;power 0.47 mW to 1.6 mW;power consumption;self-resetting comparator;size 90 nm;time-interleaved asynchronous SAR ADC;voltage 1 V;word length 5 bit;Arrays;Calibration;Capacitors;Clocks;Layout;Noise;Quantization;ADC;CMOS;analog-to-digital conversion;successive approximation;time-interleaving}, 
doi={10.1109/JSSC.2012.2191042}, 
ISSN={0018-9200}, 
month={},}

@INPROCEEDINGS{wulff16, 
author={C. Wulff and T. Ytterdal}, 
booktitle="{Proc. 42nd Eur. Solid-State Circuits Conf. (ESSCIRC)}",
title="{A compiled 3.5fJ/conv.step 9b 20MS/s SAR ADC for wireless applications in 28nm FDSOI}", 
year={2016}, 
pages={177-180}, 
keywords={analogue-digital conversion;comparators (circuits);silicon-on-insulator;CDAC;DRC/LVS;FDSOI;FoM;IO transistor;SAR ADC;analog-digital converter;comparator clock generation;size 28 nm;successive approximation register;wireless application;Capacitors;Clocks;Layout;Logic gates;Silicon-on-insulator;Switches;Transistors}, 
doi={10.1109/ESSCIRC.2016.7598271}, 
month={},}

@ARTICLE{fahmy15, 
author={A. Fahmy and J. Liu and T. Kim and N. Maghari}, 
journal={IEEE Trans. Circuits Syst. II, Express Briefs},
title="{An All-Digital Scalable and Reconfigurable Wide-Input Range Stochastic ADC Using Only Standard Cells}", 
year={2015}, 
volume={62}, 
number={8}, 
pages={731-735}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;interpolation;Gaussian linear interpolation;Verilog;all-digital scalable ADC;analog-to-digital converter;complementary metal-oxide-semiconductor process;digital design tool;digital gate;digital standard cell;digitally generated analog reference voltage;distortion ratio;minimum-sized transistor;programmable differential input range;reconfigurable wide-input range stochastic ADC;signal-to-noise ratio;size 130 nm;word length 10 bit;Ash;Generators;Logic gates;Signal resolution;Standards;Voltage measurement;Analog-to-digital converter (ADC);digital gates;flash ADC;standard cells;standard-cells;stochastic ADC;synthesis}, 
doi={10.1109/TCSII.2015.2415231}, 
ISSN={1549-7747}, 
month={Aug},}

@ARTICLE{deng15, 
author={W. Deng and D. Yang and T. Ueno and T. Siriburanon and S. Kondo and K. Okada and A. Matsuzawa}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique}", 
year={2015}, 
volume={50}, 
number={1}, 
pages={68-80}, 
keywords={CMOS digital integrated circuits;UHF oscillators;digital phase locked loops;digital-analogue conversion;injection locked oscillators;phase locked oscillators;varactors;P&R;RMS jitter;current output digital-to-analog converter;current-output DAC;digital CMOS process;digital design flow;digital standard cells;fine-resolution digital varactor;fully synthesizable all-digital PLL;fully synthesizable phase-locked loop;gated edge injection locking technique;interpolative phase coupled oscillator;layout area;place-and-routed;power 780 muW;size 60 mum;Bandwidth;Layout;Phase locked loops;Phase noise;Tuning;Varactors;AD-PLL;CMOS;DAC;PLL;PVT;digital varactor;dual loop;edge injection;gated injection;injection-locking;logic synthesis;low jitter;low power;small area;standard cell;synthesizable}, 
doi={10.1109/JSSC.2014.2348311}, 
ISSN={0018-9200}, 
month={Jan},}

@ARTICLE{wu15, 
author={P. H. Wu and M. P. H. Lin and T. C. Chen and C. F. Yeh and X. Li and T. Y. Ho}, 
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
title={A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise}, 
year={2015}, 
volume={34}, 
number={2}, 
pages={199-212}, 
keywords={analogue circuits;network synthesis;analog layout design;analog physical synthesis methodology;existent design expertise;knowledge-based physical synthesis methodology;quality-approved legacy layouts;Algorithm design and analysis;Databases;Integrated circuit interconnections;Knowledge based systems;Layout;Logic gates;Pattern matching;Analog layout;design pattern;knowledge mining;knowledge mining, placement;migration;physical design;placement;routing;routing, migration}, 
doi={10.1109/TCAD.2014.2379630}, 
ISSN={0278-0070}, 
month={Feb},}

@ARTICLE{rijmenants89, 
author={J. Rijmenants and J. B. Litsios and T. R. Schwarz and M. G. R. Degrauwe}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{ILAC: an automated layout tool for analog CMOS circuits}", 
year={1989}, 
volume={24}, 
number={2}, 
pages={417-425}, 
keywords={CMOS integrated circuits;cellular arrays;circuit layout CAD;linear integrated circuits;ADC;IDAC;ILAC;amplifiers;analog CMOS cells;analog CMOS circuits;analog layout constraints;analog to digital convertors;automated layout tool;automatically generates geometrical layout;cell height;circuit description;comparators;coupling constraints;current references;design tool;device matching;fully functional analog CMOS cell compiler;functional specifications;input/output pin locations;interactive design for analog circuits;interactive layout of analog CMOS circuits;library of circuits;oscillators;process-independent tool;symmetry;user-specified constraints;voltage references;Analog circuits;Application specific integrated circuits;CMOS analog integrated circuits;CMOS technology;Coupling circuits;Helium;Routing;Software libraries;Voltage;Voltage-controlled oscillators}, 
doi={10.1109/4.18603}, 
ISSN={0018-9200}, 
month={Apr},}

@ARTICLE{bruce96, 
author={J. D. Bruce and H. W. Li and M. J. Dallabetta and R. J. Baker}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{Analog layout using ALAS!}", 
year={1996}, 
volume={31}, 
number={2}, 
pages={271-274}, 
keywords={analogue integrated circuits;circuit layout CAD;circuit optimisation;integrated circuit layout;interactive programming;network routing;ALAS!;CIF layouts;CalTech Intermediate Format;analog layout assistant;automatic generation;common-centroid interdigitated device pairs;layout editor;passive components;CMOS process;Capacitors;Design automation;Integrated circuit technology;Mirrors;Resistors;Routing;Testing;Topology;Workstations}, 
doi={10.1109/4.488007}, 
ISSN={0018-9200}, 
month={Feb},}

@INPROCEEDINGS{lin16, 
author={M. P. H. Lin and Y. W. Chang and C. M. Hung}, 
booktitle={2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
title={Recent research development and new challenges in analog layout synthesis}, 
year={2016}, 
pages={617-622}, 
keywords={analogue integrated circuits;circuit layout;electronic design automation;logic design;mixed analogue-digital integrated circuits;system-on-chip;SoC design;analog electronic design automation tools;analog integrated circuits;analog layout design;analog layout synthesis;analog-mixed-signal IC design;digital EDA tools;mixed-signal integrated circuits;system-on-chip;Circuit optimization;Consumer electronics;Integrated circuit interconnections;Layout;Routing;Thermal analysis;Analog layout synthesis;FinFET;analog placement;analog routing;common centroid;knowledge mining;layout dependent effect;layout migration;layout retargeting;matching;proximity;regularity;symmetry;symmetry island}, 
doi={10.1109/ASPDAC.2016.7428080}, 
month={Jan},}

@ARTICLE{lewyn09, 
author={L. L. Lewyn and T. Ytterdal and C. Wulff and K. Martin}, 
journal="{Proc. IEEE}", 
title="{Analog Circuit Design in Nanoscale CMOS Technologies}", 
year={2009}, 
volume={97}, 
number={10}, 
pages={1687-1714}, 
keywords={CMOS analogue integrated circuits;analogue-digital conversion;electric breakdown;electromigration;semiconductor device reliability;analog CMOS design;analog circuit design;analog-to-digital converters;cascode circuit;chip power dissipation;complementary metal-oxide-semiconductor technologies;electromigration effects;foundry-specified drain-source voltage limits;hot carrier injection;leakage effects;lithographic effects;long-distance matching effects;mobility effects;nanoscale CMOS technologies;time-dependent dielectric breakdown effects;Analog circuits;CMOS analog integrated circuits;CMOS technology;Circuit simulation;Circuit synthesis;Computational modeling;Computer simulation;Energy efficiency;Hot carrier injection;Voltage;ADC survey;CHE;CHISEL;CMOS;DFM;DFR;GNR;HCI;HP process;ITRS;LP process;NBTI;SOC;STI;SWCN;TDDB;WPE;analog;analog-to-digital converters;design for manufacturing;design for reliability;device matching;device scaling;dielectric breakdown;electromigration (EM);excess overdrive (EOD);figure-of-merit;hot carrier;hot electron;litho-friendly design (LFD);nanoscale;nanoscale CMOS technology;overdrive (OD);physical design;reliability;stress;voltage headroom}, 
doi={10.1109/JPROC.2009.2024663}, 
ISSN={0018-9219}, 
month={Oct},}

@ARTICLE{lewyn11, 
author={L. Lewyn and N. Williams},
journal="{Proc. IEEE}", 
title="{Is a New Paradigm for Nanoscale Analog CMOS Design Needed?}", 
year={2011}, 
volume={99}, 
number={1}, 
pages={3-6}, 
keywords={CMOS analogue integrated circuits;integrated circuit layout;integrated circuit modelling;analog physical design;nanoscale analog CMOS IC design productivity;physical device pattern separation dimensions;postlayout circuit performance;prelayout simulation models;semiconductor industry}, 
doi={10.1109/JPROC.2010.2083810}, 
ISSN={0018-9219}, 
month={Jan},}


@ARTICLE{weaver14, 
author={S. Weaver and B. Hershberg and U. K. Moon}, 
journal={IEEE Trans. Circuits Syst. I, Reg. Papers},
title="{Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells}", 
year={2014}, 
volume={61}, 
number={1}, 
pages={84-91}, 
keywords={CMOS logic circuits;Gaussian distribution;analogue-digital conversion;comparators (circuits);hardware description languages;network synthesis;piecewise linear techniques;stochastic processes;CMOS;Gaussian offset distribution;Verilog code;analog comparator;cross coupled digital NAND gates;digitally synthesized stochastic flash ADC;physical layout;piecewise linear inverse Gaussian CDF function;size 90 nm;standard digital cells;standard digital library;synthesized comparators;three input digital NAND gates;virtual voltage references;Analog-digital conversion;circuit synthesis;stochastic systems}, 
doi={10.1109/TCSI.2013.2268571}, 
ISSN={1549-8328}, 
month={Jan},}

@INPROCEEDINGS{weaver11, 
author={S. Weaver and B. Hershberg and U. K. Moon}, 
booktitle={VLSI Circuits (VLSIC), 2011 Symposium on}, 
title="{Digitally synthesized stochastic flash ADC using only standard digital cells}", 
year={2011}, 
pages={266-267}, 
keywords={CMOS digital integrated circuits;Gaussian distribution;analogue-digital conversion;comparators (circuits);flash memories;logic gates;3-input NAND gates;Verilog code;analog comparator;digital CMOS;digital cell library;digitally synthesized stochastic flash ADC;size 90 nm;three-section piecewise-linear inverse Gaussian CDF function;Clocks;Digital signal processing;Frequency measurement;Hardware;Hardware design languages;MOS devices;Shape}, 
ISSN={2158-5601}, 
month={June},}

@INPROCEEDINGS{Jeong15, 
author={Seokhyeon Jeong and Wanyeong Jung and Dongsuk Jeon and O. Berenfeld and H. Oral and G. Kruger and D. Blaauw and D. Sylvester}, 
booktitle={VLSI Circuits (VLSI Circuits), 2015 Symposium on}, 
title="{A 120nW 8b sub-ranging SAR ADC with signal-dependent charge recycling for biomedical applications}", 
year={2015}, 
pages={C60-C61}, 
keywords={analogue-digital conversion;comparators (circuits);medical signal processing;SAR ADC;biomedical applications;bursty signals;comparator;digital logic;power 120 nW;signal-dependent charge recycling;size 0.18 mum;voltage 0.6 V;Arrays;Biomedical measurement;Capacitance;Capacitors;Electrocardiography;Semiconductor device measurement;Switches}, 
doi={10.1109/VLSIC.2015.7231327}, 
month={June},}

@INPROCEEDINGS{harpe12, 
author={P. Harpe and G. Dolmans and K. Philips and H. de Groot}, 
booktitle="{Proc. 38th Eur. Solid-State Circuits Conf. (ESSCIRC)}",
title="{A 0.7V 7-to-10bit 0-to-2MS/s flexible SAR ADC for ultra low-power wireless sensor nodes}", 
year={2012}, 
pages={373-376}, 
keywords={CMOS integrated circuits;analogue-digital conversion;wireless sensor networks;CMOS;flexible SAR ADC;low-voltage operation;offset compensation;power efficiency;pseudodifferential DAC switching;receiver frontends;reconfigurable DAC;reconfigurable comparator;sensor interfacing;simplified asynchronous logic control;ultra low-power wireless sensor nodes;Accuracy;Capacitors;Clocks;Power demand;Switches;Wireless communication;Wireless sensor networks}, 
doi={10.1109/ESSCIRC.2012.6341363}, 
ISSN={1930-8833}, 
month={},}

@ARTICLE{martin13, 
author={R. Martins and N. Lourenço and N. Horta}, 
journal={IEEE Trans. Comput.- Aided Design Integr. Circuits Syst.},
title="{LAYGEN II - Automatic Layout Generation of Analog Integrated Circuits}", 
year={2013}, 
volume={32}, 
number={11}, 
pages={1641-1654}, 
keywords={analogue integrated circuits;electronic design automation;evolutionary computation;integrated circuit layout;LAYGEN II;analog integrated circuits;automatic layout generation;circuit level structure;design automation tool;evolutionary computation techniques;multiobjective multiconstraint evolutionary algorithm;optimization kernel;template descriptions;Design automation;Generators;Graphical user interfaces;Guidelines;Integrated circuits;Layout;Routing;Analog integrated circuits;Layout Generation;computer aided design;electronic design automation;evolutionary computation}, 
doi={10.1109/TCAD.2013.2269050}, 
ISSN={0278-0070}, 
month={Nov},}


@book{masterRegex,
 author = {Friedl, Jeffrey E. F.},
 editor = {Oram, Andy},
 title = {Mastering Regular Expressions},
 year = {2002},
 edition = {2},
 publisher = {O'Reilly \& Associates, Inc.},
 address = {Sebastopol, CA, USA},
} 

@ARTICLE{varzaghani13, 
author={A. Varzaghani and A. Kasapi and D. N. Loizos and Song-Hee Paik and S. Verma and S. Zogopoulos and S. Sidiropoulos}, 
journal={IEEE J. Solid-State Circuits}, 
title="{A 10.3-GS/s, 6-Bit Flash {ADC} for 10G Ethernet Applications}", 
year={2013}, 
volume={48}, 
number={12}, 
pages={3038-3048}, 
keywords={CMOS integrated circuits;adders;analogue-digital conversion;binary codes;calibration;comparators (circuits);digital signal processing chips;digital-analogue conversion;ladder networks;local area networks;microwave amplifiers;microwave integrated circuits;microwave switches;resistors;sample and hold circuits;10GE standard;4-way interleaved ADC;CMOS flash ADC;NRZ 10G Ethernet standard;SNDR;T-H switch;VGA;Wallace-tree adder;analog frontend;bandwidth 3.5 GHz to 6 GHz;calibration DAC;comparator;comparator array;copper channel;fiber channel;frontend variable gain amplifier;power 242 mW;resistor ladder;size 40 nm;thermometer-to-binary encoder;track-and-hold switch;universal DSP-based receiver;voltage 0.9 V;word length 6 bit;word length 8 bit;Adders;Bandwidth;Calibration;Clocks;Receivers;Standards;Tuning;10G Ethernet;A/D conversion;ADC;CX1;DFE;DSP-based receiver;FFE;KR;LRM;MMF;SR;Wallace-tree adder;comparator re-ordering;flash ADC;time-interleaved ADC}, 
doi={10.1109/JSSC.2013.2279419}, 
ISSN={0018-9200}, 
month={Dec},}

@online{youtube_wulff15,
  author = {C. Wulff},
  title = {{SAR} in 4 minutes},
  year = 2014,
  url = {https://youtu.be/swuKaLeTaNo},
  urldate = {2016-03-10}
}

@online{GDS3D,
  author = "{University of Twente, Integrated Circuit Design Group}",
  title = "{GDS3D, Interactive 3D Layout Viewer for GDSII}",
  year = 2016,
  url = {https://sourceforge.net/projects/gds3d/},
  urldate = {2016-11-17}
}


@online{json16,
  author = {Douglas Crockford},
  title = "{JavaScript Object Notation}",
  year = 2016,
  url = {http://www.json.org},
  urldate = {2016-11-20}
}


@online{ciccreator16,
  author = {C. Wulff},
  title = "{Custom IC creator}",
  year = 2016,
  url = {https://github.com/wulffern/ciccreator},
  urldate = {2016-04-07}
}

@online{garvik15,
  author = {H. Garvik},
  title = "{An energy efficient noise-shaping SAR ADC in 28 nm FDSOI, Master thesis}",
  year = 2015,
  url = {http://hdl.handle.net/11250/2371464},
  urldate = {2017-01-14}
}



@online{eps92,
  author = "{Adobe Systems Incorporated}",
  title = "{Encapsulated PostScript — File Format Specification, Version 3.0}",
  year = 1992,
  url = {http://partners.adobe.com/public/developer/en/ps/5002.EPSF_Spec.pdf},
  urldate = {1992}
}


@online{latex16,
  author = "{The {\LaTeX} Project}",
  title = "{{\LaTeX} – A document preparation system}",
  year = 2016,
  url = {https://www.latex-project.org},
  urldate = {2016-11-18}
}

@online{ble,
  author = {},
  title = "{Bluetooth Low Energy, Bluetooth}",
  year = 2016,
  url = {https://www.bluetooth.com/what-is-bluetooth-technology/bluetooth-technology-basics/low-energy},
  urldate = {2016-04-07}
}





@online{murmann16,
  author = {B. Murmann},
  title = "{ADC Performance Survey 1997-2016}",
  year = 2016,
  url = {http://web.stanford.edu/~murmann/adcsurvey.html},
  urldate = {2016-07-12}
}





@article{Chen06,
  author =	 "Shou-Wei Michael Chen and Robert W. Brodersen",
  title =	 "{A 6-bit 600MS/s 5.3mW Asynchronous ADC in
                  0.13-$\mu$m {CMOS}}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2669-2679"
};

@Unpublished{IEEE-1241,
  author =	 {IEEE},
  title =	 "{IEEE standard for terminology and test methods for
                  analog-to-digital converters}",
  note =	 "{IEEE Std 1241-2000}",
  year =	 2001
};

@article{Shen07,
  author =	 "Ding-Lan Shen and Tai-Cheng Lee",
  title =	 "{A 6-bit 800MS/s Pipelined A/D Converter with
                  Open-Loop Amplifiers}",
  journal =	 IEEE_J_JSSC,
  volume =	 42,
  number =	 2,
  year =	 2007,
  pages =	 "258-268"
};

@inproceedings{ahmed05a,
  author =	 "Imran Ahmed and David Johns",
  title =	 "{A 50MS/s (35mW) to 1kS/s (15uW) Power Scaleable 10b
                  Pipline ADC with Minimal Bias Current Variation}",
  booktitle =	 "Proc. ISSCC'05",
  volume =	 1,
  year =	 2005,
  pages =	 "280-281"
};

@inproceedings{annema04,
  author =	 "A.J Annema and B. Nauta and R. Langvelde and H. Tuinhout",
  title =	 "Designing outside rail constraints",
  booktitle =	 "Proc. ISSCC'04",
  volume =	 1,
  year =	 2004,
  pages =	 "134-135"
};

@inproceedings{cao99,
  author =	 "Kanyu Mark Cao and Weidong Liu and Xiaodong Jin and Karthik Vasanth and Keith Green and John Krick",
  title =	 "Modeling of Pocket Implanted MOSFETs for Anomalous Analog Behavior",
  booktitle =	 "Electron Devices Meeting, IEDM Technical Digest. International",
  volume =	 1,
  year =	 1999,
  pages =	 "177-174"
};

@inproceedings{sumanen00,
  author =	 "L. Sumanen and M. Waltari and Kari Halonen",
  title =	 "A mismatch insensitive {CMOS} dynamic comparator for pipeline A/D converters",
  booktitle =	 "Proc. ICECS 2000",
  volume =	 1,
  year =	 2000,
  pages =	 "32-35"
};

@article{pelgrom89,
  author =	 "M.J.M Pelgrom and A.C.J Duinmaijer and A.P.G Welbers",
  title =	 "Matching properties of {MOS} transistors",
  journal =	 IEEE_J_JSSC,
  volume =	 23,
  number =	 5,
  year =	 1989,
  pages =	 "1433-1439"
};


@inproceedings{lofti03,
  author =	 "R. Lofti and M. Taherzadeh-Sani and M. Yaser Azizi and O. Shoaei",
  title =	 "{A 1-V MOSFET-only fully differential dynamic comparator for use in low-voltage pipelined A/D converters}",
  booktitle =	 "Proc. International Symposium on Signals, Circuits and Systems ",
  volume =	 1,
  year =	 2003,
  pages =	 "377-380"
};

@article{annema05,
author = "Anne-Johan Annema and Bram Nauta and Ronald {van
                  Langevelde} and Hans Tuinhout",
  title =	 "Analog Circuits in Ultra-Deep-Submicron {CMOS}",
  journal =	 IEEE_J_JSSC,
  volume =	 40,
  number =	 1,
  year =	 2005,
  pages =	 "132-143"
};

@article{schreier93,
author = "Richard Schreier",
  title =	 "An empirical study of high-order single-bit delta-sigma modulators",
  journal =	 IEEE_J_CASII,
  volume =	 40,
  number =	 8,
  year =	 1993,
  pages =	 "461-466"
};

@article{back97,
  author =	 "T. Back and U. Hammel and H.-P. Schwefel",
  title =	 "Evolutionary computation: comments on the history
                  and current state",
  journal =	 IEEE_J_EVC,
  volume =	 1,
  year =	 1997,
  pages =	 "3-17"
};

@inproceedings{berntsen05,
  author =	 "{\O}yvind Berntsen and Carsten Wulff and Trond
                  Ytterdal",
  title =	 "High Speed, High Gain {OTA} in a Digital 90nm {CMOS}
                  Technology",
  booktitle =	 "Proc. NORCHIP 2005",
  year =	 2005
};

@Unpublished{bjornsen,
  author =	 {Johnny Bj{\o}rnsen},
  title =	 {Private conversations with},
};

@phdthesis{bjornsen05,
  author =	 "Johnny Bj{\o}rnsen",
  title =	 "Design of High-speed, High-resolution Analog to
                  Digital Converter for Medical Ultrasound
                  Applications",
  school =	 "Norwegian University of Science and Technology",
  adress =	 "Trondheim",
  year =	 2005
};

@article{blachman85,
  author =	 "Nelson M. Blachman",
  title =	 "The Intermodulation and Distortion due to
                  Quantization of Sinusoids",
  journal =	 IEEE_J_ASSP,
  volume =	 33,
  number =	 6,
  year =	 1985,
  pages =	 "1417-1426"
};

@inproceedings{brooks07,
  author =	 "Lane Brooks and Hae-Seung Lee",
  title =	 "A Zero-Crossing-Based 8b {200MS/s} Pipelined {ADC}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2007,
  pages =	 "460-461"
};

@inproceedings{brooks09,
  author =	 "Lane Brooks and Hae-Seung Lee",
  title =	 "{A 12b 50MS/s Fully Differential Zero-Crossing-Based ADC Without CMFB}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2009,
  pages =	 "166-167"
};

@article{brooks07a,
  author =	 "Lane Brooks and Hae-Seung Lee",
  title =	 "A Zero-Crossing-Based 8-bit {200MS/s} Pipelined {ADC}",
  journal =	 IEEE_J_JSSC,
  volume =	 42,
  number =	 12,
  year =	 2007,
  pages =	 "2677-2687"
};

@inproceedings{shin08,
   author = "Soon-Kyun Shin and Yong-Sang You and Seung-Hoon Lee and  Kyoung-Ho Moon and Jae-Whui Kim and Lane Brooks and Hae-Seung Lee",
   title =  "{A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS}",
   booktitle = "VLSI Circuits, 2008 IEEE Symposium on",
   year = "2008",
   pages = "218-219"
};

@article{bruton75,
  author =	 "L. T. Bruton",
  title =	 "Low-Sensitivity Digital Ladder Filters",
  journal =	 IEEE_J_CAS,
  volume =	 22,
  number =	 3,
  year =	 1975,
  pages =	 "168-176"
};

@article{chiu04,
  author =	 "Yun Chiu and Cheongyuen W. Tsang and Borivoje
                  Nikolic and Paul R. Gray",
  title =	 "Least Mean Square Adaptive Digital Background
                  Calibration of Pipelined Analog-to-Digital
                  Converters",
  journal =	 IEEE_J_JSSC,
  volume =	 51,
  number =	 1,
  year =	 2004,
  pages =	 "38-46"
};

@inproceedings{chow07,
  author =	 "A. Chow and Hae-Sung Lee",
  title =	 "Transient Noise Analysis for Comparator-Based
                  Switched-Capacitor Circuits",
  booktitle =	 "Circuits and Systems,2007. ISCAS 2007. IEEE
                  International Symposium on",
  year =	 2007,
  pages =	 "953-956"
};

@article{chu84,
  author =	 "Shuni Chu and Sidney Burrus",
  title =	 "Multirate Filter Designs Using Comb Filters",
  journal =	 IEEE_J_CAS,
  volume =	 31,
  number =	 11,
  year =	 1984,
  pages =	 "913-924"
}

@article{naderipre,
  author =	 "Ali Naderi and Mohamad Swan",
  title =	 "{On the Design of Undersampling Continuous-Time Band-Pass Delta-Sigma Modulators for Gigahertz Frequency A/D Conversion}",
  journal =	 IEEE_J_CASI,
  year =	 "Pre-publication as of Nov. 2008"
}

@article{colodro08,
  author =	 "Francisco Colodro and Antonio Torralba and Marta Laguna",
  title =	 "{Continuous-Time Sigma-Delta Modulator With an Embedded Pulsewidth Modulation}",
  journal =	 IEEE_J_CASI,
  volume =	 55,
  number =	 3,
  year =	 2008,
  pages =	 "775-785"
}

@article{tang08,
  author =	 "Yi Tang and Kuang-Wei Cheng and Subhanshu Gupta and Jeyanandh Paramesh and David J. Allstot",
  title =	 "{Cascaded Complex ADCs With Adaptive Digital Calibration for I/Q Mismatch}",
  journal =	 IEEE_J_CASI,
  volume =	 55,
  number =	 3,
  year =	 2008,
  pages =	 "817-827"
}

@article{laddomada07,
  author =	 "Massimiliano Laddomada",
  title =        "{Generalized Comb Decimation Filters for $\Sigma \Delta$ A/D Converters: Analysis and Design}",
  journal =	 IEEE_J_CASI,
  volume =	 54,
  number =	 5,
  year =	 2007,
  pages =	 "994-1005"
}




@article{claasen80,
  author =	 "Theo A. C. M. Claasen and Wolfgang
                  F. G. Mecklenbraucker and J. B. H. Peek and Nicolaas
                  van Hurck",
  title =	 "Signal Processing Method for Improving the Dynamic
                  Range of {A/D and D/A converters}",
  journal =	 IEEE_J_ASSP,
  volume =	 28,
  number =	 5,
  year =	 1980,
  pages =	 "529-538"
}

@article{claasen80.1,
  author =	 "Theo A. C. M. Claasen and Wolfgang
                  F. G. Mecklenbraucker and J. B. H. Peek and Nicolaas
                  van Hurck",
  title =	 "Signal Processing Method for Improving the Dynamic
                  Range of {A/D and D/A} Converters",
  journal =	 IEEE_J_ASSP,
  volume =	 28,
  number =	 5,
  year =	 1980,
  pages =	 "529-538"
}

@inproceedings{draxelmayr04,
  author =	 "D. Draxelmayr",
  title =	 "{A 6b 600MHz 10mW ADC Array in Digital 90nm {CMOS}}",
  booktitle =	 "Proc. ISSCC'04",
  volume =	 1,
  year =	 2005
};

@article{einstein14,
  author =	 "Albert Einstein",
  title =	 "Method for the Determinination of the Statistical
                  Values of Observations Concerning Quantities Subject
                  to Irregular Fluctuations",
  journal =	 IEEE_M_ASSP,
  volume =	 "October",
  year =	 1987
};

@inproceedings{el-sankary04,
  author =	 "K. El-Sankary and M. Sawan",
  title =	 "A New Digital Background Calibration Technique for
                  Pipelined {ADC}",
  booktitle =	 "Proc. ISCAS 2004",
  volume =	 1,
  year =	 2004,
  pages =	 "I.5-I.8"
};

@Unpublished{fe811306,
  author =	 {Carsten Wulff},
  title =	 {FE8113: High-Speed Data Converters},
  note =	 {http://folk.ntnu.no/wulff/FE8113.pdf}
};

@Unpublished{parapin,
  author =       {Parapin},
  note =	 {http://parapin.sourceforge.net/}
};

@article{fiorenza06,
  author =	 "John K. Fiorenza and Todd Sepke and Peter Holloway
                  and Charles G. Sodini and Hae-Seung Lee",
  title =	 "Comparator-Based Switched-Capacitor Circuits for
                  Scaled {CMOS} Technologies",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2658-2668"
};

@article{galton00,
  author =	 "Ian Galton",
  title =	 "Digital Cancellation of {D/A} Converter Noise in
                  Pipelined {A/D} Converters",
  journal =	 IEEE_J_CASII,
  volume =	 47,
  number =	 3,
  year =	 2000,
  pages =	 "185-196"
};

@inproceedings{geelen01,
  author =	 "G.Geelen",
  title =	 "{A 6b 1.1 Gsample/s {CMOS} A/D converter}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2001
};

@inproceedings{geelen06,
  author =	 "Govert Geelen and Edward Paulus and Dobson
                  Simanjuntak and Hein Pastoor and Rene Verlinden",
  title =	 "{A 90nm {CMOS} 1.2V 10b Power and Speed Programmable
                  Pipelined ADC with 0.5pJ/Coversion-Step}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2006
};

@Book{gray.r.m,
  author =	 "Robert M. Gray and Lee D. Davisson",
  title =	 "An Introduction to Statistical Signal Processing",
  publisher =	 "Cambridge University Press",
  year =	 2004,
  number =	 "ISBN-0521838606"
};



@Book{mead.conway,
  author =	 "Carver  Mead and Lynn  Conway",
   edition = {1},
  title =	 "Introduction to VLSI Systems. ",
  publisher = "Addison-Wesley",
  address = "Reading, MA",
  year =	 1979
};

C. Mead and L. Conway,  Reading, MA: Addison-Wesley,
Dec. 1979.

@book{vittoz94,
  author =	 "Vittoz, E",
  title =	 "Chapter 5: Micropower techniques, Design of VLSI circuits for Telecommunication and Signal Processing",
  publisher =	 "Prentice Hall",
  year =	 1994
};

@inproceedings{gregoire08,
author= "B. Robert Gregoire and Un-Ku Moon",
title = "{An Over-60dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp with 30dB Loop Gain}",
booktitle = "ISSCC Digest of Technical Papers",
volume = "",
year = "2008",
pages = "540-541"
};

@inproceedings{kinniment99,
author= "D.J Kinniment and A.V Yakovlev",
title = "Low power, low noise micropipelined flash {A-D} converter",
booktitle = "IEEE Proc. Circuits Devices and Systems",
volume = "146",
year = "1999",
pages = "263-267"
};





%----------------------------------------------------------------------
% Other
%----------------------------------------------------------------------

@inproceedings{gupta06,
  author =	 "Sandeep Gupta and Michael Choi and Michael Inerfield
                  and Jingbo Wang",
  title =	 "{A 1GS/s 11b Time-Interleaved ADC in 0.13$\mu$m {CMOS}}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2006,
  pages =	 "576-577"
};

@Unpublished{hernes,
  author =	 {Bj{\o}rnar Hernes},
  title =	 {Private conversations with},
};

@inproceedings{hernes04,
  author =	 "Bj{\o}rnar Hernes and et al",
  title =	 "{A 1.2V 220MS/s 10b Pipeline ADC Implemented in
                  0.13$\mu$m Digital {CMOS}}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2004,
  pages =	 "256-257"
};

@inproceedings{hernes05,
  author =	 "Bj{\o}rnar Hernes and Willy Sansen ",
  title =	 "Distortion in Signle-, Two- and Three-Stage
                  Amplifiers",
  booktitle =	 IEEE_J_CASI,
  volume =	 52,
  number =	 5,
  year =	 2005,
  pages =	 "846-856"
};

@inproceedings{hernes07,
  author =	 "Bj{\o}rnar Hernes and Johnny Bj{\o}rnsen and T.N
                  Andersen and H. Korsvoll and F. Telst{\o} and
                  A. Briskemyr and C. Holdo and {\O}. Modsvor",
  title =	 "{A 92.5mW 205MS/s 10b Pipeline IF ADC Implemented in
                  1.2V/3.3V 0.13um {CMOS}}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2007,
  pages =	 "462-615"
};

@article{hovin97.1,
  author =	 "Mats H{\o}vin and Alf Olsen and Tor Sverre Lande and
                  Chris Toumazou",
  title =	 "Delta-Sigma Modulators Using Frequency -Modulated
                  Intermediate Values",
  journal =	 IEEE_J_JSSC,
  volume =	 32,
  number =	 1,
  year =	 1997,
  pages =	 "13-22"
};

@article{hovin97.2,
  author =	 "Mats H{\o}vin and Alf Olsen and Tor Sverre Lande and
                  Chris Toumazou",
  title =	 "Delta-Sigma Modulators Using Frequency -Modulated
                  Intermediate Values",
  journal =	 IEEE_J_JSSC,
  volume =	 32,
  number =	 1,
  year =	 1997,
  pages =	 "13-22"
};

@article{iizuka06,
  author =	 "Kunihiko Iizuka and Hirofumi Matsui and Masaya Ueda
                  and Mutsuo Daito",
  title =	 "{A 14-bit Digitally Self-Calibrated Pipelined ADC
                  With Adaptive Bias Optimization for Arbitrary Speeds
                  Up to 40 MS/s}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 4,
  year =	 2006,
  pages =	 "883-890"
};

@Unpublished{itrs07,
  author =	 {ITRS},
  title =	 "{International Roadmap for Semiconductors 2007
                  Edition}",
  note =	 {http://www.itrs.net/},
  year =	 2007
};

@article{iwai99,
  author =	 " H. Iwai",
  title =	 "{CMOS} technology-year 2010 and beyond ",
  journal =	 IEEE_J_JSSC,
  volume =	 34,
  number =	 3,
  year =	 1999,
  pages =	 "357-366"
};

@inproceedings{jakonis02,
  author =	 "Darius Jakonis and Christer Svensson",
  title =	 "{A 1GHz Linearized {CMOS} Track-and-Hold Circuit}",
  booktitle =	 "Proc. ISCAS 2002",
  volume =	 5,
  year =	 2002,
  pages =	 "V-577-V-580"
};

@Book{johns,
  author =	 "David Johns and Ken Martin",
  title =	 "Analog Integrated Circuit Design",
  publisher =	 "John Wiley \& Sons, Inc.",
  year =	 1997
};



@article{keane05,
  author =	 "John P. Keane and Paul J. Hurst and Stephen
                  H. Lewis",
  title =	 "Background Interstage Gain Calibration Technique for
                  Pipelined ADCs",
  journal =	 IEEE_J_CASI,
  volume =	 52,
  number =	 1,
  year =	 2005,
  pages =	 "32-43"
};

@article{keane06,
  author =	 "John P. Keane and Paul J. Hurst and Stephen
                  H. Lewis",
  title =	 "Digital Background Calibration for Memory Effects in
                  Pipelined Analog-to-Digital Converters",
  journal =	 IEEE_J_CASI,
  volume =	 53,
  number =	 3,
  year =	 2006,
  pages =	 "511-525"
};

@inproceedings{kim05,
  author =	 "Hwi-Cheol Kim and Deog-Kyoon Jeong and Wonchan Kim",
  title =	 "{A 30mW 8b 200MS/s Pipelined {CMOS} ADC Using a
                  Switched-Opamp Technique}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2005,
  pages =	 "284-285"
};

@inproceedings{lapalme04,
  author =	 "J. Lapalme and others",
  title =	 ".NET framework - a solution for the next generation
                  tools for system-level modeling and simulation",
  booktitle =	 "Proc. DATE'04",
  volume =	 1,
  year =	 2004,
  pages =	 "732-733"
};

@article{lee08,
  author =	 "Hae-Seung Lee and Charles G. Sodini",
  title =	 "Analog-to-Digital Converters: Digitzing the Analog
                  World",
  journal =	 IEEE_J_PROC,
  volume =	 96,
  number =	 2,
  year =	 2008,
  pages =	 "323-334"
};

@article{lee10,
  author =	 "Hae-Seung Lee and Lane Brooks and Charles G. Sodini",
  title =	 "{Zero-Crossing-Based Ultra-Low-Power A/D Converters}",
  journal =	 IEEE_J_PROC,
  volume =	 98,
  number =	 2,
  year =	 2010,
  pages =	 "315-332"
};

@article{li03,
  author =	 "Jipeng Li and Un-Ku Moon",
  title =	 "Background Calibration Techniques for Multistage
                  Pipelined ADCs With Digital Redundancy",
  journal =	 IEEE_J_CASII,
  volume =	 50,
  number =	 9,
  year =	 2003,
  pages =	 "531-538"
};

@inproceedings{lillebrekke05,
  author =	 "Christian Lillebrekke and Carsten Wulff and Trond
                  Ytterdal",
  title =	 "Bootstrapped Switch In Low-Voltage Digital 90nm {CMOS}
                  Technology",
  booktitle =	 "Proc. NORCHIP 2005",
  year =	 2005
};

@inproceedings{lipshitz07,
  author =	 "Stanley P. Lipshitz and John Vanderkooy and Bernhard
                  G. Bodmann",
  title =	 "Sigma-Delta Modulators Without Feedback Around the
                  Quantizer?",
  booktitle =	 "Audio Engineering Society, 123rd Convention",
  year =	 2007,
  volume =	 7201
};

@article{lokken06,
  author =	 "Ivar L{\o}kken and Anders Vinje and Trond S{\ae}ther
                  and Bj{\o}rnar Hernes",
  title =	 "Quantizer Nonoverload Criteria in Sigma-Delta
                  Modulators",
  journal =	 IEEE_J_CASII,
  volume =	 53,
  number =	 12,
  year =	 2006,
  pages =	 "1383-1387"
};

@article{martin81,
  author =	 "Ken Martin and Adel S. Sedra",
  title =	 "Effects of the Op Amp Finite Gain and Bandwidth on
                  the performance of Switched-Capacitor Filters",
  journal =	 IEEE_J_CAS,
  volume =	 28,
  number =	 8,
  year =	 1981
};

@article{mcniell05,
  author =	 "J. McNeill and M.C.W Coln and B.J Larviee",
  title =	 "Split ADC architecture for deterministic digital
                  background calibration of a {16-bit 1-MS/s ADC}",
  journal =	 IEEE_J_JSSC,
  volume =	 40,
  number =	 12,
  year =	 2005,
  pages =	 "2437-2445"
};

@article{mitteregger06,
  author =	 "Gerhard Mitteregger and Chirstian Ebner and Stephan
                  Mechnig and Thomas Blon and Christophe Holuigue and
                  Ernesto Romani",
  title =	 "{A 20-mW 640-MHz {CMOS} Continuous-Time $\Sigma\Delta$
                  ADC With 20-MHz Signal Bandwidth, 80dB Dynamic Range
                  and 12-bit ENOB}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2641-2649"
};

@article{moon97,
  author =	 "Un-Ku Moon and Bang-Sup Song",
  title =	 "Background Digital Calibration Techniques for
                  Pipelined {ADC's}",
  journal =	 IEEE_J_CASII,
  volume =	 44,
  number =	 2,
  year =	 1997,
  pages =	 "102-109"
};

@Book{plassche,
  author =	 "Rudy van de Plassche",
  title =	 "{CMOS} Integrated Analog-to-Digital and
                  Digital-to-Analog Converters",
  edition =	 2,
  publisher =	 "Kluwer Academic Publishers",
  year =	 2003
};

@article{prelog07,
  author =	 "Dusan Prelog and Massoud Momeni and Bogomir Horvat
                  and Manfred Glesner",
  title =	 "Cascade delta-sigma modulator with
                  pseudo-differential comparator-based
                  switched-capacitor gain stage",
  journal =	 "Analog Integrated Circuits and Signal Processing",
  volume =	 51,
  year =	 2007,
  pages =	 "201-206"
}

@Book{razavi,
  author =	 "Behzad Razavi",
  title =	 "Design of Analog {CMOS} Integrated Circuits",
  publisher =	 "McGraw-Hill",
  year =	 2001
}

@inproceedings{ryu06,
author= "Seung-Tak Ryu and Bang-Sup Song and Kanti Bacrania",
title = "{A 10b 50MS/s Pipelined ADC with Opamp Current Reuse}",
booktitle = "ISSCC Digest of Technical Papers",
volume = "",
year = "2006",
pages = "216-217"
}

@Book{schreier.uds,
  author =	 "Richard Schreier and Garbor C. Temes",
  title =	 "Understanding Delta-Sigma Data Converters",
  publisher =	 "John Wiley \& Sons",
  year =	 2005,
  number =	 "ISBN-0-471-46585-2"
}

@article{schreier06,
  author =	 "Richard Schreier and Nazmy Abaskharoun and Hajime
                  Shibata and Donald Paterson and Steven Rose and Iuri
                  Mehr and Qui Luu",
  title =	 "{A 375-mW Quadrature Bandpass $\Delta\Sigma$ ADC With
                  8.5-MHz BW and 90-dB DR at 44 MHz}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2632-2640"
}

@inproceedings{sepke06,
  author =	 "Todd Sepke and John K. Fiorenza and Charles
                  G. Sodini and Peter Holloway and Hae-Seung Lee",
  title =	 "Comparator-Based Switched-Capacitor Circuits for
                  Scaled {CMOS} Technologies",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2006,
  pages =	 "220-221"
}

@PhdThesis{sepke06th,
  author =	 {Todd Sepke},
  title =	 {Comparator Design and Analysis for Comparator-Based
                  Switched-Capacitor Circuits},
  school =	 {Massachusetts Institute of Technology},
  year =	 2006
}

@PhdThesis{wisland03th,
  author =	 {Dag T. Wisland},
  title =	 {Non-feedback $\Delta-\Sigma$ modulators for digital-to-analog conversion},
  school =	 {University of Oslo},
  year =	 2003
}

@article{shannon49,
  author =	 "Claude E. Shannon",
  title =	 "Communication in the Presence of Noise",
  journal =	 "Proceedings of the IRE",
  volume =	 37,
  number =	 1,
  year =	 1949,
  pages =	 "10-21"
}

@Unpublished{systemdotnet05,
  author =	 {Carsten Wulff},
  title =	 {SystemDotNet},
  note =	 {http://sourceforge.net/projects/systemdotnet},
}

@article{temes80,
  author =	 "Garbor C. Temes",
  title =	 "Finite Amplifier Gain and Bandwidth Effects in
                  Switched-Capacitor Filters",
  journal =	 IEEE_J_JSSC,
  volume =	 15,
  number =	 3,
  year =	 1981
}

@article{troutman79,
  author =	 "R.R Troutman",
  title =	 {{VLSI} limitations from drain-induced barrier
                  lowering},
  journal =	 IEEE_J_JSSC,
  volume =	 14,
  number =	 2,
  year =	 1979,
  pages =	 "383-391"
}

@article(walden99,
  author =	 "Robert H. Walden",
  title =	 "Analog to Digital Converter Survey and Analysis",
  journal =	 "IEEE Journal on Selected Areas in Communications",
  volume =	 17,
  number =	 4,
  year =	 1999,
  pages =	 "539-550"
);

@article(widrow56,
  author =	 "Bernard Widrow",
  title =	 "A Study of Rough Amplitude Quantization by Means of
                  Nyquist Sampling Theory",
  journal =	 "IRE Transactions on Circuit Theory",
  volume =	 3,
  number =	 4,
  year =	 1956,
  pages =	 "266-276"
);

@inproceedings{wisland02,
  author =	 "Dag T. Wisland and Mats E. H{\o}vin and Lars
                  A. Fleischer and Tor S. Lande",
  title =	 "A new scalable non-feedback sigma-delta
                  Digital-to-Analog Converter",
  booktitle =	 "Proc. ICECS'02",
  volume =	 1,
  year =	 2002,
  pages =	 "331-334"
};

@inproceedings{wisland02.1,
  author =	 "Dag T. Wisland and Mats E. H{\o}vin and Lars
                  A. Fleischer and Tor S. Lande",
  title =	 "A new scalable non-feedback sigma-delta
                  Digital-to-Analog Converter",
  booktitle =	 "Proc. ICECS'02",
  volume =	 1,
  year =	 2002,
  pages =	 "331-334"
};

@inproceedings{wisland02a,
  author =	 "Dag T. Wisland and Mats E. H{\o}vin and Lars
                  A. Fleischer and Tor S. Lande",
  title =	 "{A second-order non-feedback $\Delta \Sigma$
                  modulator for D/A conversion}",
  booktitle =	 "Proc. ICECS'02",
  volume =	 1,
  year =	 2002,
  pages =	 "327-330"
};

@article{wisland03a,
  author =	 "Dag T. Wisland and Mats E. H{\o}vin and Tor
                  S. Lande",
  title =	 "{A Non-Feedback $\Delta-\Sigma$ Modulator for
                  Digital-to-Analog Conversion using Digital Frequency
                  Modulation}",
  journal =	 "Analog Integrated Circuits and Signal Processing",
  volume =	 41,
  year =	 2004,
  pages =	 "209-222"
};

@inproceedings{wismar06,
  author =	 "Ulrik Wismar and Dag Wisland and Pietro Anderiani",
  title =	 "{A 0.2V 0.44 $\mu$W 20 kHz Analog to Digital Modulator
                  with 57 fJ/conversion FoM}",
  booktitle =	 "Proc ESSIRC'06",
  volume =	 1,
  year =	 2006,
  pages =	 "187-190"
};

@inproceedings{wismar07a,
  author =	 "Ulrik Wismar and Dag Wisland and Pietro Anderiani",
  title =	 "{A 0.2V 7.5 $\mu$W 20kHz $\Sigma\Delta$ modulator
                  with 69 dB SNR in 90nm {CMOS}}",
  booktitle =	 "Proc ESSIRC'07",
  volume =	 1,
  year =	 2007,
  pages =	 "206-209"
};

@inproceedings{wulff05,
  author =	 "Carsten Wulff and Trond Ytterdal",
  title =	 "{0.8V 1GHz Dynamic Comparator in Digital 90nm {CMOS}
                  Technology}",
  booktitle =	 "Proc. NORCHIP 2005",
  year =	 2005
}

@Unpublished{myhomepage,
  author =	 {Carsten Wulff},
  note =	 {http://www.wulff.no/carsten}
};

@phdthesis{wulffthesis,
  author =	 "Carsten Wulff",
  title =	 "{Efficient ADCs for nano-scale CMOS technology}",
  school =	 "Norwegian University of Science and Technology",
  adress =	 "Trondheim",
  year =	 2008
};


@inproceedings{wulff06,
  author =	 "Carsten Wulff and {\O}ystein Knauserud and Trond
                  Ytterdal",
  title =	 "Analog Modulo Integrator for use in Open-Loop
                  Sigma-Delta Modulators",
  booktitle =	 "Proc. NORCHIP 2006",
  year =	 2006
}

@inproceedings{wulff07,
  author =	 "Carsten Wulff and Trond Ytterdal",
  title =	 "{Design Of A 7-bit, 200MS/s, 2mW Pipelined ADC With
                  Switched Open-Loop Amplifiers In A 65nm {CMOS}
                  Technology}",
  booktitle =	 "Proc. NORCHIP 2007",
  year =	 2007
}

@article{wulff08a,
  author =	 "Carsten Wulff and Trond Ytterdal",
  title =	 "Switched capacitor analog modulo integrator for
                  application in open loop Sigma-Delta modulators",
  journal =	 "Analog Integrated Circuits and Signal Processing",
  volume =	 54,
number = 2,
pages = "121-131",
  year =	 2008
}

@inproceedings{wulff08b,
  author =	 "Carsten Wulff and Trond Ytterdal",
  title =	 "{Design and behavioral simulation of 
comparator-based switched-capacitor circuits }",
  booktitle =	 "Proc. NORCHIP 2008",
  year =	 2008
}

@Unpublished{wulffadc07,
  author =	 {Carsten Wulff},
  title =	 {ADC survey},
  note =	 {http://www.nextgenlab.net/adc/},
  year =	 2007
}

@Unpublished{wulffcode07,
  author =	 {Carsten Wulff},
  title =	 {OLSDM Simulation Package},
  note =	 {http://www.nextgenlab.net/olsdm/},
  year =	 2007
};

@Unpublished{aimspice,
  author =	 {Trond Ytterdal},
  title =	 {AIM-Spice},
  note =	 {http://www.aimspice.com},
  year =	 1993
};

@Unpublished{simulink,
  author =	 {The MathWorks},
  title =	 {Simulink},
  note =	 {http://www.mathworks.com/},
  year =	 2008
};

@Unpublished{matlab,
  author =	 {The MathWorks},
  title =	 {MATLAB},
  note =	 {http://www.mathworks.com/},
  year =	 2008
};

@manual{www:smida,
  author =	 {Trond Ytterdal},
  title =	 "Smart Microsystems for Diagnostic Imaging in
                  Medicine",
  organization = "Department of Electronics and Telecommunication,
                  Norwegian University of Science and Technology",
  address =	 "http://www.iet.ntnu.no/projects/smida"
};

@Book{ziel,
  author =	 "Aldert Van Der Ziel",
  title =	 "Noise in Solid State Devices and Circuits",
  publisher =	 "John Wiley \& Sons Inc",
  year =	 1986
}





@INPROCEEDINGS{steensgaard09, 
author={Steensgaard, J.}, 
journal={Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on}, 
title={Bootstrapped low-voltage analog switches}, 
year={1999}, 
month={jul}, 
volume={2}, 
number={}, 
pages={29 -32 vol.2}, 
keywords={HSPICE simulations;MOSFET switch element;body effect compensation;bootstrapped LV analog switches;constant-impedance analog switch circuits;constant-impedance operation;feedback loop;low-voltage analog switches;CMOS analogue integrated circuits;circuit feedback;compensation;electric impedance;field effect transistor switches;low-power electronics;switching circuits;}, 
doi={10.1109/ISCAS.1999.780611}, 
ISSN={},}



@ARTICLE{ohhata09,
author={Ohhata, K. and Uchino, K. and Shimizu, Y. and Oyama, K. and Yamashita, K.},
journal={Solid-State Circuits, IEEE J.}, 
title={Design of a 770-MHz, 70-mW, 8-bit Subranging ADC Using Reference Voltage Precharging Architecture},
year={2009},
month={nov. },
volume={44},
number={11},
pages={2881 -2890},
keywords={CMOS subranging analog-to-digital converter;body-bias control circuit;frequency 770 MHz;power 70 mW;reference voltage precharging architecture;size 90 nm;track-and-hold circuits;word length 8 bit;analogue-digital conversion;comparators (circuits);low-power electronics;sample and hold circuits;},
doi={10.1109/JSSC.2009.2028915},
ISSN={0018-9200},}


@INPROCEEDINGS{shimizu08,
author={Shimizu, Y. and Murayama, S. and Kudoh, K. and Yatsuda, H.},
journal={Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International}, title={A Split-Load Interpolation-Amplifier-Array 300MS/s 8b Subranging ADC in 90nm CMOS},
year={2008},
month={feb.},
volume={},
number={},
pages={552 -635},
keywords={ADC;CMOS;power 34 mW;power 6.7 mW;size 90 nm;split-load interpolation-amplifier-array;voltage 0.75 V;voltage 1.2 V;voltage 1.5 V;voltage 2.5 V;word length 8 bit;CMOS integrated circuits;amplifiers;analogue-digital conversion;},
doi={10.1109/ISSCC.2008.4523302},
ISSN={},}
