<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Utils.cpp source code [llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='Utils.cpp.html'>Utils.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/GlobalISel/Utils.cpp -------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file This file implements the utility functions used by the GlobalISel</i></td></tr>
<tr><th id="9">9</th><td><i>/// pipeline.</i></td></tr>
<tr><th id="10">10</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/ADT/APFloat.h.html">"llvm/ADT/APFloat.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html">"llvm/CodeGen/MachineOptimizationRemarkEmitter.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackProtector.h.html">"llvm/CodeGen/StackProtector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "globalisel-utils"</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoEjRKNS_19TargetRegisterClassE" title='llvm::constrainRegToClass' data-ref="_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoEjRKNS_19TargetRegisterClassE">constrainRegToClass</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1MRI">MRI</dfn>,</td></tr>
<tr><th id="31">31</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="2TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="2TII">TII</dfn>,</td></tr>
<tr><th id="32">32</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col3 decl" id="3RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="3RBI">RBI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Reg" title='Reg' data-type='unsigned int' data-ref="4Reg">Reg</dfn>,</td></tr>
<tr><th id="33">33</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="5RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass &amp;' data-ref="5RegClass">RegClass</dfn>) {</td></tr>
<tr><th id="34">34</th><td>  <b>if</b> (!<a class="local col3 ref" href="#3RBI" title='RBI' data-ref="3RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col4 ref" href="#4Reg" title='Reg' data-ref="4Reg">Reg</a>, <a class="local col5 ref" href="#5RegClass" title='RegClass' data-ref="5RegClass">RegClass</a>, <span class='refarg'><a class="local col1 ref" href="#1MRI" title='MRI' data-ref="1MRI">MRI</a></span>))</td></tr>
<tr><th id="35">35</th><td>    <b>return</b> <a class="local col1 ref" href="#1MRI" title='MRI' data-ref="1MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col5 ref" href="#5RegClass" title='RegClass' data-ref="5RegClass">RegClass</a>);</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <b>return</b> <a class="local col4 ref" href="#4Reg" title='Reg' data-ref="4Reg">Reg</a>;</td></tr>
<tr><th id="38">38</th><td>}</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa16732221" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa16732221">constrainOperandRegClass</dfn>(</td></tr>
<tr><th id="41">41</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="6MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="7TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="7TRI">TRI</dfn>,</td></tr>
<tr><th id="42">42</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="8MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="8MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col9 decl" id="9TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="9TII">TII</dfn>,</td></tr>
<tr><th id="43">43</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col0 decl" id="10RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="10RBI">RBI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11InsertPt" title='InsertPt' data-type='llvm::MachineInstr &amp;' data-ref="11InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="44">44</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="12RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass &amp;' data-ref="12RegClass">RegClass</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="13RegMO" title='RegMO' data-type='const llvm::MachineOperand &amp;' data-ref="13RegMO">RegMO</dfn>,</td></tr>
<tr><th id="45">45</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="14OpIdx" title='OpIdx' data-type='unsigned int' data-ref="14OpIdx">OpIdx</dfn>) {</td></tr>
<tr><th id="46">46</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='unsigned int' data-ref="15Reg">Reg</dfn> = <a class="local col3 ref" href="#13RegMO" title='RegMO' data-ref="13RegMO">RegMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="47">47</th><td>  <i>// Assume physical registers are properly constrained.</i></td></tr>
<tr><th id="48">48</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg) &amp;&amp; &quot;PhysReg not implemented&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg) &amp;&amp; \&quot;PhysReg not implemented\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 49, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="49">49</th><td>         <q>"PhysReg not implemented"</q>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="16ConstrainedReg" title='ConstrainedReg' data-type='unsigned int' data-ref="16ConstrainedReg">ConstrainedReg</dfn> = <a class="ref" href="#_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoEjRKNS_19TargetRegisterClassE" title='llvm::constrainRegToClass' data-ref="_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoEjRKNS_19TargetRegisterClassE">constrainRegToClass</a>(<span class='refarg'><a class="local col8 ref" href="#8MRI" title='MRI' data-ref="8MRI">MRI</a></span>, <a class="local col9 ref" href="#9TII" title='TII' data-ref="9TII">TII</a>, <a class="local col0 ref" href="#10RBI" title='RBI' data-ref="10RBI">RBI</a>, <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>, <a class="local col2 ref" href="#12RegClass" title='RegClass' data-ref="12RegClass">RegClass</a>);</td></tr>
<tr><th id="52">52</th><td>  <i>// If we created a new virtual register because the class is not compatible</i></td></tr>
<tr><th id="53">53</th><td><i>  // then create a copy between the new and the old register.</i></td></tr>
<tr><th id="54">54</th><td>  <b>if</b> (<a class="local col6 ref" href="#16ConstrainedReg" title='ConstrainedReg' data-ref="16ConstrainedReg">ConstrainedReg</a> != <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>) {</td></tr>
<tr><th id="55">55</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="17InsertIt" title='InsertIt' data-type='MachineBasicBlock::iterator' data-ref="17InsertIt">InsertIt</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col1 ref" href="#11InsertPt" title='InsertPt' data-ref="11InsertPt">InsertPt</a>);</td></tr>
<tr><th id="56">56</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="18MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="18MBB">MBB</dfn> = *<a class="local col1 ref" href="#11InsertPt" title='InsertPt' data-ref="11InsertPt">InsertPt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="57">57</th><td>    <b>if</b> (<a class="local col3 ref" href="#13RegMO" title='RegMO' data-ref="13RegMO">RegMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="58">58</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#18MBB" title='MBB' data-ref="18MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#17InsertIt" title='InsertIt' data-ref="17InsertIt">InsertIt</a>, <a class="local col1 ref" href="#11InsertPt" title='InsertPt' data-ref="11InsertPt">InsertPt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="59">59</th><td>              <a class="local col9 ref" href="#9TII" title='TII' data-ref="9TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col6 ref" href="#16ConstrainedReg" title='ConstrainedReg' data-ref="16ConstrainedReg">ConstrainedReg</a>)</td></tr>
<tr><th id="60">60</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>);</td></tr>
<tr><th id="61">61</th><td>    } <b>else</b> {</td></tr>
<tr><th id="62">62</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegMO.isDef() &amp;&amp; &quot;Must be a definition&quot;) ? void (0) : __assert_fail (&quot;RegMO.isDef() &amp;&amp; \&quot;Must be a definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 62, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#13RegMO" title='RegMO' data-ref="13RegMO">RegMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <q>"Must be a definition"</q>);</td></tr>
<tr><th id="63">63</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#18MBB" title='MBB' data-ref="18MBB">MBB</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#17InsertIt" title='InsertIt' data-ref="17InsertIt">InsertIt</a>), <a class="local col1 ref" href="#11InsertPt" title='InsertPt' data-ref="11InsertPt">InsertPt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="64">64</th><td>              <a class="local col9 ref" href="#9TII" title='TII' data-ref="9TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>)</td></tr>
<tr><th id="65">65</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#16ConstrainedReg" title='ConstrainedReg' data-ref="16ConstrainedReg">ConstrainedReg</a>);</td></tr>
<tr><th id="66">66</th><td>    }</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td>  <b>return</b> <a class="local col6 ref" href="#16ConstrainedReg" title='ConstrainedReg' data-ref="16ConstrainedReg">ConstrainedReg</a>;</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223">constrainOperandRegClass</dfn>(</td></tr>
<tr><th id="72">72</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="19MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="19MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="20TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="20TRI">TRI</dfn>,</td></tr>
<tr><th id="73">73</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="21MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="21MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="22TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="22TII">TII</dfn>,</td></tr>
<tr><th id="74">74</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col3 decl" id="23RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="23RBI">RBI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24InsertPt" title='InsertPt' data-type='llvm::MachineInstr &amp;' data-ref="24InsertPt">InsertPt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="25II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="25II">II</dfn>,</td></tr>
<tr><th id="75">75</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="26RegMO" title='RegMO' data-type='const llvm::MachineOperand &amp;' data-ref="26RegMO">RegMO</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27OpIdx" title='OpIdx' data-type='unsigned int' data-ref="27OpIdx">OpIdx</dfn>) {</td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='unsigned int' data-ref="28Reg">Reg</dfn> = <a class="local col6 ref" href="#26RegMO" title='RegMO' data-ref="26RegMO">RegMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="77">77</th><td>  <i>// Assume physical registers are properly constrained.</i></td></tr>
<tr><th id="78">78</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg) &amp;&amp; &quot;PhysReg not implemented&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg) &amp;&amp; \&quot;PhysReg not implemented\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 79, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="79">79</th><td>         <q>"PhysReg not implemented"</q>);</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="29RegClass">RegClass</dfn> = <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII">TII</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#25II" title='II' data-ref="25II">II</a>, <a class="local col7 ref" href="#27OpIdx" title='OpIdx' data-ref="27OpIdx">OpIdx</a>, &amp;<a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI">TRI</a>, <a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF">MF</a>);</td></tr>
<tr><th id="82">82</th><td>  <i>// Some of the target independent instructions, like COPY, may not impose any</i></td></tr>
<tr><th id="83">83</th><td><i>  // register class constraints on some of their operands: If it's a use, we can</i></td></tr>
<tr><th id="84">84</th><td><i>  // skip constraining as the instruction defining the register would constrain</i></td></tr>
<tr><th id="85">85</th><td><i>  // it.</i></td></tr>
<tr><th id="86">86</th><td><i></i></td></tr>
<tr><th id="87">87</th><td><i>  // We can't constrain unallocatable register classes, because we can't create</i></td></tr>
<tr><th id="88">88</th><td><i>  // virtual registers for these classes, so we need to let targets handled this</i></td></tr>
<tr><th id="89">89</th><td><i>  // case.</i></td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col9 ref" href="#29RegClass" title='RegClass' data-ref="29RegClass">RegClass</a> &amp;&amp; !<a class="local col9 ref" href="#29RegClass" title='RegClass' data-ref="29RegClass">RegClass</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</a>())</td></tr>
<tr><th id="91">91</th><td>    <a class="local col9 ref" href="#29RegClass" title='RegClass' data-ref="29RegClass">RegClass</a> = <a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI">TRI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm18TargetRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col6 ref" href="#26RegMO" title='RegMO' data-ref="26RegMO">RegMO</a>, <a class="local col1 ref" href="#21MRI" title='MRI' data-ref="21MRI">MRI</a>);</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <b>if</b> (!<a class="local col9 ref" href="#29RegClass" title='RegClass' data-ref="29RegClass">RegClass</a>) {</td></tr>
<tr><th id="94">94</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!isTargetSpecificOpcode(II.getOpcode()) || RegMO.isUse()) &amp;&amp; &quot;Register class constraint is required unless either the &quot; &quot;instruction is target independent or the operand is a use&quot;) ? void (0) : __assert_fail (&quot;(!isTargetSpecificOpcode(II.getOpcode()) || RegMO.isUse()) &amp;&amp; \&quot;Register class constraint is required unless either the \&quot; \&quot;instruction is target independent or the operand is a use\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 96, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isTargetSpecificOpcodeEj" title='llvm::isTargetSpecificOpcode' data-ref="_ZN4llvm22isTargetSpecificOpcodeEj">isTargetSpecificOpcode</a>(<a class="local col5 ref" href="#25II" title='II' data-ref="25II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) || <a class="local col6 ref" href="#26RegMO" title='RegMO' data-ref="26RegMO">RegMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) &amp;&amp;</td></tr>
<tr><th id="95">95</th><td>           <q>"Register class constraint is required unless either the "</q></td></tr>
<tr><th id="96">96</th><td>           <q>"instruction is target independent or the operand is a use"</q>);</td></tr>
<tr><th id="97">97</th><td>    <i>// FIXME: Just bailing out like this here could be not enough, unless we</i></td></tr>
<tr><th id="98">98</th><td><i>    // expect the users of this function to do the right thing for PHIs and</i></td></tr>
<tr><th id="99">99</th><td><i>    // COPY:</i></td></tr>
<tr><th id="100">100</th><td><i>    //   v1 = COPY v0</i></td></tr>
<tr><th id="101">101</th><td><i>    //   v2 = COPY v1</i></td></tr>
<tr><th id="102">102</th><td><i>    // v1 here may end up not being constrained at all. Please notice that to</i></td></tr>
<tr><th id="103">103</th><td><i>    // reproduce the issue we likely need a destination pattern of a selection</i></td></tr>
<tr><th id="104">104</th><td><i>    // rule producing such extra copies, not just an input GMIR with them as</i></td></tr>
<tr><th id="105">105</th><td><i>    // every existing target using selectImpl handles copies before calling it</i></td></tr>
<tr><th id="106">106</th><td><i>    // and they never reach this function.</i></td></tr>
<tr><th id="107">107</th><td>    <b>return</b> <a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg">Reg</a>;</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa16732221" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa16732221">constrainOperandRegClass</a>(<a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF">MF</a>, <a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI">TRI</a>, <span class='refarg'><a class="local col1 ref" href="#21MRI" title='MRI' data-ref="21MRI">MRI</a></span>, <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII">TII</a>, <a class="local col3 ref" href="#23RBI" title='RBI' data-ref="23RBI">RBI</a>, <span class='refarg'><a class="local col4 ref" href="#24InsertPt" title='InsertPt' data-ref="24InsertPt">InsertPt</a></span>, *<a class="local col9 ref" href="#29RegClass" title='RegClass' data-ref="29RegClass">RegClass</a>,</td></tr>
<tr><th id="110">110</th><td>                                  <a class="local col6 ref" href="#26RegMO" title='RegMO' data-ref="26RegMO">RegMO</a>, <a class="local col7 ref" href="#27OpIdx" title='OpIdx' data-ref="27OpIdx">OpIdx</a>);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="30I">I</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="31TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="31TII">TII</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="32TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="32TRI">TRI</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col3 decl" id="33RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="33RBI">RBI</dfn>) {</td></tr>
<tr><th id="117">117</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isPreISelGenericOpcode(I.getOpcode()) &amp;&amp; &quot;A selected instruction is expected&quot;) ? void (0) : __assert_fail (&quot;!isPreISelGenericOpcode(I.getOpcode()) &amp;&amp; \&quot;A selected instruction is expected\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 118, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="118">118</th><td>         <q>"A selected instruction is expected"</q>);</td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn> = *<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn> = *<a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="121">121</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="36MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="36MRI">MRI</dfn> = <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="37OpI" title='OpI' data-type='unsigned int' data-ref="37OpI">OpI</dfn> = <var>0</var>, <dfn class="local col8 decl" id="38OpE" title='OpE' data-type='unsigned int' data-ref="38OpE">OpE</dfn> = <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>(); <a class="local col7 ref" href="#37OpI" title='OpI' data-ref="37OpI">OpI</a> != <a class="local col8 ref" href="#38OpE" title='OpE' data-ref="38OpE">OpE</a>; ++<a class="local col7 ref" href="#37OpI" title='OpI' data-ref="37OpI">OpI</a>) {</td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="39MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="39MO">MO</dfn> = <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#37OpI" title='OpI' data-ref="37OpI">OpI</a>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <i>// There's nothing to be done on non-register operands.</i></td></tr>
<tr><th id="127">127</th><td>    <b>if</b> (!<a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="128">128</th><td>      <b>continue</b>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;globalisel-utils&quot;)) { dbgs() &lt;&lt; &quot;Converting operand: &quot; &lt;&lt; MO &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Converting operand: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO">MO</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="131">131</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; &quot;Unsupported non-reg operand&quot;) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; \&quot;Unsupported non-reg operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 131, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Unsupported non-reg operand"</q>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="40Reg" title='Reg' data-type='unsigned int' data-ref="40Reg">Reg</dfn> = <a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="134">134</th><td>    <i>// Physical registers don't need to be constrained.</i></td></tr>
<tr><th id="135">135</th><td>    <b>if</b> (<a class="local col2 ref" href="#32TRI" title='TRI' data-ref="32TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>))</td></tr>
<tr><th id="136">136</th><td>      <b>continue</b>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <i>// Register operands with a value of 0 (e.g. predicate operands) don't need</i></td></tr>
<tr><th id="139">139</th><td><i>    // to be constrained.</i></td></tr>
<tr><th id="140">140</th><td>    <b>if</b> (<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="141">141</th><td>      <b>continue</b>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <i>// If the operand is a vreg, we should constrain its regclass, and only</i></td></tr>
<tr><th id="144">144</th><td><i>    // insert COPYs if that's impossible.</i></td></tr>
<tr><th id="145">145</th><td><i>    // constrainOperandRegClass does that for us.</i></td></tr>
<tr><th id="146">146</th><td>    <a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="ref" href="#_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223">constrainOperandRegClass</a>(<a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>, <a class="local col2 ref" href="#32TRI" title='TRI' data-ref="32TRI">TRI</a>, <span class='refarg'><a class="local col6 ref" href="#36MRI" title='MRI' data-ref="36MRI">MRI</a></span>, <a class="local col1 ref" href="#31TII" title='TII' data-ref="31TII">TII</a>, <a class="local col3 ref" href="#33RBI" title='RBI' data-ref="33RBI">RBI</a>, <span class='refarg'><a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a></span>, <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(),</td></tr>
<tr><th id="147">147</th><td>                                       <a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO">MO</a>, <a class="local col7 ref" href="#37OpI" title='OpI' data-ref="37OpI">OpI</a>));</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <i>// Tie uses to defs as indicated in MCInstrDesc if this hasn't already been</i></td></tr>
<tr><th id="150">150</th><td><i>    // done.</i></td></tr>
<tr><th id="151">151</th><td>    <b>if</b> (<a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="152">152</th><td>      <em>int</em> <dfn class="local col1 decl" id="41DefIdx" title='DefIdx' data-type='int' data-ref="41DefIdx">DefIdx</dfn> = <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col7 ref" href="#37OpI" title='OpI' data-ref="37OpI">OpI</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>);</td></tr>
<tr><th id="153">153</th><td>      <b>if</b> (<a class="local col1 ref" href="#41DefIdx" title='DefIdx' data-ref="41DefIdx">DefIdx</a> != -<var>1</var> &amp;&amp; !<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col1 ref" href="#41DefIdx" title='DefIdx' data-ref="41DefIdx">DefIdx</a>))</td></tr>
<tr><th id="154">154</th><td>        <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<a class="local col1 ref" href="#41DefIdx" title='DefIdx' data-ref="41DefIdx">DefIdx</a>, <a class="local col7 ref" href="#37OpI" title='OpI' data-ref="37OpI">OpI</a>);</td></tr>
<tr><th id="155">155</th><td>    }</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm15isTriviallyDeadERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::isTriviallyDead' data-ref="_ZN4llvm15isTriviallyDeadERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">isTriviallyDead</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="42MI">MI</dfn>,</td></tr>
<tr><th id="161">161</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="43MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="43MRI">MRI</dfn>) {</td></tr>
<tr><th id="162">162</th><td>  <i>// If we can move an instruction, we can remove it.  Otherwise, it has</i></td></tr>
<tr><th id="163">163</th><td><i>  // a side-effect of some sort.</i></td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <dfn class="local col4 decl" id="44SawStore" title='SawStore' data-type='bool' data-ref="44SawStore">SawStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (!<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<i>/*AA=*/</i><b>nullptr</b>, <span class='refarg'><a class="local col4 ref" href="#44SawStore" title='SawStore' data-ref="44SawStore">SawStore</a></span>) &amp;&amp; !<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <i>// Instructions without side-effects are dead iff they only define dead vregs.</i></td></tr>
<tr><th id="169">169</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="45MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="45MO">MO</dfn> : <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="170">170</th><td>    <b>if</b> (!<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="171">171</th><td>      <b>continue</b>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='unsigned int' data-ref="46Reg">Reg</dfn> = <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="174">174</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>) ||</td></tr>
<tr><th id="175">175</th><td>        !<a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>))</td></tr>
<tr><th id="176">176</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="177">177</th><td>  }</td></tr>
<tr><th id="178">178</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE" title='llvm::reportGISelFailure' data-ref="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE">reportGISelFailure</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="47MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> &amp;<dfn class="local col8 decl" id="48TPC" title='TPC' data-type='const llvm::TargetPassConfig &amp;' data-ref="48TPC">TPC</dfn>,</td></tr>
<tr><th id="182">182</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</a> &amp;<dfn class="local col9 decl" id="49MORE" title='MORE' data-type='llvm::MachineOptimizationRemarkEmitter &amp;' data-ref="49MORE">MORE</dfn>,</td></tr>
<tr><th id="183">183</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::MachineOptimizationRemarkMissed" title='llvm::MachineOptimizationRemarkMissed' data-ref="llvm::MachineOptimizationRemarkMissed">MachineOptimizationRemarkMissed</a> &amp;<dfn class="local col0 decl" id="50R" title='R' data-type='llvm::MachineOptimizationRemarkMissed &amp;' data-ref="50R">R</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::FailedISel" title='llvm::MachineFunctionProperties::Property::FailedISel' data-ref="llvm::MachineFunctionProperties::Property::FailedISel">FailedISel</a>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i>// Print the function name explicitly if we don't have a debug location (which</i></td></tr>
<tr><th id="187">187</th><td><i>  // makes the diagnostic less useful) or if we're going to emit a raw error.</i></td></tr>
<tr><th id="188">188</th><td>  <b>if</b> (!<a class="local col0 ref" href="#50R" title='R' data-ref="50R">R</a>.<a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZNK4llvm30DiagnosticInfoWithLocationBase11getLocationEv" title='llvm::DiagnosticInfoWithLocationBase::getLocation' data-ref="_ZNK4llvm30DiagnosticInfoWithLocationBase11getLocationEv">getLocation</a>().<a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZNK4llvm18DiagnosticLocation7isValidEv" title='llvm::DiagnosticLocation::isValid' data-ref="_ZNK4llvm18DiagnosticLocation7isValidEv">isValid</a>() || <a class="local col8 ref" href="#48TPC" title='TPC' data-ref="48TPC">TPC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv" title='llvm::TargetPassConfig::isGlobalISelAbortEnabled' data-ref="_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv">isGlobalISelAbortEnabled</a>())</td></tr>
<tr><th id="189">189</th><td>    <a class="local col0 ref" href="#50R" title='R' data-ref="50R">R</a> <a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a>(<q>" (in function: "</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>")"</q>).<a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (<a class="local col8 ref" href="#48TPC" title='TPC' data-ref="48TPC">TPC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv" title='llvm::TargetPassConfig::isGlobalISelAbortEnabled' data-ref="_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv">isGlobalISelAbortEnabled</a>())</td></tr>
<tr><th id="192">192</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb">report_fatal_error</a>(<a class="local col0 ref" href="#50R" title='R' data-ref="50R">R</a>.<a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZNK4llvm30DiagnosticInfoOptimizationBase6getMsgEv" title='llvm::DiagnosticInfoOptimizationBase::getMsg' data-ref="_ZNK4llvm30DiagnosticInfoOptimizationBase6getMsgEv">getMsg</a>());</td></tr>
<tr><th id="193">193</th><td>  <b>else</b></td></tr>
<tr><th id="194">194</th><td>    <a class="local col9 ref" href="#49MORE" title='MORE' data-ref="49MORE">MORE</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#_ZN4llvm32MachineOptimizationRemarkEmitter4emitERNS_30DiagnosticInfoOptimizationBaseE" title='llvm::MachineOptimizationRemarkEmitter::emit' data-ref="_ZN4llvm32MachineOptimizationRemarkEmitter4emitERNS_30DiagnosticInfoOptimizationBaseE">emit</a>(<span class='refarg'><a class="local col0 ref" href="#50R" title='R' data-ref="50R">R</a></span>);</td></tr>
<tr><th id="195">195</th><td>}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterEPKcNS_9StringRefERKNS_12MachineInstrE" title='llvm::reportGISelFailure' data-ref="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterEPKcNS_9StringRefERKNS_12MachineInstrE">reportGISelFailure</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="51MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> &amp;<dfn class="local col2 decl" id="52TPC" title='TPC' data-type='const llvm::TargetPassConfig &amp;' data-ref="52TPC">TPC</dfn>,</td></tr>
<tr><th id="198">198</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</a> &amp;<dfn class="local col3 decl" id="53MORE" title='MORE' data-type='llvm::MachineOptimizationRemarkEmitter &amp;' data-ref="53MORE">MORE</dfn>,</td></tr>
<tr><th id="199">199</th><td>                              <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="54PassName" title='PassName' data-type='const char *' data-ref="54PassName">PassName</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="55Msg" title='Msg' data-type='llvm::StringRef' data-ref="55Msg">Msg</dfn>,</td></tr>
<tr><th id="200">200</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="56MI">MI</dfn>) {</td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::MachineOptimizationRemarkMissed" title='llvm::MachineOptimizationRemarkMissed' data-ref="llvm::MachineOptimizationRemarkMissed">MachineOptimizationRemarkMissed</a> <dfn class="local col7 decl" id="57R" title='R' data-type='llvm::MachineOptimizationRemarkMissed' data-ref="57R">R</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#_ZN4llvm31MachineOptimizationRemarkMissedC1EPKcNS_9StringRefERKNS_18DiagnosticLocationEPKNS_17MachineBasicBlockE" title='llvm::MachineOptimizationRemarkMissed::MachineOptimizationRemarkMissed' data-ref="_ZN4llvm31MachineOptimizationRemarkMissedC1EPKcNS_9StringRefERKNS_18DiagnosticLocationEPKNS_17MachineBasicBlockE">(</a><a class="local col4 ref" href="#54PassName" title='PassName' data-ref="54PassName">PassName</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"GISelFailure: "</q>,</td></tr>
<tr><th id="202">202</th><td>                                    <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="203">203</th><td>  <a class="local col7 ref" href="#57R" title='R' data-ref="57R">R</a> <a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#55Msg" title='Msg' data-ref="55Msg">Msg</a>;</td></tr>
<tr><th id="204">204</th><td>  <i>// Printing MI is expensive;  only do it if expensive remarks are enabled.</i></td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (<a class="local col2 ref" href="#52TPC" title='TPC' data-ref="52TPC">TPC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv" title='llvm::TargetPassConfig::isGlobalISelAbortEnabled' data-ref="_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv">isGlobalISelAbortEnabled</a>() || <a class="local col3 ref" href="#53MORE" title='MORE' data-ref="53MORE">MORE</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#_ZNK4llvm32MachineOptimizationRemarkEmitter18allowExtraAnalysisENS_9StringRefE" title='llvm::MachineOptimizationRemarkEmitter::allowExtraAnalysis' data-ref="_ZNK4llvm32MachineOptimizationRemarkEmitter18allowExtraAnalysisENS_9StringRefE">allowExtraAnalysis</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col4 ref" href="#54PassName" title='PassName' data-ref="54PassName">PassName</a>))</td></tr>
<tr><th id="206">206</th><td>    <a class="local col7 ref" href="#57R" title='R' data-ref="57R">R</a> <a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>": "</q> <a class="ref" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#417" title='llvm::DiagnosticInfoOptimizationBase::Argument::Argument' data-ref="_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1EOS1_"></a><span class="namespace">ore::</span><a class="typedef" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::ore::MNV" title='llvm::ore::MNV' data-type='DiagnosticInfoMIROptimization::MachineArgument' data-ref="llvm::ore::MNV">MNV</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#_ZN4llvm29DiagnosticInfoMIROptimization15MachineArgumentC1ENS_9StringRefERKNS_12MachineInstrE" title='llvm::DiagnosticInfoMIROptimization::MachineArgument::MachineArgument' data-ref="_ZN4llvm29DiagnosticInfoMIROptimization15MachineArgumentC1ENS_9StringRefERKNS_12MachineInstrE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Inst"</q>, <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>);</td></tr>
<tr><th id="207">207</th><td>  <a class="ref" href="#_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE" title='llvm::reportGISelFailure' data-ref="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE">reportGISelFailure</a>(<span class='refarg'><a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF">MF</a></span>, <a class="local col2 ref" href="#52TPC" title='TPC' data-ref="52TPC">TPC</a>, <span class='refarg'><a class="local col3 ref" href="#53MORE" title='MORE' data-ref="53MORE">MORE</a></span>, <span class='refarg'><a class="local col7 ref" href="#57R" title='R' data-ref="57R">R</a></span>);</td></tr>
<tr><th id="208">208</th><td>}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt; <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58VReg" title='VReg' data-type='unsigned int' data-ref="58VReg">VReg</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="59MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="59MRI">MRI</dfn>) {</td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg">ValueAndVReg</a>&gt; <dfn class="local col0 decl" id="60ValAndVReg" title='ValAndVReg' data-type='Optional&lt;llvm::ValueAndVReg&gt;' data-ref="60ValAndVReg">ValAndVReg</dfn> =</td></tr>
<tr><th id="213">213</th><td>      <a class="ref" href="#_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb">getConstantVRegValWithLookThrough</a>(<a class="local col8 ref" href="#58VReg" title='VReg' data-ref="58VReg">VReg</a>, <a class="local col9 ref" href="#59MRI" title='MRI' data-ref="59MRI">MRI</a>, <i>/*LookThroughInstrs*/</i> <b>false</b>);</td></tr>
<tr><th id="214">214</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!ValAndVReg || ValAndVReg-&gt;VReg == VReg) &amp;&amp; &quot;Value found while looking through instrs&quot;) ? void (0) : __assert_fail (&quot;(!ValAndVReg || ValAndVReg-&gt;VReg == VReg) &amp;&amp; \&quot;Value found while looking through instrs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 215, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col0 ref" href="#60ValAndVReg" title='ValAndVReg' data-ref="60ValAndVReg">ValAndVReg</a> || <a class="local col0 ref" href="#60ValAndVReg" title='ValAndVReg' data-ref="60ValAndVReg">ValAndVReg</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::VReg" title='llvm::ValueAndVReg::VReg' data-ref="llvm::ValueAndVReg::VReg">VReg</a> == <a class="local col8 ref" href="#58VReg" title='VReg' data-ref="58VReg">VReg</a>) &amp;&amp;</td></tr>
<tr><th id="215">215</th><td>         <q>"Value found while looking through instrs"</q>);</td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col0 ref" href="#60ValAndVReg" title='ValAndVReg' data-ref="60ValAndVReg">ValAndVReg</a>)</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="218">218</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col0 ref" href="#60ValAndVReg" title='ValAndVReg' data-ref="60ValAndVReg">ValAndVReg</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value">Value</a>;</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg">ValueAndVReg</a>&gt; <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb">getConstantVRegValWithLookThrough</dfn>(</td></tr>
<tr><th id="222">222</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="61VReg" title='VReg' data-type='unsigned int' data-ref="61VReg">VReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="62MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="62MRI">MRI</dfn>, <em>bool</em> <dfn class="local col3 decl" id="63LookThroughInstrs" title='LookThroughInstrs' data-type='bool' data-ref="63LookThroughInstrs">LookThroughInstrs</dfn>) {</td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="64SeenOpcodes" title='SeenOpcodes' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="64SeenOpcodes">SeenOpcodes</dfn>;</td></tr>
<tr><th id="224">224</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr *' data-ref="65MI">MI</dfn>;</td></tr>
<tr><th id="225">225</th><td>  <b>while</b> ((<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a> = <a class="local col2 ref" href="#62MRI" title='MRI' data-ref="62MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#61VReg" title='VReg' data-ref="61VReg">VReg</a>)) &amp;&amp;</td></tr>
<tr><th id="226">226</th><td>         <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a> &amp;&amp; <a class="local col3 ref" href="#63LookThroughInstrs" title='LookThroughInstrs' data-ref="63LookThroughInstrs">LookThroughInstrs</a>) {</td></tr>
<tr><th id="227">227</th><td>    <b>switch</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="228">228</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="229">229</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="230">230</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="231">231</th><td>      <a class="local col4 ref" href="#64SeenOpcodes" title='SeenOpcodes' data-ref="64SeenOpcodes">SeenOpcodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(</td></tr>
<tr><th id="232">232</th><td>          <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="233">233</th><td>          <a class="local col2 ref" href="#62MRI" title='MRI' data-ref="62MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()));</td></tr>
<tr><th id="234">234</th><td>      <a class="local col1 ref" href="#61VReg" title='VReg' data-ref="61VReg">VReg</a> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="235">235</th><td>      <b>break</b>;</td></tr>
<tr><th id="236">236</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="237">237</th><td>      <a class="local col1 ref" href="#61VReg" title='VReg' data-ref="61VReg">VReg</a> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="238">238</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#61VReg" title='VReg' data-ref="61VReg">VReg</a>))</td></tr>
<tr><th id="239">239</th><td>        <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="240">240</th><td>      <b>break</b>;</td></tr>
<tr><th id="241">241</th><td>    <b>default</b>:</td></tr>
<tr><th id="242">242</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="243">243</th><td>    }</td></tr>
<tr><th id="244">244</th><td>  }</td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (!<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a> || <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a> ||</td></tr>
<tr><th id="246">246</th><td>      (!<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>()))</td></tr>
<tr><th id="247">247</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="66CstVal" title='CstVal' data-type='const llvm::MachineOperand &amp;' data-ref="66CstVal">CstVal</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="250">250</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67BitWidth" title='BitWidth' data-type='unsigned int' data-ref="67BitWidth">BitWidth</dfn> = <a class="local col2 ref" href="#62MRI" title='MRI' data-ref="62MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col8 decl" id="68Val" title='Val' data-type='llvm::APInt' data-ref="68Val">Val</dfn> = <a class="local col6 ref" href="#66CstVal" title='CstVal' data-ref="66CstVal">CstVal</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ? <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col7 ref" href="#67BitWidth" title='BitWidth' data-ref="67BitWidth">BitWidth</a>, <a class="local col6 ref" href="#66CstVal" title='CstVal' data-ref="66CstVal">CstVal</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="252">252</th><td>                             : <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col6 ref" href="#66CstVal" title='CstVal' data-ref="66CstVal">CstVal</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>();</td></tr>
<tr><th id="253">253</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val.getBitWidth() == BitWidth &amp;&amp; &quot;Value bitwidth doesn&apos;t match definition type&quot;) ? void (0) : __assert_fail (&quot;Val.getBitWidth() == BitWidth &amp;&amp; \&quot;Value bitwidth doesn&apos;t match definition type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 254, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col7 ref" href="#67BitWidth" title='BitWidth' data-ref="67BitWidth">BitWidth</a> &amp;&amp;</td></tr>
<tr><th id="254">254</th><td>         <q>"Value bitwidth doesn't match definition type"</q>);</td></tr>
<tr><th id="255">255</th><td>  <b>while</b> (!<a class="local col4 ref" href="#64SeenOpcodes" title='SeenOpcodes' data-ref="64SeenOpcodes">SeenOpcodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="256">256</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col9 decl" id="69OpcodeAndSize" title='OpcodeAndSize' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="69OpcodeAndSize">OpcodeAndSize</dfn> = <a class="local col4 ref" href="#64SeenOpcodes" title='SeenOpcodes' data-ref="64SeenOpcodes">SeenOpcodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="257">257</th><td>    <b>switch</b> (<a class="local col9 ref" href="#69OpcodeAndSize" title='OpcodeAndSize' data-ref="69OpcodeAndSize">OpcodeAndSize</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>) {</td></tr>
<tr><th id="258">258</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="259">259</th><td>      <a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_">=</a> <a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt5truncEj" title='llvm::APInt::trunc' data-ref="_ZNK4llvm5APInt5truncEj">trunc</a>(<a class="local col9 ref" href="#69OpcodeAndSize" title='OpcodeAndSize' data-ref="69OpcodeAndSize">OpcodeAndSize</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="260">260</th><td>      <b>break</b>;</td></tr>
<tr><th id="261">261</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="262">262</th><td>      <a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_">=</a> <a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4sextEj" title='llvm::APInt::sext' data-ref="_ZNK4llvm5APInt4sextEj">sext</a>(<a class="local col9 ref" href="#69OpcodeAndSize" title='OpcodeAndSize' data-ref="69OpcodeAndSize">OpcodeAndSize</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="263">263</th><td>      <b>break</b>;</td></tr>
<tr><th id="264">264</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="265">265</th><td>      <a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_">=</a> <a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4zextEj" title='llvm::APInt::zext' data-ref="_ZNK4llvm5APInt4zextEj">zext</a>(<a class="local col9 ref" href="#69OpcodeAndSize" title='OpcodeAndSize' data-ref="69OpcodeAndSize">OpcodeAndSize</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="266">266</th><td>      <b>break</b>;</td></tr>
<tr><th id="267">267</th><td>    }</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <b>if</b> (<a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg">ValueAndVReg</a>{<a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>(), <a class="local col1 ref" href="#61VReg" title='VReg' data-ref="61VReg">VReg</a>};</td></tr>
<tr><th id="274">274</th><td>}</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><em>const</em> <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>* <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm20getConstantFPVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantFPVRegVal' data-ref="_ZN4llvm20getConstantFPVRegValEjRKNS_19MachineRegisterInfoE">getConstantFPVRegVal</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70VReg" title='VReg' data-type='unsigned int' data-ref="70VReg">VReg</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="71MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="71MRI">MRI</dfn>) {</td></tr>
<tr><th id="278">278</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="72MI" title='MI' data-type='llvm::MachineInstr *' data-ref="72MI">MI</dfn> = <a class="local col1 ref" href="#71MRI" title='MRI' data-ref="71MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#70VReg" title='VReg' data-ref="70VReg">VReg</a>);</td></tr>
<tr><th id="279">279</th><td>  <b>if</b> (<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a> != <a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="281">281</th><td>  <b>return</b> <a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>();</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm12getOpcodeDefEjjRKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjjRKNS_19MachineRegisterInfoE">getOpcodeDef</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="73Opcode" title='Opcode' data-type='unsigned int' data-ref="73Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='unsigned int' data-ref="74Reg">Reg</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="75MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="75MRI">MRI</dfn>) {</td></tr>
<tr><th id="286">286</th><td>  <em>auto</em> *<dfn class="local col6 decl" id="76DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="76DefMI">DefMI</dfn> = <a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>);</td></tr>
<tr><th id="287">287</th><td>  <em>auto</em> <dfn class="local col7 decl" id="77DstTy" title='DstTy' data-type='llvm::LLT' data-ref="77DstTy">DstTy</dfn> = <a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (!<a class="local col7 ref" href="#77DstTy" title='DstTy' data-ref="77DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="290">290</th><td>  <b>while</b> (<a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>) {</td></tr>
<tr><th id="291">291</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78SrcReg" title='SrcReg' data-type='unsigned int' data-ref="78SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="292">292</th><td>    <em>auto</em> <dfn class="local col9 decl" id="79SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="79SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#78SrcReg" title='SrcReg' data-ref="78SrcReg">SrcReg</a>);</td></tr>
<tr><th id="293">293</th><td>    <b>if</b> (!<a class="local col9 ref" href="#79SrcTy" title='SrcTy' data-ref="79SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || <a class="local col9 ref" href="#79SrcTy" title='SrcTy' data-ref="79SrcTy">SrcTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col7 ref" href="#77DstTy" title='DstTy' data-ref="77DstTy">DstTy</a>)</td></tr>
<tr><th id="294">294</th><td>      <b>break</b>;</td></tr>
<tr><th id="295">295</th><td>    <a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI">DefMI</a> = <a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#78SrcReg" title='SrcReg' data-ref="78SrcReg">SrcReg</a>);</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td>  <b>return</b> <a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col3 ref" href="#73Opcode" title='Opcode' data-ref="73Opcode">Opcode</a> ? <a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI">DefMI</a> : <b>nullptr</b>;</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm18getAPFloatFromSizeEdj" title='llvm::getAPFloatFromSize' data-ref="_ZN4llvm18getAPFloatFromSizeEdj">getAPFloatFromSize</dfn>(<em>double</em> <dfn class="local col0 decl" id="80Val" title='Val' data-type='double' data-ref="80Val">Val</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="81Size" title='Size' data-type='unsigned int' data-ref="81Size">Size</dfn>) {</td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (<a class="local col1 ref" href="#81Size" title='Size' data-ref="81Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="302">302</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a><a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ef" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ef">(</a><em>float</em>(<a class="local col0 ref" href="#80Val" title='Val' data-ref="80Val">Val</a>));</td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (<a class="local col1 ref" href="#81Size" title='Size' data-ref="81Size">Size</a> == <var>64</var>)</td></tr>
<tr><th id="304">304</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a><a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ed" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ed">(</a><a class="local col0 ref" href="#80Val" title='Val' data-ref="80Val">Val</a>);</td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="local col1 ref" href="#81Size" title='Size' data-ref="81Size">Size</a> != <var>16</var>)</td></tr>
<tr><th id="306">306</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported FPConstant size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp&quot;, 306)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported FPConstant size"</q>);</td></tr>
<tr><th id="307">307</th><td>  <em>bool</em> <dfn class="local col2 decl" id="82Ignored" title='Ignored' data-type='bool' data-ref="82Ignored">Ignored</dfn>;</td></tr>
<tr><th id="308">308</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col3 decl" id="83APF" title='APF' data-type='llvm::APFloat' data-ref="83APF">APF</dfn><a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ed" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ed">(</a><a class="local col0 ref" href="#80Val" title='Val' data-ref="80Val">Val</a>);</td></tr>
<tr><th id="309">309</th><td>  <a class="local col3 ref" href="#83APF" title='APF' data-ref="83APF">APF</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloat7convertERKNS_12fltSemanticsENS_11APFloatBase12roundingModeEPb" title='llvm::APFloat::convert' data-ref="_ZN4llvm7APFloat7convertERKNS_12fltSemanticsENS_11APFloatBase12roundingModeEPb">convert</a>(<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm11APFloatBase8IEEEhalfEv" title='llvm::APFloatBase::IEEEhalf' data-ref="_ZN4llvm11APFloatBase8IEEEhalfEv">IEEEhalf</a>(), <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="enum" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::roundingMode::rmNearestTiesToEven" title='llvm::APFloatBase::roundingMode::rmNearestTiesToEven' data-ref="llvm::APFloatBase::roundingMode::rmNearestTiesToEven">rmNearestTiesToEven</a>, &amp;<a class="local col2 ref" href="#82Ignored" title='Ignored' data-ref="82Ignored">Ignored</a>);</td></tr>
<tr><th id="310">310</th><td>  <b>return</b> <a class="local col3 ref" href="#83APF" title='APF' data-ref="83APF">APF</a>;</td></tr>
<tr><th id="311">311</th><td>}</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a>&gt; <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm17ConstantFoldBinOpEjjjRKNS_19MachineRegisterInfoE" title='llvm::ConstantFoldBinOp' data-ref="_ZN4llvm17ConstantFoldBinOpEjjjRKNS_19MachineRegisterInfoE">ConstantFoldBinOp</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="84Opcode" title='Opcode' data-type='unsigned int' data-ref="84Opcode">Opcode</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="85Op1" title='Op1' data-type='const unsigned int' data-ref="85Op1">Op1</dfn>,</td></tr>
<tr><th id="314">314</th><td>                                        <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="86Op2" title='Op2' data-type='const unsigned int' data-ref="86Op2">Op2</dfn>,</td></tr>
<tr><th id="315">315</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="87MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="87MRI">MRI</dfn>) {</td></tr>
<tr><th id="316">316</th><td>  <em>auto</em> <dfn class="local col8 decl" id="88MaybeOp1Cst" title='MaybeOp1Cst' data-type='llvm::Optional&lt;long&gt;' data-ref="88MaybeOp1Cst">MaybeOp1Cst</dfn> = <a class="ref" href="#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col5 ref" href="#85Op1" title='Op1' data-ref="85Op1">Op1</a>, <a class="local col7 ref" href="#87MRI" title='MRI' data-ref="87MRI">MRI</a>);</td></tr>
<tr><th id="317">317</th><td>  <em>auto</em> <dfn class="local col9 decl" id="89MaybeOp2Cst" title='MaybeOp2Cst' data-type='llvm::Optional&lt;long&gt;' data-ref="89MaybeOp2Cst">MaybeOp2Cst</dfn> = <a class="ref" href="#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col6 ref" href="#86Op2" title='Op2' data-ref="86Op2">Op2</a>, <a class="local col7 ref" href="#87MRI" title='MRI' data-ref="87MRI">MRI</a>);</td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#88MaybeOp1Cst" title='MaybeOp1Cst' data-ref="88MaybeOp1Cst">MaybeOp1Cst</a> &amp;&amp; <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col9 ref" href="#89MaybeOp2Cst" title='MaybeOp2Cst' data-ref="89MaybeOp2Cst">MaybeOp2Cst</a>) {</td></tr>
<tr><th id="319">319</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="90Ty" title='Ty' data-type='llvm::LLT' data-ref="90Ty">Ty</dfn> = <a class="local col7 ref" href="#87MRI" title='MRI' data-ref="87MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#85Op1" title='Op1' data-ref="85Op1">Op1</a>);</td></tr>
<tr><th id="320">320</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col1 decl" id="91C1" title='C1' data-type='llvm::APInt' data-ref="91C1">C1</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col0 ref" href="#90Ty" title='Ty' data-ref="90Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#88MaybeOp1Cst" title='MaybeOp1Cst' data-ref="88MaybeOp1Cst">MaybeOp1Cst</a>, <b>true</b>);</td></tr>
<tr><th id="321">321</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="92C2" title='C2' data-type='llvm::APInt' data-ref="92C2">C2</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col0 ref" href="#90Ty" title='Ty' data-ref="90Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#89MaybeOp2Cst" title='MaybeOp2Cst' data-ref="89MaybeOp2Cst">MaybeOp2Cst</a>, <b>true</b>);</td></tr>
<tr><th id="322">322</th><td>    <b>switch</b> (<a class="local col4 ref" href="#84Opcode" title='Opcode' data-ref="84Opcode">Opcode</a>) {</td></tr>
<tr><th id="323">323</th><td>    <b>default</b>:</td></tr>
<tr><th id="324">324</th><td>      <b>break</b>;</td></tr>
<tr><th id="325">325</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#204" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</a>:</td></tr>
<tr><th id="326">326</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntERKS0_" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntERKS0_">+</a> <a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>;</td></tr>
<tr><th id="327">327</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#226" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND">G_AND</a>:</td></tr>
<tr><th id="328">328</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanENS_5APIntERKS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanENS_5APIntERKS0_">&amp;</a> <a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>;</td></tr>
<tr><th id="329">329</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="330">330</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4ashrERKS0_" title='llvm::APInt::ashr' data-ref="_ZNK4llvm5APInt4ashrERKS0_">ashr</a>(<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>);</td></tr>
<tr><th id="331">331</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="332">332</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrERKS0_" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrERKS0_">lshr</a>(<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>);</td></tr>
<tr><th id="333">333</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#211" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL">G_MUL</a>:</td></tr>
<tr><th id="334">334</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntmlERKS0_" title='llvm::APInt::operator*' data-ref="_ZNK4llvm5APIntmlERKS0_">*</a> <a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>;</td></tr>
<tr><th id="335">335</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>:</td></tr>
<tr><th id="336">336</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmorENS_5APIntERKS0_" title='llvm::operator|' data-ref="_ZN4llvmorENS_5APIntERKS0_">|</a> <a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>;</td></tr>
<tr><th id="337">337</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>:</td></tr>
<tr><th id="338">338</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntlsERKS0_" title='llvm::APInt::operator&lt;&lt;' data-ref="_ZNK4llvm5APIntlsERKS0_">&lt;&lt;</a> <a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>;</td></tr>
<tr><th id="339">339</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#208" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB">G_SUB</a>:</td></tr>
<tr><th id="340">340</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntERKS0_" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntERKS0_">-</a> <a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>;</td></tr>
<tr><th id="341">341</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#232" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR">G_XOR</a>:</td></tr>
<tr><th id="342">342</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmeoENS_5APIntERKS0_" title='llvm::operator^' data-ref="_ZN4llvmeoENS_5APIntERKS0_">^</a> <a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>;</td></tr>
<tr><th id="343">343</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="344">344</th><td>      <b>if</b> (!<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getBoolValueEv" title='llvm::APInt::getBoolValue' data-ref="_ZNK4llvm5APInt12getBoolValueEv">getBoolValue</a>())</td></tr>
<tr><th id="345">345</th><td>        <b>break</b>;</td></tr>
<tr><th id="346">346</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4udivERKS0_" title='llvm::APInt::udiv' data-ref="_ZNK4llvm5APInt4udivERKS0_">udiv</a>(<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>);</td></tr>
<tr><th id="347">347</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="348">348</th><td>      <b>if</b> (!<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getBoolValueEv" title='llvm::APInt::getBoolValue' data-ref="_ZNK4llvm5APInt12getBoolValueEv">getBoolValue</a>())</td></tr>
<tr><th id="349">349</th><td>        <b>break</b>;</td></tr>
<tr><th id="350">350</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4sdivERKS0_" title='llvm::APInt::sdiv' data-ref="_ZNK4llvm5APInt4sdivERKS0_">sdiv</a>(<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>);</td></tr>
<tr><th id="351">351</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#223" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM">G_UREM</a>:</td></tr>
<tr><th id="352">352</th><td>      <b>if</b> (!<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getBoolValueEv" title='llvm::APInt::getBoolValue' data-ref="_ZNK4llvm5APInt12getBoolValueEv">getBoolValue</a>())</td></tr>
<tr><th id="353">353</th><td>        <b>break</b>;</td></tr>
<tr><th id="354">354</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4uremERKS0_" title='llvm::APInt::urem' data-ref="_ZNK4llvm5APInt4uremERKS0_">urem</a>(<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>);</td></tr>
<tr><th id="355">355</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#220" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM">G_SREM</a>:</td></tr>
<tr><th id="356">356</th><td>      <b>if</b> (!<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getBoolValueEv" title='llvm::APInt::getBoolValue' data-ref="_ZNK4llvm5APInt12getBoolValueEv">getBoolValue</a>())</td></tr>
<tr><th id="357">357</th><td>        <b>break</b>;</td></tr>
<tr><th id="358">358</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#91C1" title='C1' data-ref="91C1">C1</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4sremERKS0_" title='llvm::APInt::srem' data-ref="_ZNK4llvm5APInt4sremERKS0_">srem</a>(<a class="local col2 ref" href="#92C2" title='C2' data-ref="92C2">C2</a>);</td></tr>
<tr><th id="359">359</th><td>    }</td></tr>
<tr><th id="360">360</th><td>  }</td></tr>
<tr><th id="361">361</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" title='llvm::getSelectionDAGFallbackAnalysisUsage' data-ref="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE">getSelectionDAGFallbackAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="93AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="93AU">AU</dfn>) {</td></tr>
<tr><th id="365">365</th><td>  <a class="local col3 ref" href="#93AU" title='AU' data-ref="93AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/StackProtector.h.html#llvm::StackProtector" title='llvm::StackProtector' data-ref="llvm::StackProtector">StackProtector</a>&gt;();</td></tr>
<tr><th id="366">366</th><td>}</td></tr>
<tr><th id="367">367</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
