// Seed: 699965019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    id_20,
    output uwire id_1,
    output wor id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    output tri0 id_6,
    input wire id_7,
    inout supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    input wor id_12,
    input tri0 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input wand id_16,
    output tri1 id_17,
    input wor id_18
);
  reg  id_21;
  wire id_22;
  initial if (-1 & 1) id_21 <= -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_22,
      id_20
  );
  wire id_23, id_24;
endmodule
