$date
	Thu Jun 15 21:12:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MealyPatternTestbench $end
$var wire 2 ! o [0:1] $end
$var reg 1 " clock $end
$var reg 1 # i $end
$scope module machine $end
$var wire 1 " clock $end
$var wire 1 # i $end
$var wire 2 $ o [1:0] $end
$var reg 3 % next_state [2:0] $end
$var reg 3 & next_state1 [2:0] $end
$var reg 3 ' state [2:0] $end
$var reg 3 ( state1 [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b1 '
b1 &
b1 %
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
b10 &
0"
1#
#25
b10 (
1"
#30
0"
#35
1"
#40
b10 %
b11 &
0"
0#
#45
b1 &
b1 %
b11 (
b10 '
1"
#50
b1 !
b1 $
b11 %
b10 &
0"
1#
#55
b0 !
b0 $
b1 %
b10 (
b11 '
1"
#60
b10 !
b10 $
b10 %
b11 &
0"
0#
#65
b0 !
b0 $
b1 &
b1 %
b11 (
b10 '
1"
#70
b1 !
b1 $
b11 %
b10 &
0"
1#
#75
b0 !
b0 $
b1 %
b10 (
b11 '
1"
#80
b10 !
b10 $
b10 %
b11 &
0"
0#
#85
b0 !
b0 $
b1 &
b1 %
b11 (
b10 '
1"
#90
b1 !
b1 $
b11 %
b10 &
0"
1#
#95
b0 !
b0 $
b1 %
b10 (
b11 '
1"
#100
0"
#105
b1 '
1"
#110
0"
