<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___n_v_i_c" xml:lang="en-US">
<title>CMSIS NVIC</title>
<indexterm><primary>CMSIS NVIC</primary></indexterm>
<simplesect>
    <title>Modules    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___s_c_b">CMSIS SCB</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_n_v_i_c___type">NVIC_Type</link></para>

<para>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Type definitions for the Cortex-M NVIC Registers </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk</title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>CMSIS NVIC</secondary></indexterm>
<indexterm><primary>CMSIS NVIC</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos</title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>CMSIS NVIC</secondary></indexterm>
<indexterm><primary>CMSIS NVIC</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
</section>
</section>
</section>
