
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
   0:	20003ce0 	.word	0x20003ce0
   4:	000020c1 	.word	0x000020c1
   8:	00006745 	.word	0x00006745
   c:	00002095 	.word	0x00002095
  10:	00002095 	.word	0x00002095
  14:	00002095 	.word	0x00002095
  18:	00002095 	.word	0x00002095
	...
  2c:	00001c0d 	.word	0x00001c0d
  30:	00002095 	.word	0x00002095
  34:	00000000 	.word	0x00000000
  38:	00002095 	.word	0x00002095
  3c:	00002095 	.word	0x00002095

00000040 <_irq_vector_table>:
  40:	00001c95 00001c95 00001c95 00001c95     ................
  50:	00001c95 00001c95 00001c95 00001c95     ................
  60:	00001c95 00001c95 00001c95 00001c95     ................
  70:	00001c95 00001c95 00001c95 00001c95     ................
  80:	00001c95 00001c95 00001c95 00001c95     ................
  90:	00001c95 00001c95 00001c95 00001c95     ................
  a0:	00001c95 00001c95 00001c95 00001c95     ................
  b0:	00001c95 00001c95 00001c95 00001c95     ................
  c0:	00001c95 00001c95 00001c95 00001c95     ................
  d0:	00001c95 00001c95 00001c95 00001c95     ................
  e0:	00001c95 00001c95 00001c95 00001c95     ................
  f0:	00001c95 00001c95 00001c95 00001c95     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295
     110:	f04f 30ff 	movne.w	r0, #4294967295
     114:	f000 b96e 	b.w	3f4 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f806 	bl	130 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__udivmoddi4>:
     130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     134:	9d08      	ldr	r5, [sp, #32]
     136:	4604      	mov	r4, r0
     138:	468c      	mov	ip, r1
     13a:	2b00      	cmp	r3, #0
     13c:	f040 8083 	bne.w	246 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x46>
     140:	428a      	cmp	r2, r1
     142:	4617      	mov	r7, r2
     144:	d947      	bls.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     146:	fab2 f282 	clz	r2, r2
     14a:	b142      	cbz	r2, 15e <CONFIG_IDLE_STACK_SIZE+0x1e>
     14c:	f1c2 0020 	rsb	r0, r2, #32
     150:	fa24 f000 	lsr.w	r0, r4, r0
     154:	4091      	lsls	r1, r2
     156:	4097      	lsls	r7, r2
     158:	ea40 0c01 	orr.w	ip, r0, r1
     15c:	4094      	lsls	r4, r2
     15e:	ea4f 4817 	mov.w	r8, r7, lsr #16
     162:	0c23      	lsrs	r3, r4, #16
     164:	fbbc f6f8 	udiv	r6, ip, r8
     168:	fa1f fe87 	uxth.w	lr, r7
     16c:	fb08 c116 	mls	r1, r8, r6, ip
     170:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     174:	fb06 f10e 	mul.w	r1, r6, lr
     178:	4299      	cmp	r1, r3
     17a:	d909      	bls.n	190 <CONFIG_IDLE_STACK_SIZE+0x50>
     17c:	18fb      	adds	r3, r7, r3
     17e:	f106 30ff 	add.w	r0, r6, #4294967295
     182:	f080 8119 	bcs.w	3b8 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xb8>
     186:	4299      	cmp	r1, r3
     188:	f240 8116 	bls.w	3b8 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xb8>
     18c:	3e02      	subs	r6, #2
     18e:	443b      	add	r3, r7
     190:	1a5b      	subs	r3, r3, r1
     192:	b2a4      	uxth	r4, r4
     194:	fbb3 f0f8 	udiv	r0, r3, r8
     198:	fb08 3310 	mls	r3, r8, r0, r3
     19c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1a0:	fb00 fe0e 	mul.w	lr, r0, lr
     1a4:	45a6      	cmp	lr, r4
     1a6:	d909      	bls.n	1bc <CONFIG_IDLE_STACK_SIZE+0x7c>
     1a8:	193c      	adds	r4, r7, r4
     1aa:	f100 33ff 	add.w	r3, r0, #4294967295
     1ae:	f080 8105 	bcs.w	3bc <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xbc>
     1b2:	45a6      	cmp	lr, r4
     1b4:	f240 8102 	bls.w	3bc <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xbc>
     1b8:	3802      	subs	r0, #2
     1ba:	443c      	add	r4, r7
     1bc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
     1c0:	eba4 040e 	sub.w	r4, r4, lr
     1c4:	2600      	movs	r6, #0
     1c6:	b11d      	cbz	r5, 1d0 <CONFIG_IDLE_STACK_SIZE+0x90>
     1c8:	40d4      	lsrs	r4, r2
     1ca:	2300      	movs	r3, #0
     1cc:	e9c5 4300 	strd	r4, r3, [r5]
     1d0:	4631      	mov	r1, r6
     1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1d6:	b902      	cbnz	r2, 1da <CONFIG_IDLE_STACK_SIZE+0x9a>
     1d8:	deff      	udf	#255	; 0xff
     1da:	fab2 f282 	clz	r2, r2
     1de:	2a00      	cmp	r2, #0
     1e0:	d150      	bne.n	284 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x84>
     1e2:	1bcb      	subs	r3, r1, r7
     1e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     1e8:	fa1f f887 	uxth.w	r8, r7
     1ec:	2601      	movs	r6, #1
     1ee:	fbb3 fcfe 	udiv	ip, r3, lr
     1f2:	0c21      	lsrs	r1, r4, #16
     1f4:	fb0e 331c 	mls	r3, lr, ip, r3
     1f8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     1fc:	fb08 f30c 	mul.w	r3, r8, ip
     200:	428b      	cmp	r3, r1
     202:	d907      	bls.n	214 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x14>
     204:	1879      	adds	r1, r7, r1
     206:	f10c 30ff 	add.w	r0, ip, #4294967295
     20a:	d202      	bcs.n	212 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x12>
     20c:	428b      	cmp	r3, r1
     20e:	f200 80e9 	bhi.w	3e4 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xe4>
     212:	4684      	mov	ip, r0
     214:	1ac9      	subs	r1, r1, r3
     216:	b2a3      	uxth	r3, r4
     218:	fbb1 f0fe 	udiv	r0, r1, lr
     21c:	fb0e 1110 	mls	r1, lr, r0, r1
     220:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     224:	fb08 f800 	mul.w	r8, r8, r0
     228:	45a0      	cmp	r8, r4
     22a:	d907      	bls.n	23c <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x3c>
     22c:	193c      	adds	r4, r7, r4
     22e:	f100 33ff 	add.w	r3, r0, #4294967295
     232:	d202      	bcs.n	23a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x3a>
     234:	45a0      	cmp	r8, r4
     236:	f200 80d9 	bhi.w	3ec <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xec>
     23a:	4618      	mov	r0, r3
     23c:	eba4 0408 	sub.w	r4, r4, r8
     240:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     244:	e7bf      	b.n	1c6 <CONFIG_IDLE_STACK_SIZE+0x86>
     246:	428b      	cmp	r3, r1
     248:	d909      	bls.n	25e <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x5e>
     24a:	2d00      	cmp	r5, #0
     24c:	f000 80b1 	beq.w	3b2 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xb2>
     250:	2600      	movs	r6, #0
     252:	e9c5 0100 	strd	r0, r1, [r5]
     256:	4630      	mov	r0, r6
     258:	4631      	mov	r1, r6
     25a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     25e:	fab3 f683 	clz	r6, r3
     262:	2e00      	cmp	r6, #0
     264:	d14a      	bne.n	2fc <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xfc>
     266:	428b      	cmp	r3, r1
     268:	d302      	bcc.n	270 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x70>
     26a:	4282      	cmp	r2, r0
     26c:	f200 80b8 	bhi.w	3e0 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xe0>
     270:	1a84      	subs	r4, r0, r2
     272:	eb61 0103 	sbc.w	r1, r1, r3
     276:	2001      	movs	r0, #1
     278:	468c      	mov	ip, r1
     27a:	2d00      	cmp	r5, #0
     27c:	d0a8      	beq.n	1d0 <CONFIG_IDLE_STACK_SIZE+0x90>
     27e:	e9c5 4c00 	strd	r4, ip, [r5]
     282:	e7a5      	b.n	1d0 <CONFIG_IDLE_STACK_SIZE+0x90>
     284:	f1c2 0320 	rsb	r3, r2, #32
     288:	fa20 f603 	lsr.w	r6, r0, r3
     28c:	4097      	lsls	r7, r2
     28e:	fa01 f002 	lsl.w	r0, r1, r2
     292:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     296:	40d9      	lsrs	r1, r3
     298:	4330      	orrs	r0, r6
     29a:	0c03      	lsrs	r3, r0, #16
     29c:	fbb1 f6fe 	udiv	r6, r1, lr
     2a0:	fa1f f887 	uxth.w	r8, r7
     2a4:	fb0e 1116 	mls	r1, lr, r6, r1
     2a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2ac:	fb06 f108 	mul.w	r1, r6, r8
     2b0:	4299      	cmp	r1, r3
     2b2:	fa04 f402 	lsl.w	r4, r4, r2
     2b6:	d909      	bls.n	2cc <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xcc>
     2b8:	18fb      	adds	r3, r7, r3
     2ba:	f106 3cff 	add.w	ip, r6, #4294967295
     2be:	f080 808d 	bcs.w	3dc <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xdc>
     2c2:	4299      	cmp	r1, r3
     2c4:	f240 808a 	bls.w	3dc <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xdc>
     2c8:	3e02      	subs	r6, #2
     2ca:	443b      	add	r3, r7
     2cc:	1a5b      	subs	r3, r3, r1
     2ce:	b281      	uxth	r1, r0
     2d0:	fbb3 f0fe 	udiv	r0, r3, lr
     2d4:	fb0e 3310 	mls	r3, lr, r0, r3
     2d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     2dc:	fb00 f308 	mul.w	r3, r0, r8
     2e0:	428b      	cmp	r3, r1
     2e2:	d907      	bls.n	2f4 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xf4>
     2e4:	1879      	adds	r1, r7, r1
     2e6:	f100 3cff 	add.w	ip, r0, #4294967295
     2ea:	d273      	bcs.n	3d4 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xd4>
     2ec:	428b      	cmp	r3, r1
     2ee:	d971      	bls.n	3d4 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xd4>
     2f0:	3802      	subs	r0, #2
     2f2:	4439      	add	r1, r7
     2f4:	1acb      	subs	r3, r1, r3
     2f6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
     2fa:	e778      	b.n	1ee <CONFIG_IDLE_STACK_SIZE+0xae>
     2fc:	f1c6 0c20 	rsb	ip, r6, #32
     300:	fa03 f406 	lsl.w	r4, r3, r6
     304:	fa22 f30c 	lsr.w	r3, r2, ip
     308:	431c      	orrs	r4, r3
     30a:	fa20 f70c 	lsr.w	r7, r0, ip
     30e:	fa01 f306 	lsl.w	r3, r1, r6
     312:	ea4f 4e14 	mov.w	lr, r4, lsr #16
     316:	fa21 f10c 	lsr.w	r1, r1, ip
     31a:	431f      	orrs	r7, r3
     31c:	0c3b      	lsrs	r3, r7, #16
     31e:	fbb1 f9fe 	udiv	r9, r1, lr
     322:	fa1f f884 	uxth.w	r8, r4
     326:	fb0e 1119 	mls	r1, lr, r9, r1
     32a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
     32e:	fb09 fa08 	mul.w	sl, r9, r8
     332:	458a      	cmp	sl, r1
     334:	fa02 f206 	lsl.w	r2, r2, r6
     338:	fa00 f306 	lsl.w	r3, r0, r6
     33c:	d908      	bls.n	350 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0x50>
     33e:	1861      	adds	r1, r4, r1
     340:	f109 30ff 	add.w	r0, r9, #4294967295
     344:	d248      	bcs.n	3d8 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xd8>
     346:	458a      	cmp	sl, r1
     348:	d946      	bls.n	3d8 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xd8>
     34a:	f1a9 0902 	sub.w	r9, r9, #2
     34e:	4421      	add	r1, r4
     350:	eba1 010a 	sub.w	r1, r1, sl
     354:	b2bf      	uxth	r7, r7
     356:	fbb1 f0fe 	udiv	r0, r1, lr
     35a:	fb0e 1110 	mls	r1, lr, r0, r1
     35e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
     362:	fb00 f808 	mul.w	r8, r0, r8
     366:	45b8      	cmp	r8, r7
     368:	d907      	bls.n	37a <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0x7a>
     36a:	19e7      	adds	r7, r4, r7
     36c:	f100 31ff 	add.w	r1, r0, #4294967295
     370:	d22e      	bcs.n	3d0 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xd0>
     372:	45b8      	cmp	r8, r7
     374:	d92c      	bls.n	3d0 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xd0>
     376:	3802      	subs	r0, #2
     378:	4427      	add	r7, r4
     37a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     37e:	eba7 0708 	sub.w	r7, r7, r8
     382:	fba0 8902 	umull	r8, r9, r0, r2
     386:	454f      	cmp	r7, r9
     388:	46c6      	mov	lr, r8
     38a:	4649      	mov	r1, r9
     38c:	d31a      	bcc.n	3c4 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xc4>
     38e:	d017      	beq.n	3c0 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xc0>
     390:	b15d      	cbz	r5, 3aa <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0xaa>
     392:	ebb3 020e 	subs.w	r2, r3, lr
     396:	eb67 0701 	sbc.w	r7, r7, r1
     39a:	fa07 fc0c 	lsl.w	ip, r7, ip
     39e:	40f2      	lsrs	r2, r6
     3a0:	ea4c 0202 	orr.w	r2, ip, r2
     3a4:	40f7      	lsrs	r7, r6
     3a6:	e9c5 2700 	strd	r2, r7, [r5]
     3aa:	2600      	movs	r6, #0
     3ac:	4631      	mov	r1, r6
     3ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     3b2:	462e      	mov	r6, r5
     3b4:	4628      	mov	r0, r5
     3b6:	e70b      	b.n	1d0 <CONFIG_IDLE_STACK_SIZE+0x90>
     3b8:	4606      	mov	r6, r0
     3ba:	e6e9      	b.n	190 <CONFIG_IDLE_STACK_SIZE+0x50>
     3bc:	4618      	mov	r0, r3
     3be:	e6fd      	b.n	1bc <CONFIG_IDLE_STACK_SIZE+0x7c>
     3c0:	4543      	cmp	r3, r8
     3c2:	d2e5      	bcs.n	390 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0x90>
     3c4:	ebb8 0e02 	subs.w	lr, r8, r2
     3c8:	eb69 0104 	sbc.w	r1, r9, r4
     3cc:	3801      	subs	r0, #1
     3ce:	e7df      	b.n	390 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0x90>
     3d0:	4608      	mov	r0, r1
     3d2:	e7d2      	b.n	37a <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0x7a>
     3d4:	4660      	mov	r0, ip
     3d6:	e78d      	b.n	2f4 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xf4>
     3d8:	4681      	mov	r9, r0
     3da:	e7b9      	b.n	350 <CONFIG_MCUBOOT_LOG_THREAD_STACK_SIZE+0x50>
     3dc:	4666      	mov	r6, ip
     3de:	e775      	b.n	2cc <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xcc>
     3e0:	4630      	mov	r0, r6
     3e2:	e74a      	b.n	27a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x7a>
     3e4:	f1ac 0c02 	sub.w	ip, ip, #2
     3e8:	4439      	add	r1, r7
     3ea:	e713      	b.n	214 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x14>
     3ec:	3802      	subs	r0, #2
     3ee:	443c      	add	r4, r7
     3f0:	e724      	b.n	23c <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x3c>
     3f2:	bf00      	nop

000003f4 <__aeabi_idiv0>:
     3f4:	4770      	bx	lr
     3f6:	bf00      	nop

000003f8 <main>:
    return detect_value == expected;
}
#endif

void main(void)
{
     3f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
}

NRF_STATIC_INLINE void nrf_wdt_reload_request_set(NRF_WDT_Type *        p_reg,
                                                  nrf_wdt_rr_register_t rr_register)
{
    p_reg->RR[rr_register] = NRF_WDT_RR_VALUE;
     3fa:	4b30      	ldr	r3, [pc, #192]	; (4bc <FIH_LABEL_FIH_CALL_END_262+0x78>)
     3fc:	4a30      	ldr	r2, [pc, #192]	; (4c0 <FIH_LABEL_FIH_CALL_END_262+0x7c>)
     3fe:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
    fih_int fih_rc = FIH_FAILURE;

    MCUBOOT_WATCHDOG_FEED();

#if !defined(MCUBOOT_DIRECT_XIP)
    BOOT_LOG_INF("Starting bootloader");
     402:	4830      	ldr	r0, [pc, #192]	; (4c4 <FIH_LABEL_FIH_CALL_END_262+0x80>)
     404:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
     408:	2149      	movs	r1, #73	; 0x49
     40a:	f8c3 2608 	str.w	r2, [r3, #1544]	; 0x608
     40e:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
     412:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
     416:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
     41a:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
     41e:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
     422:	f006 f8cb 	bl	65bc <z_log_minimal_printk>
#ifdef CONFIG_MCUBOOT_INDICATION_LED
    /* LED init */
    led_init();
#endif

    os_heap_init();
     426:	f005 fc7c 	bl	5d22 <os_heap_init>
    ZEPHYR_BOOT_LOG_START();

    (void)rc;

#if (!defined(CONFIG_XTENSA) && defined(DT_CHOSEN_ZEPHYR_FLASH_CONTROLLER_LABEL))
    if (!flash_device_get_binding(DT_CHOSEN_ZEPHYR_FLASH_CONTROLLER_LABEL)) {
     42a:	4827      	ldr	r0, [pc, #156]	; (4c8 <FIH_LABEL_FIH_CALL_END_262+0x84>)
     42c:	f000 f85c 	bl	4e8 <flash_device_get_binding>
     430:	b928      	cbnz	r0, 43e <FIH_LABEL_FIH_CALL_START_249>
        BOOT_LOG_ERR("Flash device %s not found",
     432:	4a25      	ldr	r2, [pc, #148]	; (4c8 <FIH_LABEL_FIH_CALL_END_262+0x84>)
     434:	4825      	ldr	r0, [pc, #148]	; (4cc <FIH_LABEL_FIH_CALL_END_262+0x88>)
     436:	2145      	movs	r1, #69	; 0x45
     438:	f006 f8c0 	bl	65bc <z_log_minimal_printk>
		     DT_CHOSEN_ZEPHYR_FLASH_CONTROLLER_LABEL);
        while (1)
     43c:	e7fe      	b.n	43c <CONFIG_FLASH_SIZE+0x3c>

0000043e <FIH_LABEL_FIH_CALL_START_249>:
        wait_for_usb_dfu(K_MSEC(CONFIG_BOOT_USB_DFU_WAIT_DELAY_MS));
        BOOT_LOG_INF("USB DFU wait time elapsed");
    }
#endif

    FIH_CALL(boot_go, fih_rc, &rsp);
     43e:	a801      	add	r0, sp, #4
     440:	f000 fc6e 	bl	d20 <boot_go>

00000444 <FIH_LABEL_FIH_CALL_END_262>:
    if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     444:	4b22      	ldr	r3, [pc, #136]	; (4d0 <FIH_LABEL_FIH_CALL_END_262+0x8c>)
     446:	681b      	ldr	r3, [r3, #0]
     448:	4283      	cmp	r3, r0
     44a:	d004      	beq.n	456 <FIH_LABEL_FIH_CALL_END_262+0x12>
        BOOT_LOG_ERR("Unable to find bootable image");
     44c:	4821      	ldr	r0, [pc, #132]	; (4d4 <FIH_LABEL_FIH_CALL_END_262+0x90>)
     44e:	2145      	movs	r1, #69	; 0x45
     450:	f006 f8b4 	bl	65bc <z_log_minimal_printk>
        FIH_PANIC;
     454:	e7fe      	b.n	454 <FIH_LABEL_FIH_CALL_END_262+0x10>
    }

    BOOT_LOG_INF("Bootloader chainload address offset: 0x%x",
     456:	9a03      	ldr	r2, [sp, #12]
     458:	481f      	ldr	r0, [pc, #124]	; (4d8 <FIH_LABEL_FIH_CALL_END_262+0x94>)
     45a:	2149      	movs	r1, #73	; 0x49
     45c:	f006 f8ae 	bl	65bc <z_log_minimal_printk>
                 rsp.br_image_off);

#if defined(MCUBOOT_DIRECT_XIP)
    BOOT_LOG_INF("Jumping to the image slot");
#else
    BOOT_LOG_INF("Jumping to the first image slot");
     460:	481e      	ldr	r0, [pc, #120]	; (4dc <FIH_LABEL_FIH_CALL_END_262+0x98>)
     462:	2149      	movs	r1, #73	; 0x49
     464:	f006 f8aa 	bl	65bc <z_log_minimal_printk>
/* There is only one instance of MCUBoot */
#define PROTECT_SIZE (PM_MCUBOOT_PRIMARY_ADDRESS - PM_MCUBOOT_ADDRESS)
#define PROTECT_ADDR PM_MCUBOOT_ADDRESS
#endif

    rc = fprotect_area(PROTECT_ADDR, PROTECT_SIZE);
     468:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     46c:	2000      	movs	r0, #0
     46e:	f006 fb63 	bl	6b38 <fprotect_area>

    if (rc != 0) {
     472:	b120      	cbz	r0, 47e <FIH_LABEL_FIH_CALL_END_262+0x3a>
        BOOT_LOG_ERR("Protect mcuboot flash failed, cancel startup.");
     474:	481a      	ldr	r0, [pc, #104]	; (4e0 <FIH_LABEL_FIH_CALL_END_262+0x9c>)
     476:	2145      	movs	r1, #69	; 0x45
     478:	f006 f8a0 	bl	65bc <z_log_minimal_printk>
        while (1)
     47c:	e7fe      	b.n	47c <FIH_LABEL_FIH_CALL_END_262+0x38>
    rc = flash_device_base(rsp->br_flash_dev_id, &flash_base);
     47e:	4669      	mov	r1, sp
     480:	f89d 0008 	ldrb.w	r0, [sp, #8]
     484:	f000 f83c 	bl	500 <flash_device_base>
    vt = (struct arm_vector_table *)(flash_base +
     488:	9b00      	ldr	r3, [sp, #0]
     48a:	9c03      	ldr	r4, [sp, #12]
     48c:	441c      	add	r4, r3
                                     rsp->br_hdr->ih_hdr_size);
     48e:	9b01      	ldr	r3, [sp, #4]
     490:	891d      	ldrh	r5, [r3, #8]
    nrf_cleanup_peripheral();
     492:	f000 ff29 	bl	12e8 <nrf_cleanup_peripheral>
                                     rsp->br_image_off +
     496:	1966      	adds	r6, r4, r5
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     498:	f04f 0220 	mov.w	r2, #32
     49c:	f3ef 8311 	mrs	r3, BASEPRI
     4a0:	f382 8812 	msr	BASEPRI_MAX, r2
     4a4:	f3bf 8f6f 	isb	sy
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
     4a8:	5963      	ldr	r3, [r4, r5]
     4aa:	f383 8808 	msr	MSP, r3
    ((void (*)(void))vt->reset)();
     4ae:	6873      	ldr	r3, [r6, #4]
     4b0:	4798      	blx	r3

    ZEPHYR_BOOT_LOG_STOP();

    do_boot(&rsp);

    BOOT_LOG_ERR("Never should get here");
     4b2:	480c      	ldr	r0, [pc, #48]	; (4e4 <FIH_LABEL_FIH_CALL_END_262+0xa0>)
     4b4:	2145      	movs	r1, #69	; 0x45
     4b6:	f006 f881 	bl	65bc <z_log_minimal_printk>
    while (1)
     4ba:	e7fe      	b.n	4ba <FIH_LABEL_FIH_CALL_END_262+0x76>
     4bc:	40010000 	.word	0x40010000
     4c0:	6e524635 	.word	0x6e524635
     4c4:	0000746c 	.word	0x0000746c
     4c8:	00007485 	.word	0x00007485
     4cc:	00007498 	.word	0x00007498
     4d0:	200001ec 	.word	0x200001ec
     4d4:	000074b7 	.word	0x000074b7
     4d8:	000074da 	.word	0x000074da
     4dc:	00007509 	.word	0x00007509
     4e0:	0000752e 	.word	0x0000752e
     4e4:	00007561 	.word	0x00007561

000004e8 <flash_device_get_binding>:
#endif

static const struct device *flash_dev;

const struct device *flash_device_get_binding(char *dev_name)
{
     4e8:	b510      	push	{r4, lr}
    if (!flash_dev) {
     4ea:	4c04      	ldr	r4, [pc, #16]	; (4fc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14>)
     4ec:	6823      	ldr	r3, [r4, #0]
     4ee:	b913      	cbnz	r3, 4f6 <flash_device_get_binding+0xe>
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     4f0:	f003 feb2 	bl	4258 <z_impl_device_get_binding>
        flash_dev = device_get_binding(dev_name);
     4f4:	6020      	str	r0, [r4, #0]
    }
    return flash_dev;
}
     4f6:	6820      	ldr	r0, [r4, #0]
     4f8:	bd10      	pop	{r4, pc}
     4fa:	bf00      	nop
     4fc:	200001e8 	.word	0x200001e8

00000500 <flash_device_base>:

int flash_device_base(uint8_t fd_id, uintptr_t *ret)
{
     500:	b508      	push	{r3, lr}
    if (fd_id != FLASH_DEVICE_ID) {
     502:	b140      	cbz	r0, 516 <flash_device_base+0x16>
        BOOT_LOG_ERR("invalid flash ID %d; expected %d",
     504:	4602      	mov	r2, r0
     506:	2300      	movs	r3, #0
     508:	4804      	ldr	r0, [pc, #16]	; (51c <flash_device_base+0x1c>)
     50a:	2145      	movs	r1, #69	; 0x45
     50c:	f006 f856 	bl	65bc <z_log_minimal_printk>
                     fd_id, FLASH_DEVICE_ID);
        return -EINVAL;
     510:	f06f 0015 	mvn.w	r0, #21
    }
    *ret = FLASH_DEVICE_BASE;
    return 0;
}
     514:	bd08      	pop	{r3, pc}
    *ret = FLASH_DEVICE_BASE;
     516:	6008      	str	r0, [r1, #0]
    return 0;
     518:	e7fc      	b.n	514 <flash_device_base+0x14>
     51a:	bf00      	nop
     51c:	00007584 	.word	0x00007584

00000520 <bootutil_img_validate>:
fih_int
bootutil_img_validate(struct enc_key_data *enc_state, int image_index,
                      struct image_header *hdr, const struct flash_area *fap,
                      uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *seed,
                      int seed_len, uint8_t *out_hash)
{
     520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t off;
    uint16_t len;
    uint16_t type;
    int sha256_valid = 0;
#ifdef EXPECTED_SIG_TLV
    fih_int valid_signature = FIH_FAILURE;
     524:	f8df 921c 	ldr.w	r9, [pc, #540]	; 744 <FIH_LABEL_FIH_CALL_END_920+0x2e>
{
     528:	b0dd      	sub	sp, #372	; 0x174
     52a:	4615      	mov	r5, r2
     52c:	461e      	mov	r6, r3
     52e:	e9dd 4868 	ldrd	r4, r8, [sp, #416]	; 0x1a0
     532:	f8dd b198 	ldr.w	fp, [sp, #408]	; 0x198
    fih_int valid_signature = FIH_FAILURE;
     536:	f8d9 7000 	ldr.w	r7, [r9]
}

/* Enable and disable cc310 to reduce power consumption */
static inline void cc310_sha256_init(nrf_cc310_bl_hash_context_sha256_t * ctx)
{
    cc310_init();
     53a:	f000 fea3 	bl	1284 <cc310_init>
    NRF_CRYPTOCELL->ENABLE=1;
     53e:	4b7f      	ldr	r3, [pc, #508]	; (73c <FIH_LABEL_FIH_CALL_END_920+0x26>)
     540:	2201      	movs	r2, #1
     542:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    nrf_cc310_enable();
    nrf_cc310_bl_hash_sha256_init(ctx);
     546:	a83c      	add	r0, sp, #240	; 0xf0
     548:	f004 fb20 	bl	4b8c <nrf_cc310_bl_hash_sha256_init>
    if (seed && (seed_len > 0)) {
     54c:	f8cd 9014 	str.w	r9, [sp, #20]
     550:	b13c      	cbz	r4, 562 <bootutil_img_validate+0x42>
     552:	f1b8 0f00 	cmp.w	r8, #0
     556:	dd04      	ble.n	562 <bootutil_img_validate+0x42>

static inline int bootutil_sha256_update(bootutil_sha256_context *ctx,
                                          const void *data,
                                          uint32_t data_len)
{
    cc310_sha256_update(ctx, data, data_len);
     558:	4642      	mov	r2, r8
     55a:	4621      	mov	r1, r4
     55c:	a83c      	add	r0, sp, #240	; 0xf0
     55e:	f005 ff38 	bl	63d2 <cc310_sha256_update>
    size += hdr->ih_protect_tlv_size;
     562:	896b      	ldrh	r3, [r5, #10]
    size = hdr_size = hdr->ih_hdr_size;
     564:	f8b5 8008 	ldrh.w	r8, [r5, #8]
     568:	4498      	add	r8, r3
    size += hdr->ih_protect_tlv_size;
     56a:	68eb      	ldr	r3, [r5, #12]
    for (off = 0; off < size; off += blk_sz) {
     56c:	f04f 0900 	mov.w	r9, #0
    size += hdr->ih_protect_tlv_size;
     570:	4498      	add	r8, r3
    for (off = 0; off < size; off += blk_sz) {
     572:	45c8      	cmp	r8, r9
     574:	d84e      	bhi.n	614 <FIH_LABEL_FIH_CALL_END_383+0xe>
}

static inline void cc310_sha256_finalize(bootutil_sha256_context *ctx,
                                          uint8_t *output)
{
    nrf_cc310_bl_hash_sha256_finalize(ctx,
     576:	a90f      	add	r1, sp, #60	; 0x3c
     578:	a83c      	add	r0, sp, #240	; 0xf0
     57a:	f004 fb79 	bl	4c70 <nrf_cc310_bl_hash_sha256_finalize>
    NRF_CRYPTOCELL->ENABLE=0;
     57e:	4b6f      	ldr	r3, [pc, #444]	; (73c <FIH_LABEL_FIH_CALL_END_920+0x26>)
     580:	2200      	movs	r2, #0
     582:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
     586:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
            tmp_buf_sz, hash, seed, seed_len);
    if (rc) {
        goto out;
    }

    if (out_hash) {
     58a:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
     58c:	b123      	cbz	r3, 598 <bootutil_img_validate+0x78>
        memcpy(out_hash, hash, 32);
     58e:	2220      	movs	r2, #32
     590:	a90f      	add	r1, sp, #60	; 0x3c
     592:	4618      	mov	r0, r3
     594:	f006 f90a 	bl	67ac <memcpy>
    }

    rc = bootutil_tlv_iter_begin(&it, hdr, fap, IMAGE_TLV_ANY, false);
     598:	2300      	movs	r3, #0
     59a:	9300      	str	r3, [sp, #0]
     59c:	4632      	mov	r2, r6
     59e:	f64f 73ff 	movw	r3, #65535	; 0xffff
     5a2:	4629      	mov	r1, r5
     5a4:	a809      	add	r0, sp, #36	; 0x24
     5a6:	f005 fbbd 	bl	5d24 <bootutil_tlv_iter_begin>
    if (rc) {
     5aa:	4604      	mov	r4, r0
     5ac:	2800      	cmp	r0, #0
     5ae:	d144      	bne.n	63a <FIH_LABEL_FIH_CALL_END_383+0x34>
             * can be multiple signatures, each preceded by a key.
             */
#endif /* !MCUBOOT_HW_KEY */
        } else if (type == EXPECTED_SIG_TLV) {
            /* Ignore this signature if it is out of bounds. */
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
     5b0:	f8df a194 	ldr.w	sl, [pc, #404]	; 748 <FIH_LABEL_FIH_CALL_END_920+0x32>
     5b4:	f8df 8184 	ldr.w	r8, [pc, #388]	; 73c <FIH_LABEL_FIH_CALL_END_920+0x26>
    int sha256_valid = 0;
     5b8:	9003      	str	r0, [sp, #12]
    int key_id = -1;
     5ba:	f04f 35ff 	mov.w	r5, #4294967295
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
     5be:	f10d 031e 	add.w	r3, sp, #30
     5c2:	aa07      	add	r2, sp, #28
     5c4:	a908      	add	r1, sp, #32
     5c6:	a809      	add	r0, sp, #36	; 0x24
     5c8:	f005 fbf8 	bl	5dbc <bootutil_tlv_iter_next>
        if (rc < 0) {
     5cc:	1e04      	subs	r4, r0, #0
     5ce:	db34      	blt.n	63a <FIH_LABEL_FIH_CALL_END_383+0x34>
        } else if (rc > 0) {
     5d0:	f040 80a4 	bne.w	71c <FIH_LABEL_FIH_CALL_END_920+0x6>
        if (type == IMAGE_TLV_SHA256) {
     5d4:	f8bd 901e 	ldrh.w	r9, [sp, #30]
     5d8:	f1b9 0f10 	cmp.w	r9, #16
     5dc:	d138      	bne.n	650 <FIH_LABEL_FIH_CALL_END_383+0x4a>
            if (len != sizeof(hash)) {
     5de:	f8bd 901c 	ldrh.w	r9, [sp, #28]
     5e2:	f1b9 0f20 	cmp.w	r9, #32
     5e6:	f040 80a3 	bne.w	730 <FIH_LABEL_FIH_CALL_END_920+0x1a>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
     5ea:	9908      	ldr	r1, [sp, #32]
     5ec:	464b      	mov	r3, r9
     5ee:	aa3c      	add	r2, sp, #240	; 0xf0
     5f0:	4630      	mov	r0, r6
     5f2:	f005 fff1 	bl	65d8 <flash_area_read>
            if (rc) {
     5f6:	4604      	mov	r4, r0
     5f8:	b9f8      	cbnz	r0, 63a <FIH_LABEL_FIH_CALL_END_383+0x34>

000005fa <FIH_LABEL_FIH_CALL_START_364>:
            FIH_CALL(boot_fih_memequal, fih_rc, hash, buf, sizeof(hash));
     5fa:	464a      	mov	r2, r9
     5fc:	a93c      	add	r1, sp, #240	; 0xf0
     5fe:	a80f      	add	r0, sp, #60	; 0x3c
     600:	f005 fc53 	bl	5eaa <boot_fih_memequal>
     604:	4604      	mov	r4, r0

00000606 <FIH_LABEL_FIH_CALL_END_383>:
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     606:	4b4e      	ldr	r3, [pc, #312]	; (740 <FIH_LABEL_FIH_CALL_END_920+0x2a>)
     608:	681b      	ldr	r3, [r3, #0]
     60a:	4283      	cmp	r3, r0
     60c:	d115      	bne.n	63a <FIH_LABEL_FIH_CALL_END_383+0x34>
            sha256_valid = 1;
     60e:	2301      	movs	r3, #1
     610:	9303      	str	r3, [sp, #12]
     612:	e7d4      	b.n	5be <bootutil_img_validate+0x9e>
        blk_sz = size - off;
     614:	9a67      	ldr	r2, [sp, #412]	; 0x19c
     616:	eba8 0309 	sub.w	r3, r8, r9
        if (blk_sz > tmp_buf_sz) {
     61a:	429a      	cmp	r2, r3
     61c:	bf28      	it	cs
     61e:	461a      	movcs	r2, r3
        rc = flash_area_read(fap, off, tmp_buf, blk_sz);
     620:	4613      	mov	r3, r2
     622:	4692      	mov	sl, r2
     624:	4649      	mov	r1, r9
     626:	465a      	mov	r2, fp
     628:	4630      	mov	r0, r6
     62a:	f005 ffd5 	bl	65d8 <flash_area_read>
        if (rc) {
     62e:	4604      	mov	r4, r0
     630:	b138      	cbz	r0, 642 <FIH_LABEL_FIH_CALL_END_383+0x3c>
     632:	4b42      	ldr	r3, [pc, #264]	; (73c <FIH_LABEL_FIH_CALL_END_920+0x26>)
     634:	2200      	movs	r2, #0
     636:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    if (rc) {
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
     63a:	4620      	mov	r0, r4
     63c:	b05d      	add	sp, #372	; 0x174
     63e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     642:	4652      	mov	r2, sl
     644:	4659      	mov	r1, fp
     646:	a83c      	add	r0, sp, #240	; 0xf0
     648:	f005 fec3 	bl	63d2 <cc310_sha256_update>
    for (off = 0; off < size; off += blk_sz) {
     64c:	44d1      	add	r9, sl
     64e:	e790      	b.n	572 <bootutil_img_validate+0x52>
        } else if (type == IMAGE_TLV_KEYHASH) {
     650:	f1b9 0f01 	cmp.w	r9, #1
     654:	d13f      	bne.n	6d6 <FIH_LABEL_FIH_CALL_END_383+0xd0>
            if (len > 32) {
     656:	f8bd 301c 	ldrh.w	r3, [sp, #28]
     65a:	2b20      	cmp	r3, #32
     65c:	d868      	bhi.n	730 <FIH_LABEL_FIH_CALL_END_920+0x1a>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, len);
     65e:	9908      	ldr	r1, [sp, #32]
     660:	aa3c      	add	r2, sp, #240	; 0xf0
     662:	4630      	mov	r0, r6
     664:	f005 ffb8 	bl	65d8 <flash_area_read>
            if (rc) {
     668:	4604      	mov	r4, r0
     66a:	2800      	cmp	r0, #0
     66c:	d1e5      	bne.n	63a <FIH_LABEL_FIH_CALL_END_383+0x34>
            key_id = bootutil_find_key(buf, len);
     66e:	f89d 501c 	ldrb.w	r5, [sp, #28]
    if (keyhash_len > 32) {
     672:	2d20      	cmp	r5, #32
     674:	d80a      	bhi.n	68c <FIH_LABEL_FIH_CALL_END_383+0x86>
    for (i = 0; i < bootutil_key_cnt; i++) {
     676:	f8da 3000 	ldr.w	r3, [sl]
     67a:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 74c <FIH_LABEL_FIH_CALL_END_920+0x36>
     67e:	9304      	str	r3, [sp, #16]
     680:	9b04      	ldr	r3, [sp, #16]
     682:	429c      	cmp	r4, r3
     684:	db05      	blt.n	692 <FIH_LABEL_FIH_CALL_END_383+0x8c>
     686:	2300      	movs	r3, #0
     688:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500
        return -1;
     68c:	f04f 34ff 	mov.w	r4, #4294967295
     690:	e01d      	b.n	6ce <FIH_LABEL_FIH_CALL_END_383+0xc8>
    cc310_init();
     692:	f000 fdf7 	bl	1284 <cc310_init>
    NRF_CRYPTOCELL->ENABLE=1;
     696:	f8c8 9500 	str.w	r9, [r8, #1280]	; 0x500
    nrf_cc310_bl_hash_sha256_init(ctx);
     69a:	a81f      	add	r0, sp, #124	; 0x7c
     69c:	f004 fa76 	bl	4b8c <nrf_cc310_bl_hash_sha256_init>
        bootutil_sha256_update(&sha256_ctx, key->key, *key->len);
     6a0:	f8db 2004 	ldr.w	r2, [fp, #4]
     6a4:	f85b 1b08 	ldr.w	r1, [fp], #8
     6a8:	6812      	ldr	r2, [r2, #0]
     6aa:	a81f      	add	r0, sp, #124	; 0x7c
     6ac:	f005 fe91 	bl	63d2 <cc310_sha256_update>
    nrf_cc310_bl_hash_sha256_finalize(ctx,
     6b0:	a917      	add	r1, sp, #92	; 0x5c
     6b2:	a81f      	add	r0, sp, #124	; 0x7c
     6b4:	f004 fadc 	bl	4c70 <nrf_cc310_bl_hash_sha256_finalize>
    NRF_CRYPTOCELL->ENABLE=0;
     6b8:	2200      	movs	r2, #0
     6ba:	f8c8 2500 	str.w	r2, [r8, #1280]	; 0x500
        if (!memcmp(hash, keyhash, keyhash_len)) {
     6be:	a93c      	add	r1, sp, #240	; 0xf0
     6c0:	462a      	mov	r2, r5
     6c2:	a817      	add	r0, sp, #92	; 0x5c
     6c4:	f006 f862 	bl	678c <memcmp>
     6c8:	b918      	cbnz	r0, 6d2 <FIH_LABEL_FIH_CALL_END_383+0xcc>
     6ca:	f8c8 0500 	str.w	r0, [r8, #1280]	; 0x500
            key_id = bootutil_find_key(buf, len);
     6ce:	4625      	mov	r5, r4
     6d0:	e775      	b.n	5be <bootutil_img_validate+0x9e>
    for (i = 0; i < bootutil_key_cnt; i++) {
     6d2:	3401      	adds	r4, #1
     6d4:	e7d4      	b.n	680 <FIH_LABEL_FIH_CALL_END_383+0x7a>
        } else if (type == EXPECTED_SIG_TLV) {
     6d6:	f1b9 0f22 	cmp.w	r9, #34	; 0x22
     6da:	f47f af70 	bne.w	5be <bootutil_img_validate+0x9e>
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
     6de:	2d00      	cmp	r5, #0
     6e0:	db19      	blt.n	716 <FIH_LABEL_FIH_CALL_END_920>
     6e2:	f8da 3000 	ldr.w	r3, [sl]
     6e6:	42ab      	cmp	r3, r5
     6e8:	dd15      	ble.n	716 <FIH_LABEL_FIH_CALL_END_920>
            if (!EXPECTED_SIG_LEN(len) || len > sizeof(buf)) {
     6ea:	f8bd 301c 	ldrh.w	r3, [sp, #28]
     6ee:	2b80      	cmp	r3, #128	; 0x80
     6f0:	d81e      	bhi.n	730 <FIH_LABEL_FIH_CALL_END_920+0x1a>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, len);
     6f2:	9908      	ldr	r1, [sp, #32]
     6f4:	aa3c      	add	r2, sp, #240	; 0xf0
     6f6:	4630      	mov	r0, r6
     6f8:	f005 ff6e 	bl	65d8 <flash_area_read>
            if (rc) {
     6fc:	4604      	mov	r4, r0
     6fe:	2800      	cmp	r0, #0
     700:	d19b      	bne.n	63a <FIH_LABEL_FIH_CALL_END_383+0x34>

00000702 <FIH_LABEL_FIH_CALL_START_898>:
            FIH_CALL(bootutil_verify_sig, valid_signature, hash, sizeof(hash),
     702:	b2ed      	uxtb	r5, r5
     704:	f8bd 301c 	ldrh.w	r3, [sp, #28]
     708:	9500      	str	r5, [sp, #0]
     70a:	aa3c      	add	r2, sp, #240	; 0xf0
     70c:	2120      	movs	r1, #32
     70e:	a80f      	add	r0, sp, #60	; 0x3c
     710:	f000 f81e 	bl	750 <bootutil_verify_sig>
     714:	4607      	mov	r7, r0

00000716 <FIH_LABEL_FIH_CALL_END_920>:
                key_id = -1;
     716:	f04f 35ff 	mov.w	r5, #4294967295
     71a:	e750      	b.n	5be <bootutil_img_validate+0x9e>
    if (rc) {
     71c:	9b03      	ldr	r3, [sp, #12]
     71e:	b153      	cbz	r3, 736 <FIH_LABEL_FIH_CALL_END_920+0x20>
    fih_rc = fih_int_encode_zero_equality(fih_not_eq(valid_signature,
     720:	4b07      	ldr	r3, [pc, #28]	; (740 <FIH_LABEL_FIH_CALL_END_920+0x2a>)
 * value that is not FIH_SUCCESS
 */
__attribute__((always_inline)) inline
fih_int fih_int_encode_zero_equality(int x)
{
    if (x) {
     722:	681b      	ldr	r3, [r3, #0]
     724:	42bb      	cmp	r3, r7
     726:	d001      	beq.n	72c <FIH_LABEL_FIH_CALL_END_920+0x16>
        return FIH_FAILURE;
     728:	9b05      	ldr	r3, [sp, #20]
     72a:	681f      	ldr	r7, [r3, #0]
                rc = -1;
     72c:	463c      	mov	r4, r7
     72e:	e784      	b.n	63a <FIH_LABEL_FIH_CALL_END_383+0x34>
     730:	f04f 34ff 	mov.w	r4, #4294967295
     734:	e781      	b.n	63a <FIH_LABEL_FIH_CALL_END_383+0x34>
     736:	2401      	movs	r4, #1
    FIH_RET(fih_rc);
     738:	e77f      	b.n	63a <FIH_LABEL_FIH_CALL_END_383+0x34>
     73a:	bf00      	nop
     73c:	5002a000 	.word	0x5002a000
     740:	200001ec 	.word	0x200001ec
     744:	20000000 	.word	0x20000000
     748:	00007118 	.word	0x00007118
     74c:	0000711c 	.word	0x0000711c

00000750 <bootutil_verify_sig>:
#endif /* not MCUBOOT_ECDSA_NEED_ASN1_SIG */

int
bootutil_verify_sig(uint8_t *hash, uint32_t hlen, uint8_t *sig, size_t slen,
  uint8_t key_id)
{
     750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     754:	b096      	sub	sp, #88	; 0x58
     756:	4617      	mov	r7, r2
     758:	461d      	mov	r5, r3
     75a:	f89d 2070 	ldrb.w	r2, [sp, #112]	; 0x70

#ifndef MCUBOOT_ECDSA_NEED_ASN1_SIG
    uint8_t signature[2 * NUM_ECC_BYTES];
#endif

    pubkey = (uint8_t *)bootutil_keys[key_id].key;
     75e:	4b35      	ldr	r3, [pc, #212]	; (834 <CONFIG_ISR_STACK_SIZE+0x34>)
{
     760:	460e      	mov	r6, r1
    pubkey = (uint8_t *)bootutil_keys[key_id].key;
     762:	f853 1032 	ldr.w	r1, [r3, r2, lsl #3]
     766:	9101      	str	r1, [sp, #4]
    end = pubkey + *bootutil_keys[key_id].len;
     768:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
{
     76c:	4680      	mov	r8, r0
    end = pubkey + *bootutil_keys[key_id].len;
     76e:	685b      	ldr	r3, [r3, #4]
     770:	6818      	ldr	r0, [r3, #0]
    if (mbedtls_asn1_get_tag(cp, end, &len,
     772:	aa02      	add	r2, sp, #8
     774:	4401      	add	r1, r0
     776:	2330      	movs	r3, #48	; 0x30
     778:	a801      	add	r0, sp, #4
     77a:	f005 fdb7 	bl	62ec <mbedtls_asn1_get_tag>
     77e:	b110      	cbz	r0, 786 <bootutil_verify_sig+0x36>
    }
    rc = mbedtls_ecdsa_read_signature(&ctx, hash, hlen, sig, slen);

#else /* CY_MBEDTLS_HW_ACCELERATION */
    if (hlen != NUM_ECC_BYTES) {
        return -1;
     780:	f04f 30ff 	mov.w	r0, #4294967295
     784:	e053      	b.n	82e <CONFIG_ISR_STACK_SIZE+0x2e>
    end = *cp + len;
     786:	e9dd 4301 	ldrd	r4, r3, [sp, #4]
     78a:	441c      	add	r4, r3
    if (mbedtls_asn1_get_alg(cp, end, &alg, &param)) {
     78c:	aa03      	add	r2, sp, #12
     78e:	ab06      	add	r3, sp, #24
     790:	4621      	mov	r1, r4
     792:	a801      	add	r0, sp, #4
     794:	f005 fdd2 	bl	633c <mbedtls_asn1_get_alg>
     798:	2800      	cmp	r0, #0
     79a:	d1f1      	bne.n	780 <bootutil_verify_sig+0x30>
    if (alg.MBEDTLS_CONTEXT_MEMBER(len) != sizeof(ec_pubkey_oid) - 1 ||
     79c:	9a04      	ldr	r2, [sp, #16]
     79e:	2a07      	cmp	r2, #7
     7a0:	d1ee      	bne.n	780 <bootutil_verify_sig+0x30>
        memcmp(alg.MBEDTLS_CONTEXT_MEMBER(p), ec_pubkey_oid, sizeof(ec_pubkey_oid) - 1)) {
     7a2:	4925      	ldr	r1, [pc, #148]	; (838 <CONFIG_ISR_STACK_SIZE+0x38>)
     7a4:	9805      	ldr	r0, [sp, #20]
     7a6:	f005 fff1 	bl	678c <memcmp>
    if (alg.MBEDTLS_CONTEXT_MEMBER(len) != sizeof(ec_pubkey_oid) - 1 ||
     7aa:	2800      	cmp	r0, #0
     7ac:	d1e8      	bne.n	780 <bootutil_verify_sig+0x30>
    if (param.MBEDTLS_CONTEXT_MEMBER(len) != sizeof(ec_secp256r1_oid) - 1 ||
     7ae:	9a07      	ldr	r2, [sp, #28]
     7b0:	2a08      	cmp	r2, #8
     7b2:	d1e5      	bne.n	780 <bootutil_verify_sig+0x30>
        memcmp(param.MBEDTLS_CONTEXT_MEMBER(p), ec_secp256r1_oid, sizeof(ec_secp256r1_oid) - 1)) {
     7b4:	4921      	ldr	r1, [pc, #132]	; (83c <CONFIG_ISR_STACK_SIZE+0x3c>)
     7b6:	9808      	ldr	r0, [sp, #32]
     7b8:	f005 ffe8 	bl	678c <memcmp>
    if (param.MBEDTLS_CONTEXT_MEMBER(len) != sizeof(ec_secp256r1_oid) - 1 ||
     7bc:	2800      	cmp	r0, #0
     7be:	d1df      	bne.n	780 <bootutil_verify_sig+0x30>
    if (mbedtls_asn1_get_bitstring_null(cp, end, &len)) {
     7c0:	aa02      	add	r2, sp, #8
     7c2:	4621      	mov	r1, r4
     7c4:	a801      	add	r0, sp, #4
     7c6:	f005 fda5 	bl	6314 <mbedtls_asn1_get_bitstring_null>
     7ca:	2800      	cmp	r0, #0
     7cc:	d1d8      	bne.n	780 <bootutil_verify_sig+0x30>
    if (*cp + len != end) {
     7ce:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
     7d2:	4413      	add	r3, r2
     7d4:	429c      	cmp	r4, r3
     7d6:	d1d3      	bne.n	780 <bootutil_verify_sig+0x30>
    if (len != 2 * NUM_ECC_BYTES + 1) {
     7d8:	2a41      	cmp	r2, #65	; 0x41
     7da:	d1d1      	bne.n	780 <bootutil_verify_sig+0x30>
    rc = bootutil_decode_sig(signature, sig, sig + slen);
     7dc:	443d      	add	r5, r7
    rc = mbedtls_asn1_get_tag(&cp, end, &len,
     7de:	2330      	movs	r3, #48	; 0x30
     7e0:	aa03      	add	r2, sp, #12
     7e2:	4629      	mov	r1, r5
     7e4:	a802      	add	r0, sp, #8
     7e6:	9702      	str	r7, [sp, #8]
     7e8:	f005 fd80 	bl	62ec <mbedtls_asn1_get_tag>
    if (rc) {
     7ec:	2800      	cmp	r0, #0
     7ee:	d1c7      	bne.n	780 <bootutil_verify_sig+0x30>
    if (cp + len > end) {
     7f0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
     7f4:	4413      	add	r3, r2
     7f6:	429d      	cmp	r5, r3
     7f8:	d3c2      	bcc.n	780 <bootutil_verify_sig+0x30>
    rc = bootutil_read_bigint(signature, &cp, end);
     7fa:	462a      	mov	r2, r5
     7fc:	a902      	add	r1, sp, #8
     7fe:	a806      	add	r0, sp, #24
     800:	f005 fb27 	bl	5e52 <bootutil_read_bigint>
    if (rc) {
     804:	2800      	cmp	r0, #0
     806:	d1bb      	bne.n	780 <bootutil_verify_sig+0x30>
    rc = bootutil_read_bigint(signature + NUM_ECC_BYTES, &cp, end);
     808:	462a      	mov	r2, r5
     80a:	a902      	add	r1, sp, #8
     80c:	a80e      	add	r0, sp, #56	; 0x38
     80e:	f005 fb20 	bl	5e52 <bootutil_read_bigint>
    if (rc) {
     812:	2800      	cmp	r0, #0
     814:	d1b4      	bne.n	780 <bootutil_verify_sig+0x30>
    if (hlen != NUM_ECC_BYTES) {
     816:	2e20      	cmp	r6, #32
     818:	d1b2      	bne.n	780 <bootutil_verify_sig+0x30>

    bootutil_ecdsa_p256_init(&ctx);
#ifdef MCUBOOT_ECDSA_NEED_ASN1_SIG
    rc = bootutil_ecdsa_p256_verify(&ctx, pubkey, end - pubkey, hash, sig, slen);
#else
    rc = bootutil_ecdsa_p256_verify(&ctx, pubkey, end - pubkey, hash, signature,
     81a:	9901      	ldr	r1, [sp, #4]
    (void)ctx;
    (void)pk_len;
    (void)sig_len;

    /* Only support uncompressed keys. */
    if (pk[0] != 0x04) {
     81c:	780b      	ldrb	r3, [r1, #0]
     81e:	2b04      	cmp	r3, #4
     820:	d1ae      	bne.n	780 <bootutil_verify_sig+0x30>
        return -1;
    }
    pk++;

    return cc310_ecdsa_verify_secp256r1(hash, pk, sig, BOOTUTIL_CRYPTO_ECDSA_P256_HASH_SIZE);
     822:	4633      	mov	r3, r6
     824:	aa06      	add	r2, sp, #24
     826:	3101      	adds	r1, #1
     828:	4640      	mov	r0, r8
     82a:	f000 fd43 	bl	12b4 <cc310_ecdsa_verify_secp256r1>
#endif /* CY_MBEDTLS_HW_ACCELERATION */

    bootutil_ecdsa_p256_drop(&ctx);

    return rc;
}
     82e:	b016      	add	sp, #88	; 0x58
     830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     834:	0000711c 	.word	0x0000711c
     838:	000075aa 	.word	0x000075aa
     83c:	000075b2 	.word	0x000075b2

00000840 <boot_read_swap_size>:
    return -1;
}

int
boot_read_swap_size(int image_index, uint32_t *swap_size)
{
     840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     844:	b086      	sub	sp, #24
    uint8_t areas[2] = {
     846:	2302      	movs	r3, #2
        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
     848:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8b8 <boot_read_swap_size+0x78>
    uint8_t areas[2] = {
     84c:	f8ad 3000 	strh.w	r3, [sp]
{
     850:	460d      	mov	r5, r1
     852:	466f      	mov	r7, sp
    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
     854:	2600      	movs	r6, #0
        rc = flash_area_open(areas[i], fap);
     856:	f817 0b01 	ldrb.w	r0, [r7], #1
     85a:	a901      	add	r1, sp, #4
     85c:	f001 f8ca 	bl	19f4 <flash_area_open>
        if (rc != 0) {
     860:	4604      	mov	r4, r0
     862:	b9a0      	cbnz	r0, 88e <boot_read_swap_size+0x4e>
        off = boot_magic_off(*fap);
     864:	9801      	ldr	r0, [sp, #4]
    return flash_area_get_size(fap) - BOOT_MAGIC_SZ;
     866:	6881      	ldr	r1, [r0, #8]
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
     868:	2310      	movs	r3, #16
     86a:	aa02      	add	r2, sp, #8
     86c:	3910      	subs	r1, #16
     86e:	f005 feb3 	bl	65d8 <flash_area_read>
     872:	4604      	mov	r4, r0
        flash_area_close(*fap);
     874:	9801      	ldr	r0, [sp, #4]
     876:	f005 feae 	bl	65d6 <flash_area_close>
        if (rc != 0) {
     87a:	b944      	cbnz	r4, 88e <boot_read_swap_size+0x4e>
        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
     87c:	2210      	movs	r2, #16
     87e:	4641      	mov	r1, r8
     880:	a802      	add	r0, sp, #8
     882:	f005 ff83 	bl	678c <memcmp>
     886:	b140      	cbz	r0, 89a <boot_read_swap_size+0x5a>
    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
     888:	b12e      	cbz	r6, 896 <boot_read_swap_size+0x56>
    return -1;
     88a:	f04f 34ff 	mov.w	r4, #4294967295
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
        flash_area_close(fap);
    }

    return rc;
}
     88e:	4620      	mov	r0, r4
     890:	b006      	add	sp, #24
     892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     896:	2601      	movs	r6, #1
     898:	e7dd      	b.n	856 <boot_read_swap_size+0x16>
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
     89a:	9801      	ldr	r0, [sp, #4]
     89c:	f006 f96b 	bl	6b76 <boot_swap_info_off>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
     8a0:	2304      	movs	r3, #4
     8a2:	f1a0 0108 	sub.w	r1, r0, #8
     8a6:	462a      	mov	r2, r5
     8a8:	9801      	ldr	r0, [sp, #4]
     8aa:	f005 fe95 	bl	65d8 <flash_area_read>
     8ae:	4604      	mov	r4, r0
        flash_area_close(fap);
     8b0:	9801      	ldr	r0, [sp, #4]
     8b2:	f005 fe90 	bl	65d6 <flash_area_close>
     8b6:	e7ea      	b.n	88e <boot_read_swap_size+0x4e>
     8b8:	000072c0 	.word	0x000072c0

000008bc <boot_validate_slot.isra.0>:
 *         FIH_SUCCESS                      if image was successfully validated
 *         1 (or its fih_int encoded form)  if no bootloable image was found
 *         FIH_FAILURE                      on any errors
 */
static fih_int
boot_validate_slot(struct boot_loader_state *state, int slot,
     8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
                   struct boot_status *bs)
{
    const struct flash_area *fap;
    struct image_header *hdr;
    int area_id;
    fih_int fih_rc = FIH_FAILURE;
     8c0:	4b38      	ldr	r3, [pc, #224]	; (9a4 <FIH_LABEL_FIH_CALL_END_477+0x80>)
boot_validate_slot(struct boot_loader_state *state, int slot,
     8c2:	b088      	sub	sp, #32
     8c4:	4606      	mov	r6, r0
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     8c6:	2000      	movs	r0, #0
boot_validate_slot(struct boot_loader_state *state, int slot,
     8c8:	460d      	mov	r5, r1
    fih_int fih_rc = FIH_FAILURE;
     8ca:	681c      	ldr	r4, [r3, #0]
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     8cc:	f005 fa1e 	bl	5d0c <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     8d0:	a906      	add	r1, sp, #24
     8d2:	b2c0      	uxtb	r0, r0
     8d4:	f001 f88e 	bl	19f4 <flash_area_open>
    if (rc != 0) {
     8d8:	2800      	cmp	r0, #0
     8da:	d157      	bne.n	98c <FIH_LABEL_FIH_CALL_END_477+0x68>
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     8dc:	4629      	mov	r1, r5
     8de:	f005 fa15 	bl	5d0c <flash_area_id_from_multi_image_slot>
     ((swap_type) == BOOT_SWAP_TYPE_PERM))

static inline struct image_header*
boot_img_hdr(struct boot_loader_state *state, size_t slot)
{
    return &BOOT_IMG(state, slot).hdr;
     8e2:	242c      	movs	r4, #44	; 0x2c
    rc = flash_area_open(area_id, &fap);
     8e4:	a907      	add	r1, sp, #28
     8e6:	b2c0      	uxtb	r0, r0
     8e8:	fb04 6405 	mla	r4, r4, r5, r6
     8ec:	f001 f882 	bl	19f4 <flash_area_open>
    if (rc != 0) {
     8f0:	2800      	cmp	r0, #0
     8f2:	d036      	beq.n	962 <FIH_LABEL_FIH_CALL_END_477+0x3e>
        FIH_RET(fih_rc);
    }

    hdr = boot_img_hdr(state, slot);
    if (boot_check_header_erased(state, slot) == 0 ||
        (hdr->ih_flags & IMAGE_F_NON_BOOTABLE)) {
     8f4:	f04f 082c 	mov.w	r8, #44	; 0x2c
     8f8:	fb08 f805 	mul.w	r8, r8, r5
     8fc:	eb06 0708 	add.w	r7, r6, r8
     900:	6939      	ldr	r1, [r7, #16]
    if (boot_check_header_erased(state, slot) == 0 ||
     902:	f011 0110 	ands.w	r1, r1, #16
     906:	d137      	bne.n	978 <FIH_LABEL_FIH_CALL_END_477+0x54>

00000908 <FIH_LABEL_FIH_CALL_START_421>:
    FIH_CALL(bootutil_img_validate, fih_rc, BOOT_CURR_ENC(state), image_index,
     908:	f44f 7380 	mov.w	r3, #256	; 0x100
     90c:	9301      	str	r3, [sp, #4]
     90e:	4b26      	ldr	r3, [pc, #152]	; (9a8 <FIH_LABEL_FIH_CALL_END_477+0x84>)
     910:	9300      	str	r3, [sp, #0]
     912:	4622      	mov	r2, r4
     914:	e9cd 1103 	strd	r1, r1, [sp, #12]
     918:	9b06      	ldr	r3, [sp, #24]
     91a:	9102      	str	r1, [sp, #8]
     91c:	4608      	mov	r0, r1
     91e:	f7ff fdff 	bl	520 <bootutil_img_validate>
     922:	4604      	mov	r4, r0

00000924 <FIH_LABEL_FIH_CALL_END_477>:
    if (hdr->ih_magic != IMAGE_MAGIC) {
     924:	4b21      	ldr	r3, [pc, #132]	; (9ac <FIH_LABEL_FIH_CALL_END_477+0x88>)
     926:	f856 2008 	ldr.w	r2, [r6, r8]
                       fih_rc, BOOT_CURR_IMG(state), slot);
    if (fih_eq(fih_rc, fih_int_encode(BOOT_HOOK_REGULAR)))
    {
        FIH_CALL(boot_image_check, fih_rc, state, hdr, fap, bs);
    }
    if (!boot_is_header_valid(hdr, fap) || fih_not_eq(fih_rc, FIH_SUCCESS)) {
     92a:	9806      	ldr	r0, [sp, #24]
    if (hdr->ih_magic != IMAGE_MAGIC) {
     92c:	429a      	cmp	r2, r3
     92e:	d10c      	bne.n	94a <FIH_LABEL_FIH_CALL_END_477+0x26>
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     930:	893a      	ldrh	r2, [r7, #8]
     932:	68fb      	ldr	r3, [r7, #12]
    if (a > UINT32_MAX - b) {
     934:	43d1      	mvns	r1, r2
     936:	428b      	cmp	r3, r1
     938:	d807      	bhi.n	94a <FIH_LABEL_FIH_CALL_END_477+0x26>
        *dest = a + b;
     93a:	4413      	add	r3, r2
    if (size >= flash_area_get_size(fap)) {
     93c:	6882      	ldr	r2, [r0, #8]
     93e:	4293      	cmp	r3, r2
     940:	d203      	bcs.n	94a <FIH_LABEL_FIH_CALL_END_477+0x26>
    if (!boot_is_header_valid(hdr, fap) || fih_not_eq(fih_rc, FIH_SUCCESS)) {
     942:	4b1b      	ldr	r3, [pc, #108]	; (9b0 <FIH_LABEL_FIH_CALL_END_477+0x8c>)
     944:	681b      	ldr	r3, [r3, #0]
     946:	42a3      	cmp	r3, r4
     948:	d01d      	beq.n	986 <FIH_LABEL_FIH_CALL_END_477+0x62>
        if ((slot != BOOT_PRIMARY_SLOT) || ARE_SLOTS_EQUIVALENT()) {
     94a:	b345      	cbz	r5, 99e <FIH_LABEL_FIH_CALL_END_477+0x7a>
            flash_area_erase(fap, 0, flash_area_get_size(fap));
     94c:	6882      	ldr	r2, [r0, #8]
     94e:	2100      	movs	r1, #0
     950:	f005 fe8c 	bl	666c <flash_area_erase>
            /* Image is invalid, erase it to prevent further unnecessary
             * attempts to validate and boot it.
             */
        }
#if !defined(__BOOTSIM__)
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
     954:	4a17      	ldr	r2, [pc, #92]	; (9b4 <FIH_LABEL_FIH_CALL_END_477+0x90>)
     956:	4818      	ldr	r0, [pc, #96]	; (9b8 <FIH_LABEL_FIH_CALL_END_477+0x94>)
     958:	2145      	movs	r1, #69	; 0x45
     95a:	f005 fe2f 	bl	65bc <z_log_minimal_printk>
        fih_rc = fih_int_encode(1);
     95e:	2401      	movs	r4, #1
     960:	e011      	b.n	986 <FIH_LABEL_FIH_CALL_END_477+0x62>
    erased_val = flash_area_erased_val(fap);
     962:	9807      	ldr	r0, [sp, #28]
     964:	f005 feba 	bl	66dc <flash_area_erased_val>
     968:	4607      	mov	r7, r0
    flash_area_close(fap);
     96a:	9807      	ldr	r0, [sp, #28]
     96c:	f005 fe33 	bl	65d6 <flash_area_close>
boot_data_is_set_to(uint8_t val, void *data, size_t len)
     970:	1e63      	subs	r3, r4, #1
     972:	1ce2      	adds	r2, r4, #3
    for (i = 0; i < len; i++) {
     974:	4293      	cmp	r3, r2
     976:	d10d      	bne.n	994 <FIH_LABEL_FIH_CALL_END_477+0x70>
        if (slot != BOOT_PRIMARY_SLOT) {
     978:	2d00      	cmp	r5, #0
     97a:	d0f0      	beq.n	95e <FIH_LABEL_FIH_CALL_END_477+0x3a>
            swap_erase_trailer_sectors(state, fap);
     97c:	9906      	ldr	r1, [sp, #24]
     97e:	4630      	mov	r0, r6
     980:	f005 fb93 	bl	60aa <swap_erase_trailer_sectors>
        fih_rc = fih_int_encode(1);
     984:	462c      	mov	r4, r5
        }
    }
#endif

out:
    flash_area_close(fap);
     986:	9806      	ldr	r0, [sp, #24]
     988:	f005 fe25 	bl	65d6 <flash_area_close>

    FIH_RET(fih_rc);
}
     98c:	4620      	mov	r0, r4
     98e:	b008      	add	sp, #32
     990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (val != p[i]) {
     994:	f813 1f01 	ldrb.w	r1, [r3, #1]!
     998:	42b9      	cmp	r1, r7
     99a:	d0eb      	beq.n	974 <FIH_LABEL_FIH_CALL_END_477+0x50>
     99c:	e7aa      	b.n	8f4 <boot_validate_slot.isra.0+0x38>
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
     99e:	4a07      	ldr	r2, [pc, #28]	; (9bc <FIH_LABEL_FIH_CALL_END_477+0x98>)
     9a0:	e7d9      	b.n	956 <FIH_LABEL_FIH_CALL_END_477+0x32>
     9a2:	bf00      	nop
     9a4:	20000000 	.word	0x20000000
     9a8:	20000fbc 	.word	0x20000fbc
     9ac:	96f3b83d 	.word	0x96f3b83d
     9b0:	200001ec 	.word	0x200001ec
     9b4:	000075bb 	.word	0x000075bb
     9b8:	000075cd 	.word	0x000075cd
     9bc:	000075c5 	.word	0x000075c5

000009c0 <boot_swap_image>:
 *
 * @return                      0 on success; nonzero on failure.
 */
static int
boot_swap_image(struct boot_loader_state *state, struct boot_status *bs)
{
     9c0:	b573      	push	{r0, r1, r4, r5, r6, lr}
     9c2:	460d      	mov	r5, r1
     9c4:	4604      	mov	r4, r0
    uint8_t image_index;
    int rc;

    /* FIXME: just do this if asked by user? */

    size = copy_size = 0;
     9c6:	2100      	movs	r1, #0
    image_index = BOOT_CURR_IMG(state);

    if (boot_status_is_reset(bs)) {
     9c8:	4628      	mov	r0, r5
    size = copy_size = 0;
     9ca:	e9cd 1100 	strd	r1, r1, [sp]
    if (boot_status_is_reset(bs)) {
     9ce:	f005 fb2b 	bl	6028 <boot_status_is_reset>
     9d2:	b330      	cbz	r0, a22 <boot_swap_image+0x62>
        /*
         * No swap ever happened, so need to find the largest image which
         * will be used to determine the amount of sectors to swap.
         */
        hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
     9d4:	4e16      	ldr	r6, [pc, #88]	; (a30 <boot_swap_image+0x70>)
     9d6:	6822      	ldr	r2, [r4, #0]
     9d8:	42b2      	cmp	r2, r6
     9da:	d103      	bne.n	9e4 <boot_swap_image+0x24>
            rc = boot_read_image_size(state, BOOT_PRIMARY_SLOT, &copy_size);
     9dc:	aa01      	add	r2, sp, #4
     9de:	4620      	mov	r0, r4
     9e0:	f005 fa97 	bl	5f12 <boot_read_image_size>
            memset(bs->enckey[0], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        hdr = boot_img_hdr(state, BOOT_SECONDARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
     9e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     9e6:	42b3      	cmp	r3, r6
     9e8:	d104      	bne.n	9f4 <boot_swap_image+0x34>
            rc = boot_read_image_size(state, BOOT_SECONDARY_SLOT, &size);
     9ea:	466a      	mov	r2, sp
     9ec:	2101      	movs	r1, #1
     9ee:	4620      	mov	r0, r4
     9f0:	f005 fa8f 	bl	5f12 <boot_read_image_size>
        } else {
            memset(bs->enckey[1], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        if (size > copy_size) {
     9f4:	e9dd 3200 	ldrd	r3, r2, [sp]
     9f8:	4293      	cmp	r3, r2
            copy_size = size;
     9fa:	bf88      	it	hi
     9fc:	9301      	strhi	r3, [sp, #4]
        }

        bs->swap_size = copy_size;
     9fe:	9b01      	ldr	r3, [sp, #4]
     a00:	60ab      	str	r3, [r5, #8]
            }
        }
#endif
    }

    swap_run(state, bs, copy_size);
     a02:	9a01      	ldr	r2, [sp, #4]
     a04:	4629      	mov	r1, r5
     a06:	4620      	mov	r0, r4
     a08:	f000 fb34 	bl	1074 <swap_run>

#ifdef MCUBOOT_VALIDATE_PRIMARY_SLOT
    extern int boot_status_fails;
    if (boot_status_fails > 0) {
     a0c:	4b09      	ldr	r3, [pc, #36]	; (a34 <boot_swap_image+0x74>)
     a0e:	681a      	ldr	r2, [r3, #0]
     a10:	2a00      	cmp	r2, #0
     a12:	dd03      	ble.n	a1c <boot_swap_image+0x5c>
        BOOT_LOG_WRN("%d status write fails performing the swap",
     a14:	4808      	ldr	r0, [pc, #32]	; (a38 <boot_swap_image+0x78>)
     a16:	2157      	movs	r1, #87	; 0x57
     a18:	f005 fdd0 	bl	65bc <z_log_minimal_printk>
                     boot_status_fails);
    }
#endif

    return 0;
}
     a1c:	2000      	movs	r0, #0
     a1e:	b002      	add	sp, #8
     a20:	bd70      	pop	{r4, r5, r6, pc}
        rc = boot_read_swap_size(image_index, &bs->swap_size);
     a22:	f105 0108 	add.w	r1, r5, #8
     a26:	f7ff ff0b 	bl	840 <boot_read_swap_size>
        copy_size = bs->swap_size;
     a2a:	68ab      	ldr	r3, [r5, #8]
     a2c:	9301      	str	r3, [sp, #4]
     a2e:	e7e8      	b.n	a02 <boot_swap_image+0x42>
     a30:	96f3b83d 	.word	0x96f3b83d
     a34:	20000e50 	.word	0x20000e50
     a38:	000075f5 	.word	0x000075f5

00000a3c <boot_copy_region>:
{
     a3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     a40:	f8df b078 	ldr.w	fp, [pc, #120]	; abc <boot_copy_region+0x80>
     a44:	4c1b      	ldr	r4, [pc, #108]	; (ab4 <boot_copy_region+0x78>)
     a46:	4d1c      	ldr	r5, [pc, #112]	; (ab8 <boot_copy_region+0x7c>)
{
     a48:	468a      	mov	sl, r1
     a4a:	4690      	mov	r8, r2
     a4c:	4699      	mov	r9, r3
    bytes_copied = 0;
     a4e:	2600      	movs	r6, #0
    while (bytes_copied < sz) {
     a50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
     a52:	429e      	cmp	r6, r3
     a54:	d301      	bcc.n	a5a <boot_copy_region+0x1e>
    return 0;
     a56:	2000      	movs	r0, #0
     a58:	e00f      	b.n	a7a <boot_copy_region+0x3e>
        if (sz - bytes_copied > sizeof buf) {
     a5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     a5c:	4a17      	ldr	r2, [pc, #92]	; (abc <boot_copy_region+0x80>)
        if (sz - bytes_copied > sizeof buf) {
     a5e:	1b9f      	subs	r7, r3, r6
     a60:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
     a64:	bf28      	it	cs
     a66:	f44f 6780 	movcs.w	r7, #1024	; 0x400
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     a6a:	463b      	mov	r3, r7
     a6c:	eb06 0109 	add.w	r1, r6, r9
     a70:	4650      	mov	r0, sl
     a72:	f005 fdb1 	bl	65d8 <flash_area_read>
        if (rc != 0) {
     a76:	b110      	cbz	r0, a7e <boot_copy_region+0x42>
            return BOOT_EFLASH;
     a78:	2001      	movs	r0, #1
}
     a7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rc = flash_area_write(fap_dst, off_dst + bytes_copied, buf, chunk_sz);
     a7e:	990a      	ldr	r1, [sp, #40]	; 0x28
     a80:	463b      	mov	r3, r7
     a82:	465a      	mov	r2, fp
     a84:	1871      	adds	r1, r6, r1
     a86:	4640      	mov	r0, r8
     a88:	f005 fdc2 	bl	6610 <flash_area_write>
        if (rc != 0) {
     a8c:	2800      	cmp	r0, #0
     a8e:	d1f3      	bne.n	a78 <boot_copy_region+0x3c>
     a90:	f8c4 5600 	str.w	r5, [r4, #1536]	; 0x600
        bytes_copied += chunk_sz;
     a94:	443e      	add	r6, r7
     a96:	f8c4 5604 	str.w	r5, [r4, #1540]	; 0x604
     a9a:	f8c4 5608 	str.w	r5, [r4, #1544]	; 0x608
     a9e:	f8c4 560c 	str.w	r5, [r4, #1548]	; 0x60c
     aa2:	f8c4 5610 	str.w	r5, [r4, #1552]	; 0x610
     aa6:	f8c4 5614 	str.w	r5, [r4, #1556]	; 0x614
     aaa:	f8c4 5618 	str.w	r5, [r4, #1560]	; 0x618
     aae:	f8c4 561c 	str.w	r5, [r4, #1564]	; 0x61c
        MCUBOOT_WATCHDOG_FEED();
     ab2:	e7cd      	b.n	a50 <boot_copy_region+0x14>
     ab4:	40010000 	.word	0x40010000
     ab8:	6e524635 	.word	0x6e524635
     abc:	20000250 	.word	0x20000250

00000ac0 <context_boot_go>:
#endif
}

fih_int
context_boot_go(struct boot_loader_state *state, struct boot_rsp *rsp)
{
     ac0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    size_t slot;
    struct boot_status bs;
    int rc = -1;
    fih_int fih_rc = FIH_FAILURE;
     ac4:	4b8e      	ldr	r3, [pc, #568]	; (d00 <FIH_LABEL_FIH_CALL_END_2436+0x46>)
     ac6:	681e      	ldr	r6, [r3, #0]
        boot_enc_zeroize(BOOT_CURR_ENC(state));
#endif

        image_index = BOOT_CURR_IMG(state);

        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
     ac8:	4b8e      	ldr	r3, [pc, #568]	; (d04 <FIH_LABEL_FIH_CALL_END_2436+0x4a>)
     aca:	6243      	str	r3, [r0, #36]	; 0x24
{
     acc:	460f      	mov	r7, r1
            primary_slot_sectors[image_index];
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors =
     ace:	4b8e      	ldr	r3, [pc, #568]	; (d08 <FIH_LABEL_FIH_CALL_END_2436+0x4e>)
     ad0:	6503      	str	r3, [r0, #80]	; 0x50

        /* Open primary and secondary image areas for the duration
         * of this call.
         */
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
     ad2:	2100      	movs	r1, #0
{
     ad4:	b085      	sub	sp, #20
     ad6:	4604      	mov	r4, r0
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
     ad8:	4608      	mov	r0, r1
     ada:	f005 f917 	bl	5d0c <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
     ade:	f104 0120 	add.w	r1, r4, #32
     ae2:	b2c0      	uxtb	r0, r0
     ae4:	f000 ff86 	bl	19f4 <flash_area_open>
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
     ae8:	2101      	movs	r1, #1
     aea:	2000      	movs	r0, #0
     aec:	f005 f90e 	bl	5d0c <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
     af0:	f104 014c 	add.w	r1, r4, #76	; 0x4c
     af4:	b2c0      	uxtb	r0, r0
     af6:	f000 ff7d 	bl	19f4 <flash_area_open>
     afa:	4605      	mov	r5, r0
    rc = boot_read_sectors(state);
     afc:	4620      	mov	r0, r4
     afe:	f005 fa69 	bl	5fd4 <boot_read_sectors>
    if (rc != 0) {
     b02:	4680      	mov	r8, r0
     b04:	b968      	cbnz	r0, b22 <context_boot_go+0x62>
    rc = boot_read_image_headers(state, false, NULL);
     b06:	2200      	movs	r2, #0
     b08:	4611      	mov	r1, r2
     b0a:	4620      	mov	r0, r4
     b0c:	f005 fa49 	bl	5fa2 <boot_read_image_headers>
    if (rc != 0) {
     b10:	4680      	mov	r8, r0
     b12:	b300      	cbz	r0, b56 <context_boot_go+0x96>
        BOOT_LOG_WRN("Failed reading image headers; Image=%u",
     b14:	487d      	ldr	r0, [pc, #500]	; (d0c <FIH_LABEL_FIH_CALL_END_2436+0x52>)
     b16:	2200      	movs	r2, #0
     b18:	2157      	movs	r1, #87	; 0x57
            BOOT_LOG_WRN("Failed reading boot status; Image=%u",
     b1a:	f005 fd4f 	bl	65bc <z_log_minimal_printk>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     b1e:	2301      	movs	r3, #1
     b20:	e091      	b.n	c46 <FIH_LABEL_FIH_CALL_END_2223+0xe>
        BOOT_LOG_WRN("Failed reading sectors; BOOT_MAX_IMG_SECTORS=%d"
     b22:	487b      	ldr	r0, [pc, #492]	; (d10 <FIH_LABEL_FIH_CALL_END_2436+0x56>)
     b24:	2280      	movs	r2, #128	; 0x80
     b26:	2157      	movs	r1, #87	; 0x57
     b28:	f005 fd48 	bl	65bc <z_log_minimal_printk>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     b2c:	2301      	movs	r3, #1
        if (rc == BOOT_EFLASH)
     b2e:	4598      	cmp	r8, r3
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     b30:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        if (rc == BOOT_EFLASH)
     b34:	d1e7      	bne.n	b06 <context_boot_go+0x46>
#endif

        /* Determine swap type and complete swap if it has been aborted. */
        boot_prepare_image_for_update(state, &bs);

        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
     b36:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
        /* Indicate that swap is not aborted */
        boot_status_reset(&bs);
#endif /* (BOOT_IMAGE_NUMBER > 1) */

        /* Set the previously determined swap type */
        bs.swap_type = BOOT_SWAP_TYPE(state);
     b3a:	f88d 3007 	strb.w	r3, [sp, #7]

        switch (BOOT_SWAP_TYPE(state)) {
     b3e:	2b04      	cmp	r3, #4
     b40:	f200 8084 	bhi.w	c4c <FIH_LABEL_FIH_CALL_END_2223+0x14>
     b44:	2b01      	cmp	r3, #1
     b46:	f200 8088 	bhi.w	c5a <FIH_LABEL_FIH_CALL_END_2223+0x22>
     b4a:	f000 809f 	beq.w	c8c <FIH_LABEL_FIH_CALL_END_2223+0x54>
            }
#endif /* !MCUBOOT_OVERWRITE_ONLY */
            break;

        default:
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     b4e:	23ff      	movs	r3, #255	; 0xff
     b50:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     b54:	e09a      	b.n	c8c <FIH_LABEL_FIH_CALL_END_2223+0x54>
    if (boot_slots_compatible(state)) {
     b56:	4620      	mov	r0, r4
     b58:	f000 f9a4 	bl	ea4 <boot_slots_compatible>
     b5c:	2800      	cmp	r0, #0
     b5e:	d0de      	beq.n	b1e <context_boot_go+0x5e>
        boot_status_reset(bs);
     b60:	4668      	mov	r0, sp
     b62:	f005 fa58 	bl	6016 <boot_status_reset>
        rc = swap_read_status(state, bs);
     b66:	4669      	mov	r1, sp
     b68:	4620      	mov	r0, r4
     b6a:	f005 faf3 	bl	6154 <swap_read_status>
        if (rc != 0) {
     b6e:	b118      	cbz	r0, b78 <context_boot_go+0xb8>
            BOOT_LOG_WRN("Failed reading boot status; Image=%u",
     b70:	4868      	ldr	r0, [pc, #416]	; (d14 <FIH_LABEL_FIH_CALL_END_2436+0x5a>)
     b72:	4642      	mov	r2, r8
     b74:	2157      	movs	r1, #87	; 0x57
     b76:	e7d0      	b.n	b1a <context_boot_go+0x5a>
        rc = boot_read_image_headers(state, !boot_status_is_reset(bs), bs);
     b78:	4668      	mov	r0, sp
     b7a:	f005 fa55 	bl	6028 <boot_status_is_reset>
     b7e:	f080 0001 	eor.w	r0, r0, #1
     b82:	466a      	mov	r2, sp
     b84:	b2c1      	uxtb	r1, r0
     b86:	4620      	mov	r0, r4
     b88:	f005 fa0b 	bl	5fa2 <boot_read_image_headers>
        if (rc != 0) {
     b8c:	4602      	mov	r2, r0
     b8e:	2800      	cmp	r0, #0
     b90:	d1c0      	bne.n	b14 <context_boot_go+0x54>
        if (!boot_status_is_reset(bs)) {
     b92:	4668      	mov	r0, sp
     b94:	f005 fa48 	bl	6028 <boot_status_is_reset>
     b98:	4680      	mov	r8, r0
     b9a:	bb60      	cbnz	r0, bf6 <context_boot_go+0x136>
    rc = boot_swap_image(state, bs);
     b9c:	4669      	mov	r1, sp
     b9e:	4620      	mov	r0, r4
     ba0:	f7ff ff0e 	bl	9c0 <boot_swap_image>
    BOOT_SWAP_TYPE(state) = bs->swap_type;
     ba4:	f89d 3007 	ldrb.w	r3, [sp, #7]
     ba8:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    if (bs->swap_type == BOOT_SWAP_TYPE_REVERT ||
     bac:	3b03      	subs	r3, #3
     bae:	2b01      	cmp	r3, #1
     bb0:	d806      	bhi.n	bc0 <context_boot_go+0x100>
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
     bb2:	4640      	mov	r0, r8
     bb4:	f005 fb1c 	bl	61f0 <swap_set_image_ok>
        if (rc != 0) {
     bb8:	b110      	cbz	r0, bc0 <context_boot_go+0x100>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     bba:	23ff      	movs	r3, #255	; 0xff
     bbc:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    if (BOOT_IS_UPGRADE(bs->swap_type)) {
     bc0:	f89d 3007 	ldrb.w	r3, [sp, #7]
     bc4:	3b02      	subs	r3, #2
     bc6:	2b02      	cmp	r3, #2
     bc8:	d80b      	bhi.n	be2 <context_boot_go+0x122>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
     bca:	2000      	movs	r0, #0
     bcc:	f005 fafe 	bl	61cc <swap_set_copy_done>
        if (rc != 0) {
     bd0:	b138      	cbz	r0, be2 <context_boot_go+0x122>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     bd2:	23ff      	movs	r3, #255	; 0xff
     bd4:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        BOOT_LOG_ERR("panic!");
     bd8:	484f      	ldr	r0, [pc, #316]	; (d18 <FIH_LABEL_FIH_CALL_END_2436+0x5e>)
     bda:	2145      	movs	r1, #69	; 0x45
     bdc:	f005 fcee 	bl	65bc <z_log_minimal_printk>
        while (1) {}
     be0:	e7fe      	b.n	be0 <context_boot_go+0x120>
    if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
     be2:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
     be6:	2bff      	cmp	r3, #255	; 0xff
     be8:	d0f6      	beq.n	bd8 <context_boot_go+0x118>
            rc = boot_read_image_headers(state, false, bs);
     bea:	466a      	mov	r2, sp
     bec:	2100      	movs	r1, #0
     bee:	4620      	mov	r0, r4
     bf0:	f005 f9d7 	bl	5fa2 <boot_read_image_headers>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     bf4:	e793      	b.n	b1e <context_boot_go+0x5e>
            if (bs->swap_type == BOOT_SWAP_TYPE_NONE) {
     bf6:	f89d 9007 	ldrb.w	r9, [sp, #7]
     bfa:	f1b9 0f01 	cmp.w	r9, #1
     bfe:	d117      	bne.n	c30 <FIH_LABEL_FIH_CALL_START_2203>
    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
     c00:	4610      	mov	r0, r2
     c02:	f002 fcbf 	bl	3584 <boot_swap_type_multi>
    if (BOOT_IS_UPGRADE(swap_type)) {
     c06:	1e83      	subs	r3, r0, #2
     c08:	2b02      	cmp	r3, #2
    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
     c0a:	4680      	mov	r8, r0
    if (BOOT_IS_UPGRADE(swap_type)) {
     c0c:	d80d      	bhi.n	c2a <FIH_LABEL_FIH_CALL_END_2138+0x14>

00000c0e <FIH_LABEL_FIH_CALL_START_2114>:
        FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_SECONDARY_SLOT, bs);
     c0e:	4649      	mov	r1, r9
     c10:	4620      	mov	r0, r4
     c12:	f7ff fe53 	bl	8bc <boot_validate_slot.isra.0>

00000c16 <FIH_LABEL_FIH_CALL_END_2138>:
        if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     c16:	4b41      	ldr	r3, [pc, #260]	; (d1c <FIH_LABEL_FIH_CALL_END_2436+0x62>)
     c18:	681b      	ldr	r3, [r3, #0]
     c1a:	4298      	cmp	r0, r3
     c1c:	d005      	beq.n	c2a <FIH_LABEL_FIH_CALL_END_2138+0x14>
                swap_type = BOOT_SWAP_TYPE_FAIL;
     c1e:	2801      	cmp	r0, #1
     c20:	bf0c      	ite	eq
     c22:	f04f 0801 	moveq.w	r8, #1
     c26:	f04f 0805 	movne.w	r8, #5
                BOOT_SWAP_TYPE(state) = boot_validated_swap_type(state, bs);
     c2a:	f884 8058 	strb.w	r8, [r4, #88]	; 0x58
     c2e:	e782      	b.n	b36 <context_boot_go+0x76>

00000c30 <FIH_LABEL_FIH_CALL_START_2203>:
                FIH_CALL(boot_validate_slot, fih_rc,
     c30:	2101      	movs	r1, #1
     c32:	4620      	mov	r0, r4
     c34:	f7ff fe42 	bl	8bc <boot_validate_slot.isra.0>

00000c38 <FIH_LABEL_FIH_CALL_END_2223>:
                if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     c38:	4b38      	ldr	r3, [pc, #224]	; (d1c <FIH_LABEL_FIH_CALL_END_2436+0x62>)
     c3a:	681b      	ldr	r3, [r3, #0]
     c3c:	4298      	cmp	r0, r3
                    BOOT_SWAP_TYPE(state) = bs->swap_type;
     c3e:	bf0c      	ite	eq
     c40:	f89d 3007 	ldrbeq.w	r3, [sp, #7]
                    BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
     c44:	2305      	movne	r3, #5
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     c46:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     c4a:	e774      	b.n	b36 <context_boot_go+0x76>
        switch (BOOT_SWAP_TYPE(state)) {
     c4c:	2b05      	cmp	r3, #5
     c4e:	f47f af7e 	bne.w	b4e <context_boot_go+0x8e>
            rc = swap_set_image_ok(BOOT_CURR_IMG(state));
     c52:	2000      	movs	r0, #0
     c54:	f005 facc 	bl	61f0 <swap_set_image_ok>
     c58:	e013      	b.n	c82 <FIH_LABEL_FIH_CALL_END_2223+0x4a>
        rc = boot_swap_image(state, bs);
     c5a:	4669      	mov	r1, sp
     c5c:	4620      	mov	r0, r4
     c5e:	f7ff feaf 	bl	9c0 <boot_swap_image>
    swap_type = BOOT_SWAP_TYPE(state);
     c62:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
    if (swap_type == BOOT_SWAP_TYPE_REVERT ||
     c66:	1eda      	subs	r2, r3, #3
     c68:	2a01      	cmp	r2, #1
        rc = boot_swap_image(state, bs);
     c6a:	4605      	mov	r5, r0
    if (swap_type == BOOT_SWAP_TYPE_REVERT ||
     c6c:	d80c      	bhi.n	c88 <FIH_LABEL_FIH_CALL_END_2223+0x50>
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
     c6e:	2000      	movs	r0, #0
     c70:	f005 fabe 	bl	61f0 <swap_set_image_ok>
        if (rc != 0) {
     c74:	4605      	mov	r5, r0
     c76:	2800      	cmp	r0, #0
     c78:	f47f af69 	bne.w	b4e <context_boot_go+0x8e>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
     c7c:	2000      	movs	r0, #0
     c7e:	f005 faa5 	bl	61cc <swap_set_copy_done>
            if (rc != 0) {
     c82:	4605      	mov	r5, r0
     c84:	b110      	cbz	r0, c8c <FIH_LABEL_FIH_CALL_END_2223+0x54>
     c86:	e762      	b.n	b4e <context_boot_go+0x8e>
    if (BOOT_IS_UPGRADE(swap_type)) {
     c88:	2b02      	cmp	r3, #2
     c8a:	d0f7      	beq.n	c7c <FIH_LABEL_FIH_CALL_END_2223+0x44>
        }

        if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
     c8c:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
     c90:	2bff      	cmp	r3, #255	; 0xff
     c92:	d104      	bne.n	c9e <FIH_LABEL_FIH_CALL_END_2223+0x66>
            BOOT_LOG_ERR("panic!");
     c94:	4820      	ldr	r0, [pc, #128]	; (d18 <FIH_LABEL_FIH_CALL_END_2436+0x5e>)
     c96:	2145      	movs	r1, #69	; 0x45
     c98:	f005 fc90 	bl	65bc <z_log_minimal_printk>
            assert(0);

            /* Loop forever... */
            FIH_PANIC;
     c9c:	e7fe      	b.n	c9c <FIH_LABEL_FIH_CALL_END_2223+0x64>
#if BOOT_IMAGE_NUMBER > 1
        if (state->img_mask[BOOT_CURR_IMG(state)]) {
            continue;
        }
#endif
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE) {
     c9e:	2b01      	cmp	r3, #1
     ca0:	d006      	beq.n	cb0 <FIH_LABEL_FIH_CALL_START_2420>
            /* Attempt to read an image header from each slot. Ensure that image
             * headers in slots are aligned with headers in boot_data.
             */
            rc = boot_read_image_headers(state, false, &bs);
     ca2:	466a      	mov	r2, sp
     ca4:	2100      	movs	r1, #0
     ca6:	4620      	mov	r0, r4
     ca8:	f005 f97b 	bl	5fa2 <boot_read_image_headers>
            if (rc != 0) {
     cac:	4605      	mov	r5, r0
     cae:	b9d0      	cbnz	r0, ce6 <FIH_LABEL_FIH_CALL_END_2436+0x2c>

00000cb0 <FIH_LABEL_FIH_CALL_START_2420>:
	 * primary.
	 */
	if (BOOT_CURR_IMG(state) == 0)
#endif
	{
            FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_PRIMARY_SLOT, NULL);
     cb0:	2100      	movs	r1, #0
     cb2:	4620      	mov	r0, r4
     cb4:	f7ff fe02 	bl	8bc <boot_validate_slot.isra.0>
     cb8:	4606      	mov	r6, r0

00000cba <FIH_LABEL_FIH_CALL_END_2436>:
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     cba:	f8df 8060 	ldr.w	r8, [pc, #96]	; d1c <FIH_LABEL_FIH_CALL_END_2436+0x62>
     cbe:	f8d8 3000 	ldr.w	r3, [r8]
     cc2:	4298      	cmp	r0, r3
     cc4:	d10f      	bne.n	ce6 <FIH_LABEL_FIH_CALL_END_2436+0x2c>
    /*
     * Since the boot_status struct stores plaintext encryption keys, reset
     * them here to avoid the possibility of jumping into an image that could
     * easily recover them.
     */
    memset(&bs, 0, sizeof(struct boot_status));
     cc6:	2210      	movs	r2, #16
     cc8:	2100      	movs	r1, #0
     cca:	4668      	mov	r0, sp
     ccc:	f005 fd79 	bl	67c2 <memset>
    rsp->br_flash_dev_id = flash_area_get_device_id(BOOT_IMG_AREA(state, active_slot));
     cd0:	6a20      	ldr	r0, [r4, #32]
     cd2:	f005 f824 	bl	5d1e <flash_area_get_device_id>
     cd6:	7138      	strb	r0, [r7, #4]
 * Offset of the slot from the beginning of the flash device.
 */
static inline uint32_t
boot_img_slot_off(struct boot_loader_state *state, size_t slot)
{
    return flash_area_get_off(BOOT_IMG(state, slot).area);
     cd8:	6a23      	ldr	r3, [r4, #32]

    fill_rsp(state, rsp);

    fih_rc = FIH_SUCCESS;
     cda:	f8d8 6000 	ldr.w	r6, [r8]
    rsp->br_image_off = boot_img_slot_off(state, active_slot);
     cde:	685b      	ldr	r3, [r3, #4]
     ce0:	60bb      	str	r3, [r7, #8]
    rsp->br_hdr = boot_img_hdr(state, active_slot);
     ce2:	603c      	str	r4, [r7, #0]
        rc = boot_add_shared_data(state, BOOT_PRIMARY_SLOT);
     ce4:	2500      	movs	r5, #0
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
     ce6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
     ce8:	f005 fc75 	bl	65d6 <flash_area_close>
     cec:	6a20      	ldr	r0, [r4, #32]
     cee:	f005 fc72 	bl	65d6 <flash_area_close>
    if (rc) {
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
     cf2:	2d00      	cmp	r5, #0
     cf4:	bf14      	ite	ne
     cf6:	4628      	movne	r0, r5
     cf8:	4630      	moveq	r0, r6
     cfa:	b005      	add	sp, #20
     cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
     d00:	20000000 	.word	0x20000000
     d04:	20000650 	.word	0x20000650
     d08:	20000a50 	.word	0x20000a50
     d0c:	00007666 	.word	0x00007666
     d10:	00007624 	.word	0x00007624
     d14:	00007692 	.word	0x00007692
     d18:	000076bc 	.word	0x000076bc
     d1c:	200001ec 	.word	0x200001ec

00000d20 <boot_go>:
 *
 * @return                      FIH_SUCCESS on success; nonzero on failure.
 */
fih_int
boot_go(struct boot_rsp *rsp)
{
     d20:	b538      	push	{r3, r4, r5, lr}
void boot_state_clear(struct boot_loader_state *state)
{
    if (state != NULL) {
        memset(state, 0, sizeof(struct boot_loader_state));
    } else {
        memset(&boot_data, 0, sizeof(struct boot_loader_state));
     d22:	4d06      	ldr	r5, [pc, #24]	; (d3c <FIH_LABEL_FIH_CALL_END_3112+0x4>)
{
     d24:	4604      	mov	r4, r0
        memset(&boot_data, 0, sizeof(struct boot_loader_state));
     d26:	2260      	movs	r2, #96	; 0x60
     d28:	2100      	movs	r1, #0
     d2a:	4628      	mov	r0, r5
     d2c:	f005 fd49 	bl	67c2 <memset>

00000d30 <FIH_LABEL_FIH_CALL_START_3097>:
    FIH_CALL(context_boot_go, fih_rc, &boot_data, rsp);
     d30:	4621      	mov	r1, r4
     d32:	4628      	mov	r0, r5
     d34:	f7ff fec4 	bl	ac0 <context_boot_go>

00000d38 <FIH_LABEL_FIH_CALL_END_3112>:
}
     d38:	bd38      	pop	{r3, r4, r5, pc}
     d3a:	bf00      	nop
     d3c:	200001f0 	.word	0x200001f0

00000d40 <boot_read_image_header>:
static uint32_t g_last_idx = UINT32_MAX;

int
boot_read_image_header(struct boot_loader_state *state, int slot,
                       struct image_header *out_hdr, struct boot_status *bs)
{
     d40:	b573      	push	{r0, r1, r4, r5, r6, lr}
     d42:	4616      	mov	r6, r2
#if (BOOT_IMAGE_NUMBER == 1)
    (void)state;
#endif

    off = 0;
    if (bs) {
     d44:	461c      	mov	r4, r3
     d46:	b333      	cbz	r3, d96 <boot_read_image_header+0x56>

static inline size_t
boot_img_sector_size(const struct boot_loader_state *state,
                     size_t slot, size_t sector)
{
    return flash_sector_get_size(&BOOT_IMG(state, slot).sectors[sector]);
     d48:	6a43      	ldr	r3, [r0, #36]	; 0x24
     d4a:	685d      	ldr	r5, [r3, #4]
        sz = boot_img_sector_size(state, BOOT_PRIMARY_SLOT, 0);
        if (bs->op == BOOT_STATUS_OP_MOVE) {
     d4c:	7963      	ldrb	r3, [r4, #5]
     d4e:	2b01      	cmp	r3, #1
     d50:	d115      	bne.n	d7e <boot_read_image_header+0x3e>
            if (slot == 0 && bs->idx > g_last_idx) {
     d52:	bb01      	cbnz	r1, d96 <boot_read_image_header+0x56>
     d54:	4b1f      	ldr	r3, [pc, #124]	; (dd4 <boot_read_image_header+0x94>)
     d56:	6822      	ldr	r2, [r4, #0]
     d58:	681b      	ldr	r3, [r3, #0]
    off = 0;
     d5a:	429a      	cmp	r2, r3
     d5c:	bf98      	it	ls
     d5e:	2500      	movls	r5, #0
                }
            }
        }
    }

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     d60:	2000      	movs	r0, #0
     d62:	f004 ffd3 	bl	5d0c <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     d66:	a901      	add	r1, sp, #4
     d68:	b2c0      	uxtb	r0, r0
     d6a:	f000 fe43 	bl	19f4 <flash_area_open>
    if (rc != 0) {
     d6e:	b1f0      	cbz	r0, dae <boot_read_image_header+0x6e>
        rc = BOOT_EFLASH;
     d70:	2501      	movs	r5, #1
    }

    rc = 0;

done:
    flash_area_close(fap);
     d72:	9801      	ldr	r0, [sp, #4]
     d74:	f005 fc2f 	bl	65d6 <flash_area_close>
    return rc;
}
     d78:	4628      	mov	r0, r5
     d7a:	b002      	add	sp, #8
     d7c:	bd70      	pop	{r4, r5, r6, pc}
        } else if (bs->op == BOOT_STATUS_OP_SWAP) {
     d7e:	2b02      	cmp	r3, #2
     d80:	d109      	bne.n	d96 <boot_read_image_header+0x56>
            if (bs->idx > 1 && bs->idx <= g_last_idx) {
     d82:	6823      	ldr	r3, [r4, #0]
     d84:	2b01      	cmp	r3, #1
     d86:	d908      	bls.n	d9a <boot_read_image_header+0x5a>
     d88:	4a12      	ldr	r2, [pc, #72]	; (dd4 <boot_read_image_header+0x94>)
     d8a:	6812      	ldr	r2, [r2, #0]
     d8c:	4293      	cmp	r3, r2
     d8e:	d802      	bhi.n	d96 <boot_read_image_header+0x56>
                if (slot == 0) {
     d90:	fab1 f181 	clz	r1, r1
     d94:	0949      	lsrs	r1, r1, #5
    off = 0;
     d96:	2500      	movs	r5, #0
     d98:	e7e2      	b.n	d60 <boot_read_image_header+0x20>
            } else if (bs->idx == 1) {
     d9a:	d1fc      	bne.n	d96 <boot_read_image_header+0x56>
                if (slot == 0) {
     d9c:	2900      	cmp	r1, #0
     d9e:	d0df      	beq.n	d60 <boot_read_image_header+0x20>
                if (slot == 1 && bs->state == 2) {
     da0:	2901      	cmp	r1, #1
     da2:	d1f8      	bne.n	d96 <boot_read_image_header+0x56>
     da4:	7921      	ldrb	r1, [r4, #4]
     da6:	3902      	subs	r1, #2
     da8:	bf18      	it	ne
     daa:	2101      	movne	r1, #1
     dac:	e7f3      	b.n	d96 <boot_read_image_header+0x56>
    rc = flash_area_read(fap, off, out_hdr, sizeof *out_hdr);
     dae:	4629      	mov	r1, r5
     db0:	9801      	ldr	r0, [sp, #4]
     db2:	2320      	movs	r3, #32
     db4:	4632      	mov	r2, r6
     db6:	f005 fc0f 	bl	65d8 <flash_area_read>
    if (rc != 0) {
     dba:	4605      	mov	r5, r0
     dbc:	2800      	cmp	r0, #0
     dbe:	d1d7      	bne.n	d70 <boot_read_image_header+0x30>
    if (bs != NULL && out_hdr->ih_magic != IMAGE_MAGIC) {
     dc0:	2c00      	cmp	r4, #0
     dc2:	d0d6      	beq.n	d72 <boot_read_image_header+0x32>
     dc4:	6835      	ldr	r5, [r6, #0]
     dc6:	4804      	ldr	r0, [pc, #16]	; (dd8 <boot_read_image_header+0x98>)
     dc8:	1a2d      	subs	r5, r5, r0
     dca:	bf18      	it	ne
     dcc:	f04f 35ff 	movne.w	r5, #4294967295
     dd0:	e7cf      	b.n	d72 <boot_read_image_header+0x32>
     dd2:	bf00      	nop
     dd4:	20000004 	.word	0x20000004
     dd8:	96f3b83d 	.word	0x96f3b83d

00000ddc <swap_read_status_bytes>:

int
swap_read_status_bytes(const struct flash_area *fap,
        struct boot_loader_state *state, struct boot_status *bs)
{
     ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     de0:	4607      	mov	r7, r0
     de2:	b085      	sub	sp, #20
     de4:	460c      	mov	r4, r1
    int rc;
    int last_rc;
    int erased_sections;
    int i;

    max_entries = boot_status_entries(BOOT_CURR_IMG(state), fap);
     de6:	4601      	mov	r1, r0
     de8:	2000      	movs	r0, #0
{
     dea:	4616      	mov	r6, r2
    max_entries = boot_status_entries(BOOT_CURR_IMG(state), fap);
     dec:	f005 f864 	bl	5eb8 <boot_status_entries>
    if (max_entries < 0) {
     df0:	1e05      	subs	r5, r0, #0
     df2:	db51      	blt.n	e98 <swap_read_status_bytes+0xbc>
    erased_sections = 0;
    found_idx = -1;
    /* skip erased sectors at the end */
    last_rc = 1;
    write_sz = BOOT_WRITE_SZ(state);
    off = boot_status_off(fap);
     df4:	4638      	mov	r0, r7
    write_sz = BOOT_WRITE_SZ(state);
     df6:	6de4      	ldr	r4, [r4, #92]	; 0x5c
    off = boot_status_off(fap);
     df8:	f005 f86b 	bl	5ed2 <boot_status_off>
    for (i = max_entries; i > 0; i--) {
     dfc:	fa5f f984 	uxtb.w	r9, r4
     e00:	f105 38ff 	add.w	r8, r5, #4294967295
     e04:	fb09 0808 	mla	r8, r9, r8, r0
    erased_sections = 0;
     e08:	f04f 0a00 	mov.w	sl, #0
    last_rc = 1;
     e0c:	f04f 0b01 	mov.w	fp, #1
    found_idx = -1;
     e10:	f04f 34ff 	mov.w	r4, #4294967295
    for (i = max_entries; i > 0; i--) {
     e14:	b99d      	cbnz	r5, e3e <swap_read_status_bytes+0x62>
            }
        }
        last_rc = rc;
    }

    if (erased_sections > 1) {
     e16:	f1ba 0f01 	cmp.w	sl, #1
     e1a:	dd03      	ble.n	e24 <swap_read_status_bytes+0x48>
        /* This means there was an error writing status on the last
         * swap. Tell user and move on to validation!
         */
#if !defined(__BOOTSIM__)
        BOOT_LOG_ERR("Detected inconsistent status!");
     e1c:	4820      	ldr	r0, [pc, #128]	; (ea0 <swap_read_status_bytes+0xc4>)
     e1e:	2145      	movs	r1, #69	; 0x45
     e20:	f005 fbcc 	bl	65bc <z_log_minimal_printk>
        assert(0);
#endif
    }

    move_entries = BOOT_MAX_IMG_SECTORS * BOOT_STATUS_MOVE_STATE_COUNT;
    if (found_idx == -1) {
     e24:	1c63      	adds	r3, r4, #1
     e26:	d006      	beq.n	e36 <swap_read_status_bytes+0x5a>
        /* no swap status found; nothing to do */
    } else if (found_idx < move_entries) {
     e28:	2c7f      	cmp	r4, #127	; 0x7f
     e2a:	dc2a      	bgt.n	e82 <swap_read_status_bytes+0xa6>
        bs->op = BOOT_STATUS_OP_MOVE;
        bs->idx = (found_idx  / BOOT_STATUS_MOVE_STATE_COUNT) + BOOT_STATUS_IDX_0;
     e2c:	3401      	adds	r4, #1
        bs->state = (found_idx % BOOT_STATUS_MOVE_STATE_COUNT) + BOOT_STATUS_STATE_0;;
     e2e:	f240 1301 	movw	r3, #257	; 0x101
        bs->idx = (found_idx  / BOOT_STATUS_MOVE_STATE_COUNT) + BOOT_STATUS_IDX_0;
     e32:	6034      	str	r4, [r6, #0]
        bs->state = (found_idx % BOOT_STATUS_MOVE_STATE_COUNT) + BOOT_STATUS_STATE_0;;
     e34:	80b3      	strh	r3, [r6, #4]
        bs->idx = ((found_idx - move_entries) / BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_IDX_0;
        bs->state = ((found_idx - move_entries) % BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_STATE_0;
    }

    return 0;
}
     e36:	4628      	mov	r0, r5
     e38:	b005      	add	sp, #20
     e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rc = flash_area_read(fap, off + (i - 1) * write_sz, &status, 1);
     e3e:	1e6b      	subs	r3, r5, #1
     e40:	9300      	str	r3, [sp, #0]
     e42:	f10d 020f 	add.w	r2, sp, #15
     e46:	2301      	movs	r3, #1
     e48:	4641      	mov	r1, r8
     e4a:	4638      	mov	r0, r7
     e4c:	f005 fbc4 	bl	65d8 <flash_area_read>
        if (rc < 0) {
     e50:	1e03      	subs	r3, r0, #0
     e52:	9301      	str	r3, [sp, #4]
     e54:	db22      	blt.n	e9c <swap_read_status_bytes+0xc0>
        if (bootutil_buffer_is_erased(fap, &status, 1)) {
     e56:	2201      	movs	r2, #1
     e58:	f10d 010f 	add.w	r1, sp, #15
     e5c:	4638      	mov	r0, r7
     e5e:	f005 fe9b 	bl	6b98 <bootutil_buffer_is_erased>
     e62:	9b01      	ldr	r3, [sp, #4]
     e64:	b140      	cbz	r0, e78 <swap_read_status_bytes+0x9c>
            if (rc != last_rc) {
     e66:	455b      	cmp	r3, fp
     e68:	d001      	beq.n	e6e <swap_read_status_bytes+0x92>
                erased_sections++;
     e6a:	f10a 0a01 	add.w	sl, sl, #1
            if (found_idx == -1) {
     e6e:	9d00      	ldr	r5, [sp, #0]
     e70:	eba8 0809 	sub.w	r8, r8, r9
     e74:	469b      	mov	fp, r3
     e76:	e7cd      	b.n	e14 <swap_read_status_bytes+0x38>
     e78:	f1b4 3fff 	cmp.w	r4, #4294967295
     e7c:	bf08      	it	eq
     e7e:	462c      	moveq	r4, r5
     e80:	e7f5      	b.n	e6e <swap_read_status_bytes+0x92>
        bs->op = BOOT_STATUS_OP_SWAP;
     e82:	2302      	movs	r3, #2
        bs->idx = ((found_idx - move_entries) / BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_IDX_0;
     e84:	3c80      	subs	r4, #128	; 0x80
        bs->op = BOOT_STATUS_OP_SWAP;
     e86:	7173      	strb	r3, [r6, #5]
        bs->idx = ((found_idx - move_entries) / BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_IDX_0;
     e88:	1063      	asrs	r3, r4, #1
        bs->state = ((found_idx - move_entries) % BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_STATE_0;
     e8a:	f004 0401 	and.w	r4, r4, #1
        bs->idx = ((found_idx - move_entries) / BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_IDX_0;
     e8e:	3301      	adds	r3, #1
        bs->state = ((found_idx - move_entries) % BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_STATE_0;
     e90:	3401      	adds	r4, #1
        bs->idx = ((found_idx - move_entries) / BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_IDX_0;
     e92:	6033      	str	r3, [r6, #0]
        bs->state = ((found_idx - move_entries) % BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_STATE_0;
     e94:	7134      	strb	r4, [r6, #4]
     e96:	e7ce      	b.n	e36 <swap_read_status_bytes+0x5a>
        return BOOT_EBADARGS;
     e98:	2507      	movs	r5, #7
     e9a:	e7cc      	b.n	e36 <swap_read_status_bytes+0x5a>
            return BOOT_EFLASH;
     e9c:	2501      	movs	r5, #1
     e9e:	e7ca      	b.n	e36 <swap_read_status_bytes+0x5a>
     ea0:	000076c8 	.word	0x000076c8

00000ea4 <boot_slots_compatible>:
    return BOOT_IMG(state, slot).num_sectors;
     ea4:	6a81      	ldr	r1, [r0, #40]	; 0x28
     ea6:	6d42      	ldr	r2, [r0, #84]	; 0x54
    size_t sector_sz_sec = 0;
    size_t i;

    num_sectors_pri = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT);
    num_sectors_sec = boot_img_num_sectors(state, BOOT_SECONDARY_SLOT);
    if ((num_sectors_pri != num_sectors_sec) &&
     ea8:	428a      	cmp	r2, r1
{
     eaa:	b538      	push	{r3, r4, r5, lr}
    if ((num_sectors_pri != num_sectors_sec) &&
     eac:	d008      	beq.n	ec0 <boot_slots_compatible+0x1c>
            (num_sectors_pri != (num_sectors_sec + 1))) {
     eae:	1c53      	adds	r3, r2, #1
    if ((num_sectors_pri != num_sectors_sec) &&
     eb0:	428b      	cmp	r3, r1
     eb2:	d005      	beq.n	ec0 <boot_slots_compatible+0x1c>
        BOOT_LOG_WRN("Cannot upgrade: not a compatible amount of sectors");
     eb4:	4813      	ldr	r0, [pc, #76]	; (f04 <boot_slots_compatible+0x60>)
     eb6:	2157      	movs	r1, #87	; 0x57

    for (i = 0; i < num_sectors_sec; i++) {
        sector_sz_pri = boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
        sector_sz_sec = boot_img_sector_size(state, BOOT_SECONDARY_SLOT, i);
        if (sector_sz_pri != sector_sz_sec) {
            BOOT_LOG_WRN("Cannot upgrade: not same sector layout");
     eb8:	f005 fb80 	bl	65bc <z_log_minimal_printk>
            return 0;
     ebc:	2000      	movs	r0, #0
        }
    }

    return 1;
#endif /* PM_S1_ADDRESS */
}
     ebe:	bd38      	pop	{r3, r4, r5, pc}
    if (num_sectors_pri > BOOT_MAX_IMG_SECTORS) {
     ec0:	2980      	cmp	r1, #128	; 0x80
     ec2:	d91c      	bls.n	efe <boot_slots_compatible+0x5a>
        BOOT_LOG_WRN("Cannot upgrade: more sectors than allowed");
     ec4:	4810      	ldr	r0, [pc, #64]	; (f08 <boot_slots_compatible+0x64>)
     ec6:	2157      	movs	r1, #87	; 0x57
     ec8:	e7f6      	b.n	eb8 <boot_slots_compatible+0x14>
    return flash_sector_get_size(&BOOT_IMG(state, slot).sectors[sector]);
     eca:	6a44      	ldr	r4, [r0, #36]	; 0x24
     ecc:	6d05      	ldr	r5, [r0, #80]	; 0x50
     ece:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
     ed2:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
     ed6:	6864      	ldr	r4, [r4, #4]
        if (sector_sz_pri != sector_sz_sec) {
     ed8:	686d      	ldr	r5, [r5, #4]
     eda:	42ac      	cmp	r4, r5
     edc:	d002      	beq.n	ee4 <boot_slots_compatible+0x40>
            BOOT_LOG_WRN("Cannot upgrade: not same sector layout");
     ede:	480b      	ldr	r0, [pc, #44]	; (f0c <boot_slots_compatible+0x68>)
     ee0:	2157      	movs	r1, #87	; 0x57
     ee2:	e7e9      	b.n	eb8 <boot_slots_compatible+0x14>
    for (i = 0; i < num_sectors_sec; i++) {
     ee4:	3301      	adds	r3, #1
     ee6:	429a      	cmp	r2, r3
     ee8:	d1ef      	bne.n	eca <boot_slots_compatible+0x26>
    if (num_sectors_pri > num_sectors_sec) {
     eea:	4291      	cmp	r1, r2
     eec:	d905      	bls.n	efa <boot_slots_compatible+0x56>
     eee:	6a43      	ldr	r3, [r0, #36]	; 0x24
     ef0:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        if (sector_sz_pri != boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i)) {
     ef4:	6853      	ldr	r3, [r2, #4]
     ef6:	42a3      	cmp	r3, r4
     ef8:	d1f1      	bne.n	ede <boot_slots_compatible+0x3a>
    return 1;
     efa:	2001      	movs	r0, #1
     efc:	e7df      	b.n	ebe <boot_slots_compatible+0x1a>
    for (i = 0; i < num_sectors_sec; i++) {
     efe:	2300      	movs	r3, #0
    size_t sector_sz_pri = 0;
     f00:	461c      	mov	r4, r3
     f02:	e7f0      	b.n	ee6 <boot_slots_compatible+0x42>
     f04:	000076eb 	.word	0x000076eb
     f08:	00007723 	.word	0x00007723
     f0c:	00007752 	.word	0x00007752

00000f10 <swap_status_source>:
                 (state)->copy_done,                                \
                 (state)->image_ok)

int
swap_status_source(struct boot_loader_state *state)
{
     f10:	b500      	push	{lr}
     f12:	b089      	sub	sp, #36	; 0x24
    (void)state;
#endif

    image_index = BOOT_CURR_IMG(state);

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
     f14:	a904      	add	r1, sp, #16
     f16:	2002      	movs	r0, #2
     f18:	f005 fea3 	bl	6c62 <boot_read_swap_state_by_id>
            &state_primary_slot);
    assert(rc == 0);

    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
     f1c:	f89d 2010 	ldrb.w	r2, [sp, #16]
     f20:	2a01      	cmp	r2, #1
     f22:	d041      	beq.n	fa8 <swap_status_source+0x98>
     f24:	4b25      	ldr	r3, [pc, #148]	; (fbc <swap_status_source+0xac>)
     f26:	4926      	ldr	r1, [pc, #152]	; (fc0 <swap_status_source+0xb0>)
     f28:	2a03      	cmp	r2, #3
     f2a:	bf18      	it	ne
     f2c:	460b      	movne	r3, r1
     f2e:	f89d 2013 	ldrb.w	r2, [sp, #19]
     f32:	9202      	str	r2, [sp, #8]
     f34:	f89d 2012 	ldrb.w	r2, [sp, #18]
     f38:	9201      	str	r2, [sp, #4]
     f3a:	f89d 2011 	ldrb.w	r2, [sp, #17]
     f3e:	4821      	ldr	r0, [pc, #132]	; (fc4 <swap_status_source+0xb4>)
     f40:	9200      	str	r2, [sp, #0]
     f42:	2149      	movs	r1, #73	; 0x49
     f44:	4a20      	ldr	r2, [pc, #128]	; (fc8 <swap_status_source+0xb8>)
     f46:	f005 fb39 	bl	65bc <z_log_minimal_printk>

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
     f4a:	a906      	add	r1, sp, #24
     f4c:	2005      	movs	r0, #5
     f4e:	f005 fe88 	bl	6c62 <boot_read_swap_state_by_id>
            &state_secondary_slot);
    assert(rc == 0);

    BOOT_LOG_SWAP_STATE("Secondary image", &state_secondary_slot);
     f52:	f89d 2018 	ldrb.w	r2, [sp, #24]
     f56:	2a01      	cmp	r2, #1
     f58:	d028      	beq.n	fac <swap_status_source+0x9c>
     f5a:	4b18      	ldr	r3, [pc, #96]	; (fbc <swap_status_source+0xac>)
     f5c:	4918      	ldr	r1, [pc, #96]	; (fc0 <swap_status_source+0xb0>)
     f5e:	2a03      	cmp	r2, #3
     f60:	bf18      	it	ne
     f62:	460b      	movne	r3, r1
     f64:	f89d 201b 	ldrb.w	r2, [sp, #27]
     f68:	9202      	str	r2, [sp, #8]
     f6a:	f89d 201a 	ldrb.w	r2, [sp, #26]
     f6e:	9201      	str	r2, [sp, #4]
     f70:	f89d 2019 	ldrb.w	r2, [sp, #25]
     f74:	9200      	str	r2, [sp, #0]
     f76:	4813      	ldr	r0, [pc, #76]	; (fc4 <swap_status_source+0xb4>)
     f78:	4a14      	ldr	r2, [pc, #80]	; (fcc <swap_status_source+0xbc>)
     f7a:	2149      	movs	r1, #73	; 0x49
     f7c:	f005 fb1e 	bl	65bc <z_log_minimal_printk>

    if (state_primary_slot.magic == BOOT_MAGIC_GOOD &&
     f80:	f89d 3010 	ldrb.w	r3, [sp, #16]
     f84:	2b01      	cmp	r3, #1
     f86:	d113      	bne.n	fb0 <swap_status_source+0xa0>
     f88:	f89d 3012 	ldrb.w	r3, [sp, #18]
     f8c:	2b03      	cmp	r3, #3
     f8e:	d10f      	bne.n	fb0 <swap_status_source+0xa0>
            state_primary_slot.copy_done == BOOT_FLAG_UNSET &&
     f90:	f89d 3018 	ldrb.w	r3, [sp, #24]
     f94:	2b01      	cmp	r3, #1
     f96:	d00b      	beq.n	fb0 <swap_status_source+0xa0>
            state_secondary_slot.magic != BOOT_MAGIC_GOOD) {

        source = BOOT_STATUS_SOURCE_PRIMARY_SLOT;

        BOOT_LOG_INF("Boot source: primary slot");
     f98:	480d      	ldr	r0, [pc, #52]	; (fd0 <swap_status_source+0xc0>)
     f9a:	2149      	movs	r1, #73	; 0x49
     f9c:	f005 fb0e 	bl	65bc <z_log_minimal_printk>
        return source;
     fa0:	2002      	movs	r0, #2
    }

    BOOT_LOG_INF("Boot source: none");
    return BOOT_STATUS_SOURCE_NONE;
}
     fa2:	b009      	add	sp, #36	; 0x24
     fa4:	f85d fb04 	ldr.w	pc, [sp], #4
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
     fa8:	4b0a      	ldr	r3, [pc, #40]	; (fd4 <swap_status_source+0xc4>)
     faa:	e7c0      	b.n	f2e <swap_status_source+0x1e>
    BOOT_LOG_SWAP_STATE("Secondary image", &state_secondary_slot);
     fac:	4b09      	ldr	r3, [pc, #36]	; (fd4 <swap_status_source+0xc4>)
     fae:	e7d9      	b.n	f64 <swap_status_source+0x54>
    BOOT_LOG_INF("Boot source: none");
     fb0:	4809      	ldr	r0, [pc, #36]	; (fd8 <swap_status_source+0xc8>)
     fb2:	2149      	movs	r1, #73	; 0x49
     fb4:	f005 fb02 	bl	65bc <z_log_minimal_printk>
    return BOOT_STATUS_SOURCE_NONE;
     fb8:	2000      	movs	r0, #0
     fba:	e7f2      	b.n	fa2 <swap_status_source+0x92>
     fbc:	00007783 	.word	0x00007783
     fc0:	00007789 	.word	0x00007789
     fc4:	0000779b 	.word	0x0000779b
     fc8:	0000778d 	.word	0x0000778d
     fcc:	000077dc 	.word	0x000077dc
     fd0:	000077ec 	.word	0x000077ec
     fd4:	0000777e 	.word	0x0000777e
     fd8:	0000780b 	.word	0x0000780b

00000fdc <fixup_revert>:
 * upgrade (by initializing the secondary slot).
 */
void
fixup_revert(const struct boot_loader_state *state, struct boot_status *bs,
        const struct flash_area *fap_sec)
{
     fdc:	b570      	push	{r4, r5, r6, lr}
#if (BOOT_IMAGE_NUMBER == 1)
    (void)state;
#endif

    /* No fixup required */
    if (bs->swap_type != BOOT_SWAP_TYPE_REVERT ||
     fde:	684b      	ldr	r3, [r1, #4]
{
     fe0:	4614      	mov	r4, r2
    if (bs->swap_type != BOOT_SWAP_TYPE_REVERT ||
     fe2:	4a1e      	ldr	r2, [pc, #120]	; (105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>)
     fe4:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
     fe8:	4293      	cmp	r3, r2
{
     fea:	b086      	sub	sp, #24
     fec:	4606      	mov	r6, r0
     fee:	460d      	mov	r5, r1
    if (bs->swap_type != BOOT_SWAP_TYPE_REVERT ||
     ff0:	d12f      	bne.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
        bs->op != BOOT_STATUS_OP_MOVE ||
     ff2:	680b      	ldr	r3, [r1, #0]
     ff4:	2b01      	cmp	r3, #1
     ff6:	d12c      	bne.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
        bs->idx != BOOT_STATUS_IDX_0) {
        return;
    }

    rc = boot_read_swap_state(fap_sec, &swap_state);
     ff8:	a904      	add	r1, sp, #16
     ffa:	4620      	mov	r0, r4
     ffc:	f002 fa72 	bl	34e4 <boot_read_swap_state>
    assert(rc == 0);

    BOOT_LOG_SWAP_STATE("Secondary image", &swap_state);
    1000:	f89d 2010 	ldrb.w	r2, [sp, #16]
    1004:	2a01      	cmp	r2, #1
    1006:	d026      	beq.n	1056 <CONFIG_FPROTECT_BLOCK_SIZE+0x56>
    1008:	4b15      	ldr	r3, [pc, #84]	; (1060 <CONFIG_FPROTECT_BLOCK_SIZE+0x60>)
    100a:	4916      	ldr	r1, [pc, #88]	; (1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>)
    100c:	2a03      	cmp	r2, #3
    100e:	bf18      	it	ne
    1010:	460b      	movne	r3, r1
    1012:	f89d 2013 	ldrb.w	r2, [sp, #19]
    1016:	9202      	str	r2, [sp, #8]
    1018:	f89d 2012 	ldrb.w	r2, [sp, #18]
    101c:	9201      	str	r2, [sp, #4]
    101e:	f89d 2011 	ldrb.w	r2, [sp, #17]
    1022:	9200      	str	r2, [sp, #0]
    1024:	4810      	ldr	r0, [pc, #64]	; (1068 <CONFIG_FPROTECT_BLOCK_SIZE+0x68>)
    1026:	4a11      	ldr	r2, [pc, #68]	; (106c <CONFIG_FPROTECT_BLOCK_SIZE+0x6c>)
    1028:	2149      	movs	r1, #73	; 0x49
    102a:	f005 fac7 	bl	65bc <z_log_minimal_printk>

    if (swap_state.magic == BOOT_MAGIC_UNSET) {
    102e:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1032:	2b03      	cmp	r3, #3
    1034:	d10d      	bne.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
        rc = swap_erase_trailer_sectors(state, fap_sec);
    1036:	4621      	mov	r1, r4
    1038:	4630      	mov	r0, r6
    103a:	f005 f836 	bl	60aa <swap_erase_trailer_sectors>
        assert(rc == 0);

        rc = boot_write_image_ok(fap_sec);
    103e:	4620      	mov	r0, r4
    1040:	f005 fe06 	bl	6c50 <boot_write_image_ok>
        assert(rc == 0);

        rc = boot_write_swap_size(fap_sec, bs->swap_size);
    1044:	68a9      	ldr	r1, [r5, #8]
    1046:	4620      	mov	r0, r4
    1048:	f004 ff54 	bl	5ef4 <boot_write_swap_size>
        assert(rc == 0);

        rc = boot_write_magic(fap_sec);
    104c:	4620      	mov	r0, r4
    104e:	f002 fa3b 	bl	34c8 <boot_write_magic>
        assert(rc == 0);
    }
}
    1052:	b006      	add	sp, #24
    1054:	bd70      	pop	{r4, r5, r6, pc}
    BOOT_LOG_SWAP_STATE("Secondary image", &swap_state);
    1056:	4b06      	ldr	r3, [pc, #24]	; (1070 <CONFIG_FPROTECT_BLOCK_SIZE+0x70>)
    1058:	e7db      	b.n	1012 <CONFIG_FPROTECT_BLOCK_SIZE+0x12>
    105a:	bf00      	nop
    105c:	04000100 	.word	0x04000100
    1060:	00007783 	.word	0x00007783
    1064:	00007789 	.word	0x00007789
    1068:	0000779b 	.word	0x0000779b
    106c:	000077dc 	.word	0x000077dc
    1070:	0000777e 	.word	0x0000777e

00001074 <swap_run>:

void
swap_run(struct boot_loader_state *state, struct boot_status *bs,
         uint32_t copy_size)
{
    1074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1078:	ed2d 8b02 	vpush	{d8}
    107c:	6a43      	ldr	r3, [r0, #36]	; 0x24
    107e:	460c      	mov	r4, r1
    1080:	685e      	ldr	r6, [r3, #4]
    1082:	b08b      	sub	sp, #44	; 0x2c
    1084:	4605      	mov	r5, r0
    1086:	2101      	movs	r1, #1
    uint8_t image_index;
    const struct flash_area *fap_pri;
    const struct flash_area *fap_sec;
    int rc;

    sz = 0;
    1088:	2300      	movs	r3, #0
    g_last_idx = 0;

    sector_sz = boot_img_sector_size(state, BOOT_PRIMARY_SLOT, 0);
    while (1) {
        sz += sector_sz;
    108a:	4433      	add	r3, r6
        /* Skip to next sector because all sectors will be moved up. */
        g_last_idx++;
        if (sz >= copy_size) {
    108c:	429a      	cmp	r2, r3
    108e:	4608      	mov	r0, r1
    1090:	f101 0101 	add.w	r1, r1, #1
    1094:	d8f9      	bhi.n	108a <swap_run+0x16>
    1096:	4f78      	ldr	r7, [pc, #480]	; (1278 <swap_run+0x204>)
    1098:	6038      	str	r0, [r7, #0]
    }

    /*
     * When starting a new swap upgrade, check that there is enough space.
     */
    if (boot_status_is_reset(bs)) {
    109a:	4620      	mov	r0, r4
    109c:	f004 ffc4 	bl	6028 <boot_status_is_reset>
    10a0:	46bb      	mov	fp, r7
    10a2:	b1c8      	cbz	r0, 10d8 <swap_run+0x64>
        sz = 0;
        trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    10a4:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    10a6:	f004 ff02 	bl	5eae <boot_trailer_sz>
        first_trailer_idx = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
    10aa:	6aab      	ldr	r3, [r5, #40]	; 0x28
        sz = 0;
    10ac:	2200      	movs	r2, #0
        first_trailer_idx = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
    10ae:	3b01      	subs	r3, #1

        while (1) {
            sz += sector_sz;
    10b0:	4432      	add	r2, r6
            if  (sz >= trailer_sz) {
    10b2:	4290      	cmp	r0, r2
    10b4:	d901      	bls.n	10ba <swap_run+0x46>
                break;
            }
            first_trailer_idx--;
    10b6:	3b01      	subs	r3, #1
            sz += sector_sz;
    10b8:	e7fa      	b.n	10b0 <swap_run+0x3c>
        }

        if (g_last_idx >= first_trailer_idx) {
    10ba:	f8db 2000 	ldr.w	r2, [fp]
    10be:	429a      	cmp	r2, r3
    10c0:	d30a      	bcc.n	10d8 <swap_run+0x64>
            BOOT_LOG_WRN("Not enough free space to run swap upgrade");
    10c2:	486e      	ldr	r0, [pc, #440]	; (127c <swap_run+0x208>)
    10c4:	2157      	movs	r1, #87	; 0x57
    10c6:	f005 fa79 	bl	65bc <z_log_minimal_printk>
            bs->swap_type = BOOT_SWAP_TYPE_NONE;
    10ca:	2301      	movs	r3, #1
    10cc:	71e3      	strb	r3, [r4, #7]
        idx++;
    }

    flash_area_close(fap_pri);
    flash_area_close(fap_sec);
}
    10ce:	b00b      	add	sp, #44	; 0x2c
    10d0:	ecbd 8b02 	vpop	{d8}
    10d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index), &fap_pri);
    10d8:	a908      	add	r1, sp, #32
    10da:	2002      	movs	r0, #2
    10dc:	f000 fc8a 	bl	19f4 <flash_area_open>
    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index), &fap_sec);
    10e0:	a909      	add	r1, sp, #36	; 0x24
    10e2:	2005      	movs	r0, #5
    10e4:	f000 fc86 	bl	19f4 <flash_area_open>
    fixup_revert(state, bs, fap_sec);
    10e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    10ea:	4621      	mov	r1, r4
    10ec:	4628      	mov	r0, r5
    10ee:	f7ff ff75 	bl	fdc <fixup_revert>
    if (bs->op == BOOT_STATUS_OP_MOVE) {
    10f2:	7963      	ldrb	r3, [r4, #5]
    10f4:	2b01      	cmp	r3, #1
    10f6:	d108      	bne.n	110a <swap_run+0x96>
        idx = g_last_idx;
    10f8:	f8db 7000 	ldr.w	r7, [fp]
    BOOT_STATUS_ASSERT(rc == 0);
    10fc:	f8df a180 	ldr.w	sl, [pc, #384]	; 1280 <swap_run+0x20c>
        while (idx > 0) {
    1100:	f8db 3000 	ldr.w	r3, [fp]
    1104:	b9a7      	cbnz	r7, 1130 <swap_run+0xbc>
        bs->idx = BOOT_STATUS_IDX_0;
    1106:	2301      	movs	r3, #1
    1108:	6023      	str	r3, [r4, #0]
    bs->op = BOOT_STATUS_OP_SWAP;
    110a:	2302      	movs	r3, #2
        BOOT_STATUS_ASSERT(rc == 0);
    110c:	f8df 8170 	ldr.w	r8, [pc, #368]	; 1280 <swap_run+0x20c>
    bs->op = BOOT_STATUS_OP_SWAP;
    1110:	7163      	strb	r3, [r4, #5]
    idx = 1;
    1112:	2701      	movs	r7, #1
        bs->state = BOOT_STATUS_STATE_1;
    1114:	9305      	str	r3, [sp, #20]
    while (idx <= g_last_idx) {
    1116:	f8db 3000 	ldr.w	r3, [fp]
    111a:	f8dd 9020 	ldr.w	r9, [sp, #32]
    111e:	429f      	cmp	r7, r3
    1120:	d94d      	bls.n	11be <swap_run+0x14a>
    flash_area_close(fap_pri);
    1122:	4648      	mov	r0, r9
    1124:	f005 fa57 	bl	65d6 <flash_area_close>
    flash_area_close(fap_sec);
    1128:	9809      	ldr	r0, [sp, #36]	; 0x24
    112a:	f005 fa54 	bl	65d6 <flash_area_close>
    112e:	e7ce      	b.n	10ce <swap_run+0x5a>
            if (idx <= (g_last_idx - bs->idx + 1)) {
    1130:	6822      	ldr	r2, [r4, #0]
    1132:	3301      	adds	r3, #1
    1134:	1a9b      	subs	r3, r3, r2
    1136:	429f      	cmp	r7, r3
    1138:	d83f      	bhi.n	11ba <swap_run+0x146>

static inline uint32_t
boot_img_sector_off(const struct boot_loader_state *state, size_t slot,
                    size_t sector)
{
    return flash_sector_get_off(&BOOT_IMG(state, slot).sectors[sector]) -
    113a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    113c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 */
uint8_t flash_area_erased_val(const struct flash_area *fap);

static inline uint32_t flash_sector_get_off(const struct flash_sector *fs)
{
	return fs->fs_off;
    1140:	6819      	ldr	r1, [r3, #0]
    1142:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
    1146:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    if (bs->idx == BOOT_STATUS_IDX_0) {
    114a:	2a01      	cmp	r2, #1
    114c:	f853 3c08 	ldr.w	r3, [r3, #-8]
    1150:	eba3 0301 	sub.w	r3, r3, r1
    1154:	ee08 3a10 	vmov	s16, r3
    1158:	eba0 0901 	sub.w	r9, r0, r1
    115c:	d112      	bne.n	1184 <swap_run+0x110>
        if (bs->source != BOOT_STATUS_SOURCE_PRIMARY_SLOT) {
    115e:	68e2      	ldr	r2, [r4, #12]
                boot_move_sector_up(idx, sector_sz, state, bs, fap_pri, fap_sec);
    1160:	9b09      	ldr	r3, [sp, #36]	; 0x24
        if (bs->source != BOOT_STATUS_SOURCE_PRIMARY_SLOT) {
    1162:	2a02      	cmp	r2, #2
    1164:	d00a      	beq.n	117c <swap_run+0x108>
            rc = swap_erase_trailer_sectors(state, fap_pri);
    1166:	4641      	mov	r1, r8
    1168:	4628      	mov	r0, r5
    116a:	9303      	str	r3, [sp, #12]
    116c:	f004 ff9d 	bl	60aa <swap_erase_trailer_sectors>
            rc = swap_status_init(state, fap_pri, bs);
    1170:	4622      	mov	r2, r4
    1172:	4641      	mov	r1, r8
    1174:	4628      	mov	r0, r5
    1176:	f004 ffce 	bl	6116 <swap_status_init>
    117a:	9b03      	ldr	r3, [sp, #12]
        rc = swap_erase_trailer_sectors(state, fap_sec);
    117c:	4619      	mov	r1, r3
    117e:	4628      	mov	r0, r5
    1180:	f004 ff93 	bl	60aa <swap_erase_trailer_sectors>
    rc = boot_erase_region(fap_pri, new_off, sz);
    1184:	4632      	mov	r2, r6
    1186:	4649      	mov	r1, r9
    1188:	4640      	mov	r0, r8
    118a:	f004 ff8c 	bl	60a6 <boot_erase_region>
    rc = boot_copy_region(state, fap_pri, fap_pri, old_off, new_off, sz);
    118e:	ee18 3a10 	vmov	r3, s16
    1192:	4642      	mov	r2, r8
    1194:	4641      	mov	r1, r8
    1196:	e9cd 9600 	strd	r9, r6, [sp]
    119a:	4628      	mov	r0, r5
    119c:	f7ff fc4e 	bl	a3c <boot_copy_region>
    rc = boot_write_status(state, bs);
    11a0:	4621      	mov	r1, r4
    11a2:	4628      	mov	r0, r5
    11a4:	f004 ff4d 	bl	6042 <boot_write_status>
    bs->idx++;
    11a8:	6823      	ldr	r3, [r4, #0]
    11aa:	3301      	adds	r3, #1
    11ac:	6023      	str	r3, [r4, #0]
    BOOT_STATUS_ASSERT(rc == 0);
    11ae:	b120      	cbz	r0, 11ba <swap_run+0x146>
    11b0:	f8da 3000 	ldr.w	r3, [sl]
    11b4:	3301      	adds	r3, #1
    11b6:	f8ca 3000 	str.w	r3, [sl]
            idx--;
    11ba:	3f01      	subs	r7, #1
    11bc:	e7a0      	b.n	1100 <swap_run+0x8c>
        if (idx >= bs->idx) {
    11be:	6823      	ldr	r3, [r4, #0]
    11c0:	429f      	cmp	r7, r3
    11c2:	d356      	bcc.n	1272 <swap_run+0x1fe>
    11c4:	6a69      	ldr	r1, [r5, #36]	; 0x24
    11c6:	6d28      	ldr	r0, [r5, #80]	; 0x50
    11c8:	f851 3037 	ldr.w	r3, [r1, r7, lsl #3]
    11cc:	9304      	str	r3, [sp, #16]
    11ce:	00fa      	lsls	r2, r7, #3
    11d0:	3a08      	subs	r2, #8
    11d2:	680b      	ldr	r3, [r1, #0]
    11d4:	f850 c002 	ldr.w	ip, [r0, r2]
    11d8:	9303      	str	r3, [sp, #12]
    11da:	6803      	ldr	r3, [r0, #0]
    if (bs->state == BOOT_STATUS_STATE_0) {
    11dc:	7920      	ldrb	r0, [r4, #4]
            boot_swap_sectors(idx, sector_sz, state, bs, fap_pri, fap_sec);
    11de:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    if (bs->state == BOOT_STATUS_STATE_0) {
    11e2:	2801      	cmp	r0, #1
    11e4:	ebac 0303 	sub.w	r3, ip, r3
    11e8:	d141      	bne.n	126e <swap_run+0x1fa>
    11ea:	5889      	ldr	r1, [r1, r2]
    11ec:	9307      	str	r3, [sp, #28]
    11ee:	9b03      	ldr	r3, [sp, #12]
        rc = boot_erase_region(fap_pri, pri_off, sz);
    11f0:	4632      	mov	r2, r6
    11f2:	1ac9      	subs	r1, r1, r3
    11f4:	4648      	mov	r0, r9
    11f6:	9106      	str	r1, [sp, #24]
    11f8:	f004 ff55 	bl	60a6 <boot_erase_region>
        rc = boot_copy_region(state, fap_sec, fap_pri, sec_off, pri_off, sz);
    11fc:	9906      	ldr	r1, [sp, #24]
    11fe:	9b07      	ldr	r3, [sp, #28]
    1200:	9100      	str	r1, [sp, #0]
    1202:	464a      	mov	r2, r9
    1204:	4651      	mov	r1, sl
    1206:	9601      	str	r6, [sp, #4]
    1208:	4628      	mov	r0, r5
    120a:	9306      	str	r3, [sp, #24]
    120c:	f7ff fc16 	bl	a3c <boot_copy_region>
        rc = boot_write_status(state, bs);
    1210:	4621      	mov	r1, r4
    1212:	4628      	mov	r0, r5
    1214:	f004 ff15 	bl	6042 <boot_write_status>
        bs->state = BOOT_STATUS_STATE_1;
    1218:	9b05      	ldr	r3, [sp, #20]
    121a:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    121c:	9b06      	ldr	r3, [sp, #24]
    121e:	b120      	cbz	r0, 122a <swap_run+0x1b6>
    1220:	f8d8 2000 	ldr.w	r2, [r8]
    1224:	3201      	adds	r2, #1
    1226:	f8c8 2000 	str.w	r2, [r8]
        rc = boot_erase_region(fap_sec, sec_off, sz);
    122a:	4619      	mov	r1, r3
    122c:	4632      	mov	r2, r6
    122e:	4650      	mov	r0, sl
    1230:	9306      	str	r3, [sp, #24]
    1232:	f004 ff38 	bl	60a6 <boot_erase_region>
        rc = boot_copy_region(state, fap_pri, fap_sec, pri_up_off, sec_off, sz);
    1236:	9b06      	ldr	r3, [sp, #24]
    1238:	9300      	str	r3, [sp, #0]
    123a:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
    123e:	4649      	mov	r1, r9
    1240:	1a9b      	subs	r3, r3, r2
    1242:	9601      	str	r6, [sp, #4]
    1244:	4652      	mov	r2, sl
    1246:	4628      	mov	r0, r5
    1248:	f7ff fbf8 	bl	a3c <boot_copy_region>
        rc = boot_write_status(state, bs);
    124c:	4621      	mov	r1, r4
    124e:	4628      	mov	r0, r5
    1250:	f004 fef7 	bl	6042 <boot_write_status>
        bs->idx++;
    1254:	6823      	ldr	r3, [r4, #0]
    1256:	3301      	adds	r3, #1
    1258:	6023      	str	r3, [r4, #0]
        bs->state = BOOT_STATUS_STATE_0;
    125a:	f04f 0301 	mov.w	r3, #1
    125e:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    1260:	b138      	cbz	r0, 1272 <swap_run+0x1fe>
    1262:	f8d8 3000 	ldr.w	r3, [r8]
    1266:	3301      	adds	r3, #1
    1268:	f8c8 3000 	str.w	r3, [r8]
    126c:	e001      	b.n	1272 <swap_run+0x1fe>
    if (bs->state == BOOT_STATUS_STATE_1) {
    126e:	2802      	cmp	r0, #2
    1270:	d0db      	beq.n	122a <swap_run+0x1b6>
        idx++;
    1272:	3701      	adds	r7, #1
    1274:	e74f      	b.n	1116 <swap_run+0xa2>
    1276:	bf00      	nop
    1278:	20000004 	.word	0x20000004
    127c:	00007822 	.word	0x00007822
    1280:	20000e50 	.word	0x20000e50

00001284 <cc310_init>:
 */

#include "cc310_glue.h"

int cc310_init(void)
{
    1284:	b570      	push	{r4, r5, r6, lr}
    /* Only initialize once */
    static bool initialized;

    if (!initialized) {
    1286:	4d09      	ldr	r5, [pc, #36]	; (12ac <cc310_init+0x28>)
    1288:	782b      	ldrb	r3, [r5, #0]
    128a:	b953      	cbnz	r3, 12a2 <cc310_init+0x1e>
    NRF_CRYPTOCELL->ENABLE=1;
    128c:	4c08      	ldr	r4, [pc, #32]	; (12b0 <cc310_init+0x2c>)
    128e:	2601      	movs	r6, #1
    1290:	f8c4 6500 	str.w	r6, [r4, #1280]	; 0x500
        nrf_cc310_enable();
        if (nrf_cc310_bl_init() != 0) {
    1294:	f003 fd1c 	bl	4cd0 <nrf_cc310_bl_init>
    1298:	b928      	cbnz	r0, 12a6 <cc310_init+0x22>
            return -1;
        }
        initialized = true;
    129a:	702e      	strb	r6, [r5, #0]
    NRF_CRYPTOCELL->ENABLE=0;
    129c:	f8c4 0500 	str.w	r0, [r4, #1280]	; 0x500
        nrf_cc310_disable();
    }

    return 0;
}
    12a0:	bd70      	pop	{r4, r5, r6, pc}
    return 0;
    12a2:	2000      	movs	r0, #0
    12a4:	e7fc      	b.n	12a0 <cc310_init+0x1c>
            return -1;
    12a6:	f04f 30ff 	mov.w	r0, #4294967295
    12aa:	e7f9      	b.n	12a0 <cc310_init+0x1c>
    12ac:	200010bc 	.word	0x200010bc
    12b0:	5002a000 	.word	0x5002a000

000012b4 <cc310_ecdsa_verify_secp256r1>:

int cc310_ecdsa_verify_secp256r1(uint8_t *hash,
                                 uint8_t *public_key,
                                 uint8_t *signature,
                                 size_t hash_len)
{
    12b4:	b570      	push	{r4, r5, r6, lr}
    NRF_CRYPTOCELL->ENABLE=1;
    12b6:	4e0b      	ldr	r6, [pc, #44]	; (12e4 <cc310_ecdsa_verify_secp256r1+0x30>)
    12b8:	b0ae      	sub	sp, #184	; 0xb8
    12ba:	461d      	mov	r5, r3
    12bc:	e9cd 2102 	strd	r2, r1, [sp, #8]
    12c0:	4604      	mov	r4, r0
        int rc;
        nrf_cc310_bl_ecdsa_verify_context_secp256r1_t ctx;
        cc310_init();
    12c2:	f7ff ffdf 	bl	1284 <cc310_init>
    12c6:	2301      	movs	r3, #1
    12c8:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
        nrf_cc310_enable();
        rc = nrf_cc310_bl_ecdsa_verify_secp256r1(&ctx,
    12cc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    12d0:	4623      	mov	r3, r4
    12d2:	9500      	str	r5, [sp, #0]
    12d4:	a805      	add	r0, sp, #20
    12d6:	f005 fd75 	bl	6dc4 <nrf_cc310_bl_ecdsa_verify_secp256r1>
    NRF_CRYPTOCELL->ENABLE=0;
    12da:	2300      	movs	r3, #0
    12dc:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
                                                 (nrf_cc310_bl_ecc_signature_secp256r1_t  *) signature,
                                                 hash,
                                                 hash_len);
        nrf_cc310_disable();
        return rc;
}
    12e0:	b02e      	add	sp, #184	; 0xb8
    12e2:	bd70      	pop	{r4, r5, r6, pc}
    12e4:	5002a000 	.word	0x5002a000

000012e8 <nrf_cleanup_peripheral>:
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    12e8:	4b17      	ldr	r3, [pc, #92]	; (1348 <nrf_cleanup_peripheral+0x60>)
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    12ea:	4918      	ldr	r1, [pc, #96]	; (134c <nrf_cleanup_peripheral+0x64>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    12ec:	2201      	movs	r2, #1
    12ee:	601a      	str	r2, [r3, #0]
    p_reg->EVTENCLR = mask;
    12f0:	f04f 33ff 	mov.w	r3, #4294967295
    12f4:	f8c1 3348 	str.w	r3, [r1, #840]	; 0x348
    p_reg->INTENCLR = mask;
    12f8:	f8c1 3308 	str.w	r3, [r1, #776]	; 0x308
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    12fc:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    1300:	3104      	adds	r1, #4
    1302:	600a      	str	r2, [r1, #0]
    p_reg->EVTENCLR = mask;
    1304:	f8c1 3344 	str.w	r3, [r1, #836]	; 0x344
    p_reg->INTENCLR = mask;
    1308:	f8c1 3304 	str.w	r3, [r1, #772]	; 0x304
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    130c:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
    1310:	600a      	str	r2, [r1, #0]
    p_reg->EVTENCLR = mask;
    1312:	4a0f      	ldr	r2, [pc, #60]	; (1350 <nrf_cleanup_peripheral+0x68>)
    1314:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    p_reg->INTENCLR = mask;
    1318:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
}

NRF_STATIC_INLINE void nrf_uarte_disable(NRF_UARTE_Type * p_reg)
{
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    131c:	f5a2 3208 	sub.w	r2, r2, #139264	; 0x22000
    1320:	2100      	movs	r1, #0
    1322:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    1326:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    132a:	f502 3218 	add.w	r2, r2, #155648	; 0x26000
    132e:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    1332:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    }
}

NRF_STATIC_INLINE void nrf_ppi_channels_disable_all(NRF_PPI_Type * p_reg)
{
    p_reg->CHENCLR = ((uint32_t)0xFFFFFFFFuL);
    1336:	f5a2 4210 	sub.w	r2, r2, #36864	; 0x9000
    133a:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_clock_int_disable(NRF_CLOCK_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    133e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1342:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
#endif
#if defined(NRF_DPPIC)
    nrf_dppi_channels_disable_all(NRF_DPPIC);
#endif
    nrf_cleanup_clock();
}
    1346:	4770      	bx	lr
    1348:	4000b004 	.word	0x4000b004
    134c:	4000b000 	.word	0x4000b000
    1350:	40024000 	.word	0x40024000

00001354 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    1354:	680b      	ldr	r3, [r1, #0]
    1356:	3301      	adds	r3, #1
    1358:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    135a:	4b01      	ldr	r3, [pc, #4]	; (1360 <char_out+0xc>)
    135c:	681b      	ldr	r3, [r3, #0]
    135e:	4718      	bx	r3
    1360:	20000008 	.word	0x20000008

00001364 <__printk_hook_install>:
	_char_out = fn;
    1364:	4b01      	ldr	r3, [pc, #4]	; (136c <__printk_hook_install+0x8>)
    1366:	6018      	str	r0, [r3, #0]
}
    1368:	4770      	bx	lr
    136a:	bf00      	nop
    136c:	20000008 	.word	0x20000008

00001370 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    1370:	b507      	push	{r0, r1, r2, lr}
    1372:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    1374:	2100      	movs	r1, #0
{
    1376:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    1378:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    137a:	4803      	ldr	r0, [pc, #12]	; (1388 <vprintk+0x18>)
    137c:	a901      	add	r1, sp, #4
    137e:	f000 f8ed 	bl	155c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    1382:	b003      	add	sp, #12
    1384:	f85d fb04 	ldr.w	pc, [sp], #4
    1388:	00001355 	.word	0x00001355

0000138c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    138c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1390:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1394:	f019 0808 	ands.w	r8, r9, #8
{
    1398:	4604      	mov	r4, r0
    139a:	4693      	mov	fp, r2
	if (processing) {
    139c:	d00e      	beq.n	13bc <process_event+0x30>
		if (evt == EVT_COMPLETE) {
    139e:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    13a0:	bf0c      	ite	eq
    13a2:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    13a6:	f049 0920 	orrne.w	r9, r9, #32
    13aa:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    13ae:	f38b 8811 	msr	BASEPRI, fp
    13b2:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    13b6:	b003      	add	sp, #12
    13b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				transit(mgr, transition_complete);
    13bc:	f8df a198 	ldr.w	sl, [pc, #408]	; 1558 <process_event+0x1cc>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    13c0:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    13c4:	2902      	cmp	r1, #2
    13c6:	d107      	bne.n	13d8 <process_event+0x4c>
			evt = process_recheck(mgr);
    13c8:	4620      	mov	r0, r4
    13ca:	f005 f84a 	bl	6462 <process_recheck>
		if (evt == EVT_NOP) {
    13ce:	2800      	cmp	r0, #0
    13d0:	d0ed      	beq.n	13ae <process_event+0x22>
		if (evt == EVT_COMPLETE) {
    13d2:	2801      	cmp	r0, #1
    13d4:	8b23      	ldrh	r3, [r4, #24]
    13d6:	d14d      	bne.n	1474 <process_event+0xe8>
			res = mgr->last_res;
    13d8:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    13da:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    13dc:	2f00      	cmp	r7, #0
    13de:	da15      	bge.n	140c <process_event+0x80>
		*clients = mgr->clients;
    13e0:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    13e2:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
    13e6:	e9c4 8800 	strd	r8, r8, [r4]
    13ea:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    13ee:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
    13f0:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    13f2:	8b21      	ldrh	r1, [r4, #24]
    13f4:	f001 0207 	and.w	r2, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    13f8:	454a      	cmp	r2, r9
    13fa:	d002      	beq.n	1402 <process_event+0x76>
		if (do_monitors
    13fc:	68a3      	ldr	r3, [r4, #8]
    13fe:	2b00      	cmp	r3, #0
    1400:	d159      	bne.n	14b6 <process_event+0x12a>
		    || !sys_slist_is_empty(&clients)
    1402:	b90d      	cbnz	r5, 1408 <process_event+0x7c>
		    || (transit != NULL)) {
    1404:	2e00      	cmp	r6, #0
    1406:	d071      	beq.n	14ec <process_event+0x160>
    1408:	2300      	movs	r3, #0
    140a:	e055      	b.n	14b8 <process_event+0x12c>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    140c:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1410:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1412:	2a01      	cmp	r2, #1
    1414:	d81f      	bhi.n	1456 <process_event+0xca>
		*clients = mgr->clients;
    1416:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    141a:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    141c:	6825      	ldr	r5, [r4, #0]
	list->head = NULL;
    141e:	b289      	uxth	r1, r1
	list->tail = NULL;
    1420:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    1424:	d10c      	bne.n	1440 <process_event+0xb4>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1426:	2d00      	cmp	r5, #0
    1428:	462b      	mov	r3, r5
    142a:	bf38      	it	cc
    142c:	2300      	movcc	r3, #0
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    142e:	b12b      	cbz	r3, 143c <process_event+0xb0>
				mgr->refs += 1U;
    1430:	8b62      	ldrh	r2, [r4, #26]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1432:	681b      	ldr	r3, [r3, #0]
    1434:	3201      	adds	r2, #1
    1436:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1438:	2b00      	cmp	r3, #0
    143a:	d1f8      	bne.n	142e <process_event+0xa2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    143c:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1440:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1442:	4620      	mov	r0, r4
    1444:	f005 f80d 	bl	6462 <process_recheck>
    1448:	2800      	cmp	r0, #0
    144a:	d0d1      	beq.n	13f0 <process_event+0x64>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    144c:	8b23      	ldrh	r3, [r4, #24]
    144e:	f043 0320 	orr.w	r3, r3, #32
    1452:	8323      	strh	r3, [r4, #24]
    1454:	e7cc      	b.n	13f0 <process_event+0x64>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1456:	2b04      	cmp	r3, #4
    1458:	d10a      	bne.n	1470 <process_event+0xe4>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    145a:	f021 0107 	bic.w	r1, r1, #7
    145e:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1460:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1462:	4620      	mov	r0, r4
    1464:	f004 fffd 	bl	6462 <process_recheck>
    1468:	b110      	cbz	r0, 1470 <process_event+0xe4>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    146a:	f041 0120 	orr.w	r1, r1, #32
    146e:	8321      	strh	r1, [r4, #24]
    1470:	2500      	movs	r5, #0
    1472:	e7bd      	b.n	13f0 <process_event+0x64>
		} else if (evt == EVT_START) {
    1474:	2803      	cmp	r0, #3
    1476:	d109      	bne.n	148c <process_event+0x100>
			transit = mgr->transitions->start;
    1478:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    147a:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
    147e:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1480:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    1484:	8323      	strh	r3, [r4, #24]
}
    1486:	2500      	movs	r5, #0
		res = 0;
    1488:	462f      	mov	r7, r5
    148a:	e7b2      	b.n	13f2 <process_event+0x66>
		} else if (evt == EVT_STOP) {
    148c:	2804      	cmp	r0, #4
    148e:	d106      	bne.n	149e <process_event+0x112>
			transit = mgr->transitions->stop;
    1490:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1492:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
    1496:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1498:	f043 0304 	orr.w	r3, r3, #4
    149c:	e7f2      	b.n	1484 <process_event+0xf8>
		} else if (evt == EVT_RESET) {
    149e:	2805      	cmp	r0, #5
    14a0:	d106      	bne.n	14b0 <process_event+0x124>
			transit = mgr->transitions->reset;
    14a2:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    14a4:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
    14a8:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    14aa:	f043 0305 	orr.w	r3, r3, #5
    14ae:	e7e9      	b.n	1484 <process_event+0xf8>
    14b0:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    14b2:	462e      	mov	r6, r5
    14b4:	e7e8      	b.n	1488 <process_event+0xfc>
				   && !sys_slist_is_empty(&mgr->monitors);
    14b6:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    14b8:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    14bc:	8321      	strh	r1, [r4, #24]
    14be:	f38b 8811 	msr	BASEPRI, fp
    14c2:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    14c6:	bb03      	cbnz	r3, 150a <process_event+0x17e>
	while (!sys_slist_is_empty(list)) {
    14c8:	2d00      	cmp	r5, #0
    14ca:	d134      	bne.n	1536 <process_event+0x1aa>
			if (transit != NULL) {
    14cc:	b116      	cbz	r6, 14d4 <process_event+0x148>
				transit(mgr, transition_complete);
    14ce:	4651      	mov	r1, sl
    14d0:	4620      	mov	r0, r4
    14d2:	47b0      	blx	r6
	__asm__ volatile(
    14d4:	f04f 0320 	mov.w	r3, #32
    14d8:	f3ef 8b11 	mrs	fp, BASEPRI
    14dc:	f383 8812 	msr	BASEPRI_MAX, r3
    14e0:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    14e4:	8b23      	ldrh	r3, [r4, #24]
    14e6:	f023 0308 	bic.w	r3, r3, #8
    14ea:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    14ec:	8b23      	ldrh	r3, [r4, #24]
    14ee:	06da      	lsls	r2, r3, #27
    14f0:	d52a      	bpl.n	1548 <process_event+0x1bc>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    14f2:	f023 0310 	bic.w	r3, r3, #16
    14f6:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
    14f8:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    14fa:	f8b4 9018 	ldrh.w	r9, [r4, #24]
    14fe:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    1502:	2900      	cmp	r1, #0
    1504:	f47f af5e 	bne.w	13c4 <process_event+0x38>
out:
    1508:	e751      	b.n	13ae <process_event+0x22>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    150a:	68a1      	ldr	r1, [r4, #8]
    150c:	2900      	cmp	r1, #0
    150e:	d0db      	beq.n	14c8 <process_event+0x13c>
	return node->next;
    1510:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    1512:	f8d1 b004 	ldr.w	fp, [r1, #4]
    1516:	9201      	str	r2, [sp, #4]
    1518:	2b00      	cmp	r3, #0
    151a:	bf38      	it	cc
    151c:	2300      	movcc	r3, #0
    151e:	4699      	mov	r9, r3
    1520:	4620      	mov	r0, r4
    1522:	463b      	mov	r3, r7
    1524:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1526:	9a01      	ldr	r2, [sp, #4]
    1528:	f1b9 0f00 	cmp.w	r9, #0
    152c:	d0cc      	beq.n	14c8 <process_event+0x13c>
    152e:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1532:	4649      	mov	r1, r9
    1534:	e7ed      	b.n	1512 <process_event+0x186>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    1536:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    1538:	463b      	mov	r3, r7
    153a:	4620      	mov	r0, r4
    153c:	9201      	str	r2, [sp, #4]
    153e:	682d      	ldr	r5, [r5, #0]
    1540:	f004 ffab 	bl	649a <notify_one>
	while (!sys_slist_is_empty(list)) {
    1544:	9a01      	ldr	r2, [sp, #4]
    1546:	e7bf      	b.n	14c8 <process_event+0x13c>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    1548:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    154c:	bf1e      	ittt	ne
    154e:	f023 0320 	bicne.w	r3, r3, #32
    1552:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
    1554:	2102      	movne	r1, #2
    1556:	e7d0      	b.n	14fa <process_event+0x16e>
    1558:	000064c7 	.word	0x000064c7

0000155c <cbvprintf>:
 * @param ap Variable parameters
 *
 * @return printed byte count if CONFIG_CBPRINTF_LIBC_SUBSTS is set
 */
int cbvprintf(cbprintf_cb out, void *ctx, const char *fmt, va_list ap)
{
    155c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1560:	b08f      	sub	sp, #60	; 0x3c
    1562:	461f      	mov	r7, r3
	char *prefix, *data;
	int min_width, precision, data_len;
	char padding_mode, length_mod, special;

	/* we pre-increment in the loop  afterwards */
	fmt--;
    1564:	1e53      	subs	r3, r2, #1
{
    1566:	9000      	str	r0, [sp, #0]
    1568:	468b      	mov	fp, r1
	fmt--;
    156a:	9301      	str	r3, [sp, #4]
	size_t count = 0;
    156c:	f04f 0a00 	mov.w	sl, #0

start:
	while (*++fmt != '%') {
    1570:	9b01      	ldr	r3, [sp, #4]
    1572:	7858      	ldrb	r0, [r3, #1]
    1574:	2825      	cmp	r0, #37	; 0x25
    1576:	f103 0401 	add.w	r4, r3, #1
    157a:	d122      	bne.n	15c2 <cbvprintf+0x66>
	min_width = -1;
	precision = -1;
	prefix = "";
	padding_mode = 0;
	length_mod = 0;
	special = 0;
    157c:	f04f 0c00 	mov.w	ip, #0

	for (fmt++ ; ; fmt++) {
    1580:	4618      	mov	r0, r3
	precision = -1;
    1582:	f04f 36ff 	mov.w	r6, #4294967295
	for (fmt++ ; ; fmt++) {
    1586:	3002      	adds	r0, #2
	length_mod = 0;
    1588:	4661      	mov	r1, ip
	padding_mode = 0;
    158a:	f8cd c008 	str.w	ip, [sp, #8]
	min_width = -1;
    158e:	4634      	mov	r4, r6
				precision = 10 * precision + *fmt - '0';
			} else {
				if (min_width < 0) {
					min_width = 0;
				}
				min_width = 10 * min_width + *fmt - '0';
    1590:	f04f 0e0a 	mov.w	lr, #10
		switch (*fmt) {
    1594:	7802      	ldrb	r2, [r0, #0]
    1596:	9001      	str	r0, [sp, #4]
    1598:	2a39      	cmp	r2, #57	; 0x39
    159a:	f100 0001 	add.w	r0, r0, #1
    159e:	d857      	bhi.n	1650 <cbvprintf+0xf4>
    15a0:	2a1f      	cmp	r2, #31
    15a2:	d818      	bhi.n	15d6 <cbvprintf+0x7a>
    15a4:	2a00      	cmp	r2, #0
    15a6:	f000 81fe 	beq.w	19a6 <cbvprintf+0x44a>
			precision = 0;
			break;
		}

		default:
			OUTC('%');
    15aa:	9b00      	ldr	r3, [sp, #0]
    15ac:	4659      	mov	r1, fp
    15ae:	2025      	movs	r0, #37	; 0x25
    15b0:	4798      	blx	r3
			OUTC(*fmt);
    15b2:	9b01      	ldr	r3, [sp, #4]
    15b4:	4659      	mov	r1, fp
    15b6:	7818      	ldrb	r0, [r3, #0]
    15b8:	9b00      	ldr	r3, [sp, #0]
    15ba:	4798      	blx	r3
    15bc:	f10a 0a02 	add.w	sl, sl, #2
			goto start;
    15c0:	e7d6      	b.n	1570 <cbvprintf+0x14>
		if (*fmt == '\0') {
    15c2:	2800      	cmp	r0, #0
    15c4:	f000 81ef 	beq.w	19a6 <cbvprintf+0x44a>
		OUTC(*fmt);
    15c8:	9b00      	ldr	r3, [sp, #0]
    15ca:	4659      	mov	r1, fp
    15cc:	4798      	blx	r3
    15ce:	f10a 0a01 	add.w	sl, sl, #1
	while (*++fmt != '%') {
    15d2:	9401      	str	r4, [sp, #4]
    15d4:	e7cc      	b.n	1570 <cbvprintf+0x14>
    15d6:	f1a2 0320 	sub.w	r3, r2, #32
    15da:	2b19      	cmp	r3, #25
    15dc:	d8e5      	bhi.n	15aa <cbvprintf+0x4e>
    15de:	a501      	add	r5, pc, #4	; (adr r5, 15e4 <cbvprintf+0x88>)
    15e0:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
    15e4:	0000164d 	.word	0x0000164d
    15e8:	000015ab 	.word	0x000015ab
    15ec:	000015ab 	.word	0x000015ab
    15f0:	0000164d 	.word	0x0000164d
    15f4:	000015ab 	.word	0x000015ab
    15f8:	000016cd 	.word	0x000016cd
    15fc:	000015ab 	.word	0x000015ab
    1600:	000015ab 	.word	0x000015ab
    1604:	000015ab 	.word	0x000015ab
    1608:	000015ab 	.word	0x000015ab
    160c:	0000170f 	.word	0x0000170f
    1610:	0000164d 	.word	0x0000164d
    1614:	000015ab 	.word	0x000015ab
    1618:	00001723 	.word	0x00001723
    161c:	000016db 	.word	0x000016db
    1620:	000015ab 	.word	0x000015ab
    1624:	000016e7 	.word	0x000016e7
    1628:	00001703 	.word	0x00001703
    162c:	00001703 	.word	0x00001703
    1630:	00001703 	.word	0x00001703
    1634:	00001703 	.word	0x00001703
    1638:	00001703 	.word	0x00001703
    163c:	00001703 	.word	0x00001703
    1640:	00001703 	.word	0x00001703
    1644:	00001703 	.word	0x00001703
    1648:	00001703 	.word	0x00001703
		switch (*fmt) {
    164c:	4694      	mov	ip, r2
    164e:	e7a1      	b.n	1594 <cbvprintf+0x38>
    1650:	2a58      	cmp	r2, #88	; 0x58
    1652:	f000 8140 	beq.w	18d6 <cbvprintf+0x37a>
    1656:	f1a2 0363 	sub.w	r3, r2, #99	; 0x63
    165a:	b2dd      	uxtb	r5, r3
    165c:	2d17      	cmp	r5, #23
    165e:	d8a4      	bhi.n	15aa <cbvprintf+0x4e>
    1660:	2b17      	cmp	r3, #23
    1662:	d8a2      	bhi.n	15aa <cbvprintf+0x4e>
    1664:	a501      	add	r5, pc, #4	; (adr r5, 166c <cbvprintf+0x110>)
    1666:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
    166a:	bf00      	nop
    166c:	00001931 	.word	0x00001931
    1670:	00001749 	.word	0x00001749
    1674:	000015ab 	.word	0x000015ab
    1678:	000015ab 	.word	0x000015ab
    167c:	000015ab 	.word	0x000015ab
    1680:	00001729 	.word	0x00001729
    1684:	00001749 	.word	0x00001749
    1688:	000015ab 	.word	0x000015ab
    168c:	000015ab 	.word	0x000015ab
    1690:	00001729 	.word	0x00001729
    1694:	000015ab 	.word	0x000015ab
    1698:	000015ab 	.word	0x000015ab
    169c:	000015ab 	.word	0x000015ab
    16a0:	00001881 	.word	0x00001881
    16a4:	000015ab 	.word	0x000015ab
    16a8:	000015ab 	.word	0x000015ab
    16ac:	00001913 	.word	0x00001913
    16b0:	000015ab 	.word	0x000015ab
    16b4:	00001749 	.word	0x00001749
    16b8:	000015ab 	.word	0x000015ab
    16bc:	000015ab 	.word	0x000015ab
    16c0:	00001881 	.word	0x00001881
    16c4:	000015ab 	.word	0x000015ab
    16c8:	00001729 	.word	0x00001729
			OUTC('%');
    16cc:	9b00      	ldr	r3, [sp, #0]
    16ce:	4659      	mov	r1, fp
    16d0:	2025      	movs	r0, #37	; 0x25
    16d2:	4798      	blx	r3
    16d4:	f10a 0a01 	add.w	sl, sl, #1
			goto start;
    16d8:	e74a      	b.n	1570 <cbvprintf+0x14>
			padding_mode &= (char)~PAD_ZERO;
    16da:	9b02      	ldr	r3, [sp, #8]
    16dc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    16e0:	9302      	str	r3, [sp, #8]
			precision = 0;
    16e2:	2600      	movs	r6, #0
			continue;
    16e4:	e756      	b.n	1594 <cbvprintf+0x38>
			if (min_width < 0 && precision < 0 && !padding_mode) {
    16e6:	2c00      	cmp	r4, #0
    16e8:	da0b      	bge.n	1702 <cbvprintf+0x1a6>
    16ea:	2e00      	cmp	r6, #0
    16ec:	da0b      	bge.n	1706 <cbvprintf+0x1aa>
    16ee:	9b02      	ldr	r3, [sp, #8]
    16f0:	2b00      	cmp	r3, #0
    16f2:	f000 8154 	beq.w	199e <cbvprintf+0x442>
				min_width = 10 * min_width + *fmt - '0';
    16f6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
    16fa:	fb0e 2404 	mla	r4, lr, r4, r2
    16fe:	3c30      	subs	r4, #48	; 0x30
    1700:	e748      	b.n	1594 <cbvprintf+0x38>
			if (precision >= 0) {
    1702:	2e00      	cmp	r6, #0
    1704:	dbf7      	blt.n	16f6 <cbvprintf+0x19a>
				precision = 10 * precision + *fmt - '0';
    1706:	fb0e 2606 	mla	r6, lr, r6, r2
    170a:	3e30      	subs	r6, #48	; 0x30
    170c:	e742      	b.n	1594 <cbvprintf+0x38>
			if (precision >= 0) {
    170e:	2e00      	cmp	r6, #0
    1710:	f857 3b04 	ldr.w	r3, [r7], #4
    1714:	db01      	blt.n	171a <cbvprintf+0x1be>
				precision = va_arg(ap, int);
    1716:	461e      	mov	r6, r3
    1718:	e73c      	b.n	1594 <cbvprintf+0x38>
				if (min_width < 0) {
    171a:	1e1c      	subs	r4, r3, #0
    171c:	f6bf af3a 	bge.w	1594 <cbvprintf+0x38>
					min_width = -min_width;
    1720:	4264      	negs	r4, r4
		switch (*fmt) {
    1722:	2302      	movs	r3, #2
				padding_mode = PAD_ZERO;
    1724:	9302      	str	r3, [sp, #8]
    1726:	e735      	b.n	1594 <cbvprintf+0x38>
			if (*fmt == 'h' && length_mod == 'h') {
    1728:	2a68      	cmp	r2, #104	; 0x68
    172a:	d103      	bne.n	1734 <cbvprintf+0x1d8>
    172c:	2968      	cmp	r1, #104	; 0x68
    172e:	d106      	bne.n	173e <cbvprintf+0x1e2>
				length_mod = 'H';
    1730:	2148      	movs	r1, #72	; 0x48
    1732:	e72f      	b.n	1594 <cbvprintf+0x38>
			} else if (*fmt == 'l' && length_mod == 'l') {
    1734:	2a6c      	cmp	r2, #108	; 0x6c
    1736:	d102      	bne.n	173e <cbvprintf+0x1e2>
    1738:	296c      	cmp	r1, #108	; 0x6c
    173a:	f000 8132 	beq.w	19a2 <cbvprintf+0x446>
			} else if (length_mod == '\0') {
    173e:	2900      	cmp	r1, #0
    1740:	f47f af33 	bne.w	15aa <cbvprintf+0x4e>
    1744:	4611      	mov	r1, r2
		switch (*fmt) {
    1746:	e725      	b.n	1594 <cbvprintf+0x38>
			if (length_mod == 'z') {
    1748:	297a      	cmp	r1, #122	; 0x7a
    174a:	d10f      	bne.n	176c <cbvprintf+0x210>
				d = va_arg(ap, unsigned int);
    174c:	683b      	ldr	r3, [r7, #0]
			} else if (*fmt == 'u') {
    174e:	2a75      	cmp	r2, #117	; 0x75
    1750:	f107 0504 	add.w	r5, r7, #4
				d = va_arg(ap, unsigned int);
    1754:	4698      	mov	r8, r3
			} else if (*fmt == 'u') {
    1756:	f040 8088 	bne.w	186a <cbvprintf+0x30e>
				d = va_arg(ap, unsigned int);
    175a:	f04f 0900 	mov.w	r9, #0
			} else if (special == ' ') {
    175e:	f1bc 0f20 	cmp.w	ip, #32
    1762:	f040 8085 	bne.w	1870 <cbvprintf+0x314>
				prefix = " ";
    1766:	4f92      	ldr	r7, [pc, #584]	; (19b0 <cbvprintf+0x454>)
				min_width--;
    1768:	3c01      	subs	r4, #1
    176a:	e015      	b.n	1798 <cbvprintf+0x23c>
			} else if (length_mod == 'l') {
    176c:	296c      	cmp	r1, #108	; 0x6c
    176e:	d0ed      	beq.n	174c <cbvprintf+0x1f0>
			} else if (length_mod == 'L') {
    1770:	294c      	cmp	r1, #76	; 0x4c
    1772:	d1eb      	bne.n	174c <cbvprintf+0x1f0>
				if (*fmt == 'u') {
    1774:	1dfd      	adds	r5, r7, #7
    1776:	f025 0507 	bic.w	r5, r5, #7
    177a:	2a75      	cmp	r2, #117	; 0x75
    177c:	e8f5 8902 	ldrd	r8, r9, [r5], #8
    1780:	d0ed      	beq.n	175e <cbvprintf+0x202>
			if (*fmt != 'u' && (int_value_type)d < 0) {
    1782:	f1b8 0f00 	cmp.w	r8, #0
    1786:	f179 0300 	sbcs.w	r3, r9, #0
    178a:	dae8      	bge.n	175e <cbvprintf+0x202>
				d = -d;
    178c:	f1d8 0800 	rsbs	r8, r8, #0
				prefix = "-";
    1790:	4f88      	ldr	r7, [pc, #544]	; (19b4 <cbvprintf+0x458>)
				d = -d;
    1792:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
				min_width--;
    1796:	3c01      	subs	r4, #1
	int i = 0;
    1798:	ab0d      	add	r3, sp, #52	; 0x34
    179a:	9305      	str	r3, [sp, #20]
    179c:	2300      	movs	r3, #0
    179e:	9303      	str	r3, [sp, #12]
		buftop[--i] = c + '0';
    17a0:	9b03      	ldr	r3, [sp, #12]
    17a2:	9304      	str	r3, [sp, #16]
    17a4:	3b01      	subs	r3, #1
    17a6:	9303      	str	r3, [sp, #12]
		unsigned int c = num % base;
    17a8:	4640      	mov	r0, r8
    17aa:	4649      	mov	r1, r9
    17ac:	220a      	movs	r2, #10
    17ae:	2300      	movs	r3, #0
    17b0:	f7fe fca6 	bl	100 <__aeabi_uldivmod>
		buftop[--i] = c + '0';
    17b4:	9b05      	ldr	r3, [sp, #20]
    17b6:	3230      	adds	r2, #48	; 0x30
    17b8:	f803 2901 	strb.w	r2, [r3], #-1
		num /= base;
    17bc:	4640      	mov	r0, r8
		buftop[--i] = c + '0';
    17be:	9305      	str	r3, [sp, #20]
		num /= base;
    17c0:	220a      	movs	r2, #10
    17c2:	2300      	movs	r3, #0
    17c4:	4649      	mov	r1, r9
    17c6:	e9cd 8906 	strd	r8, r9, [sp, #24]
    17ca:	f7fe fc99 	bl	100 <__aeabi_uldivmod>
	} while (num);
    17ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    17d2:	2b00      	cmp	r3, #0
    17d4:	bf08      	it	eq
    17d6:	2a0a      	cmpeq	r2, #10
		num /= base;
    17d8:	4680      	mov	r8, r0
    17da:	4689      	mov	r9, r1
	} while (num);
    17dc:	d2e0      	bcs.n	17a0 <cbvprintf+0x244>
	return -i;
    17de:	9b04      	ldr	r3, [sp, #16]
			data = buf + sizeof(buf) - data_len;
    17e0:	aa0e      	add	r2, sp, #56	; 0x38
	return -i;
    17e2:	f1c3 0901 	rsb	r9, r3, #1
			data = buf + sizeof(buf) - data_len;
    17e6:	eb02 0803 	add.w	r8, r2, r3
		}

		if (precision < 0 && (padding_mode & PAD_ZERO)) {
    17ea:	2e00      	cmp	r6, #0
			data = buf + sizeof(buf) - data_len;
    17ec:	f1a8 0804 	sub.w	r8, r8, #4
		if (precision < 0 && (padding_mode & PAD_ZERO)) {
    17f0:	da04      	bge.n	17fc <cbvprintf+0x2a0>
    17f2:	9b02      	ldr	r3, [sp, #8]
    17f4:	f013 0f01 	tst.w	r3, #1
    17f8:	bf18      	it	ne
    17fa:	4626      	movne	r6, r4
			precision = min_width;
		}
		min_width -= data_len;
		precision -= data_len;
    17fc:	eba6 0309 	sub.w	r3, r6, r9
		if (precision > 0) {
    1800:	2b00      	cmp	r3, #0
		precision -= data_len;
    1802:	9303      	str	r3, [sp, #12]
			min_width -= precision;
		}

		if (!(padding_mode & PAD_TAIL)) {
    1804:	9b02      	ldr	r3, [sp, #8]
		min_width -= data_len;
    1806:	bfd4      	ite	le
    1808:	eba4 0409 	suble.w	r4, r4, r9
			min_width -= precision;
    180c:	1ba4      	subgt	r4, r4, r6
		if (!(padding_mode & PAD_TAIL)) {
    180e:	079a      	lsls	r2, r3, #30
    1810:	f140 80af 	bpl.w	1972 <cbvprintf+0x416>
    1814:	ebaa 0607 	sub.w	r6, sl, r7
    1818:	eb06 0a07 	add.w	sl, r6, r7
			while (--min_width >= 0) {
				OUTC(' ');
			}
		}
		while (*prefix) {
    181c:	f817 0b01 	ldrb.w	r0, [r7], #1
    1820:	2800      	cmp	r0, #0
    1822:	f040 80a8 	bne.w	1976 <cbvprintf+0x41a>
		precision -= data_len;
    1826:	9e03      	ldr	r6, [sp, #12]
			OUTC(*prefix++);
		}
		while (--precision >= 0) {
    1828:	3e01      	subs	r6, #1
    182a:	f140 80a8 	bpl.w	197e <cbvprintf+0x422>
    182e:	9b03      	ldr	r3, [sp, #12]
    1830:	1e5a      	subs	r2, r3, #1
    1832:	3201      	adds	r2, #1
    1834:	bfac      	ite	ge
    1836:	461f      	movge	r7, r3
    1838:	2700      	movlt	r7, #0
    183a:	464e      	mov	r6, r9
			OUTC('0');
		}
		while (--data_len >= 0) {
    183c:	3e01      	subs	r6, #1
    183e:	f140 80a3 	bpl.w	1988 <cbvprintf+0x42c>
    1842:	f109 32ff 	add.w	r2, r9, #4294967295
    1846:	3201      	adds	r2, #1
    1848:	bfac      	ite	ge
    184a:	464b      	movge	r3, r9
    184c:	2300      	movlt	r3, #0
    184e:	eb03 0907 	add.w	r9, r3, r7
    1852:	4626      	mov	r6, r4
			OUTC(*data++);
		}
		while (--min_width >= 0) {
    1854:	3e01      	subs	r6, #1
    1856:	f140 809d 	bpl.w	1994 <cbvprintf+0x438>
    185a:	1e63      	subs	r3, r4, #1
    185c:	3301      	adds	r3, #1
    185e:	bfb8      	it	lt
    1860:	2400      	movlt	r4, #0
    1862:	44a1      	add	r9, r4
    1864:	44ca      	add	sl, r9
    1866:	462f      	mov	r7, r5
    1868:	e682      	b.n	1570 <cbvprintf+0x14>
				d = va_arg(ap, int);
    186a:	ea4f 79e3 	mov.w	r9, r3, asr #31
    186e:	e788      	b.n	1782 <cbvprintf+0x226>
			} else if (special == '+') {
    1870:	f1bc 0f2b 	cmp.w	ip, #43	; 0x2b
				prefix = "+";
    1874:	bf0a      	itet	eq
    1876:	4f50      	ldreq	r7, [pc, #320]	; (19b8 <cbvprintf+0x45c>)
	prefix = "";
    1878:	4f50      	ldrne	r7, [pc, #320]	; (19bc <cbvprintf+0x460>)
				min_width--;
    187a:	f104 34ff 	addeq.w	r4, r4, #4294967295
    187e:	e78b      	b.n	1798 <cbvprintf+0x23c>
			if (*fmt == 'p') {
    1880:	2a70      	cmp	r2, #112	; 0x70
    1882:	d128      	bne.n	18d6 <cbvprintf+0x37a>
				x = (uintptr_t)va_arg(ap, void *);
    1884:	463d      	mov	r5, r7
    1886:	f855 0b04 	ldr.w	r0, [r5], #4
				if (x == (uint_value_type)0) {
    188a:	2800      	cmp	r0, #0
    188c:	d05a      	beq.n	1944 <cbvprintf+0x3e8>
				prefix = (*fmt & 0x20) ? "0x" : "0X";
    188e:	4f4c      	ldr	r7, [pc, #304]	; (19c0 <cbvprintf+0x464>)
				x = (uintptr_t)va_arg(ap, void *);
    1890:	2100      	movs	r1, #0
				min_width -= 2;
    1892:	3c02      	subs	r4, #2
			data_len = convert_value(x, 16, ALPHA(*fmt),
    1894:	f002 0260 	and.w	r2, r2, #96	; 0x60
    1898:	f1a2 0939 	sub.w	r9, r2, #57	; 0x39
	int i = 0;
    189c:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
    18a0:	f04f 0800 	mov.w	r8, #0
		unsigned int c = num % base;
    18a4:	f000 030f 	and.w	r3, r0, #15
		if (c >= 10) {
    18a8:	2b09      	cmp	r3, #9
			c += alpha;
    18aa:	bf88      	it	hi
    18ac:	444b      	addhi	r3, r9
		buftop[--i] = c + '0';
    18ae:	3330      	adds	r3, #48	; 0x30
	} while (num);
    18b0:	2900      	cmp	r1, #0
		buftop[--i] = c + '0';
    18b2:	f80e 3901 	strb.w	r3, [lr], #-1
	} while (num);
    18b6:	bf08      	it	eq
    18b8:	2810      	cmpeq	r0, #16
		num /= base;
    18ba:	ea4f 1310 	mov.w	r3, r0, lsr #4
		buftop[--i] = c + '0';
    18be:	f108 3cff 	add.w	ip, r8, #4294967295
		num /= base;
    18c2:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
    18c6:	ea4f 1211 	mov.w	r2, r1, lsr #4
	} while (num);
    18ca:	d21e      	bcs.n	190a <cbvprintf+0x3ae>
			data = buf + sizeof(buf) - data_len;
    18cc:	ab0e      	add	r3, sp, #56	; 0x38
	return -i;
    18ce:	f1c8 0901 	rsb	r9, r8, #1
			data = buf + sizeof(buf) - data_len;
    18d2:	4498      	add	r8, r3
    18d4:	e789      	b.n	17ea <cbvprintf+0x28e>
			} else if (length_mod == 'l') {
    18d6:	296c      	cmp	r1, #108	; 0x6c
    18d8:	d104      	bne.n	18e4 <cbvprintf+0x388>
				x = va_arg(ap, unsigned int);
    18da:	463d      	mov	r5, r7
    18dc:	2100      	movs	r1, #0
    18de:	f855 0b04 	ldr.w	r0, [r5], #4
    18e2:	e006      	b.n	18f2 <cbvprintf+0x396>
			} else if (length_mod == 'L') {
    18e4:	294c      	cmp	r1, #76	; 0x4c
    18e6:	d1f8      	bne.n	18da <cbvprintf+0x37e>
				unsigned long long llx =
    18e8:	1dfd      	adds	r5, r7, #7
    18ea:	f025 0507 	bic.w	r5, r5, #7
    18ee:	e8f5 0102 	ldrd	r0, r1, [r5], #8
			if (special == '#') {
    18f2:	f1bc 0f23 	cmp.w	ip, #35	; 0x23
    18f6:	d106      	bne.n	1906 <cbvprintf+0x3aa>
				prefix = (*fmt & 0x20) ? "0x" : "0X";
    18f8:	4b31      	ldr	r3, [pc, #196]	; (19c0 <cbvprintf+0x464>)
    18fa:	4f32      	ldr	r7, [pc, #200]	; (19c4 <cbvprintf+0x468>)
    18fc:	f012 0f20 	tst.w	r2, #32
    1900:	bf18      	it	ne
    1902:	461f      	movne	r7, r3
    1904:	e7c5      	b.n	1892 <cbvprintf+0x336>
	prefix = "";
    1906:	4f2d      	ldr	r7, [pc, #180]	; (19bc <cbvprintf+0x460>)
    1908:	e7c4      	b.n	1894 <cbvprintf+0x338>
		buftop[--i] = c + '0';
    190a:	46e0      	mov	r8, ip
		num /= base;
    190c:	4618      	mov	r0, r3
    190e:	4611      	mov	r1, r2
    1910:	e7c8      	b.n	18a4 <cbvprintf+0x348>
			data = va_arg(ap, char *);
    1912:	463d      	mov	r5, r7
    1914:	f855 8b04 	ldr.w	r8, [r5], #4
			data_len = strlen(data);
    1918:	4640      	mov	r0, r8
    191a:	f004 ff24 	bl	6766 <strlen>
			if (precision >= 0 && data_len > precision) {
    191e:	2e00      	cmp	r6, #0
			data_len = strlen(data);
    1920:	4681      	mov	r9, r0
			if (precision >= 0 && data_len > precision) {
    1922:	db02      	blt.n	192a <cbvprintf+0x3ce>
    1924:	42b0      	cmp	r0, r6
    1926:	bfa8      	it	ge
    1928:	46b1      	movge	r9, r6
    192a:	4f24      	ldr	r7, [pc, #144]	; (19bc <cbvprintf+0x460>)
    192c:	2600      	movs	r6, #0
    192e:	e765      	b.n	17fc <cbvprintf+0x2a0>
			int c = va_arg(ap, int);
    1930:	463d      	mov	r5, r7
			data_len = 1;
    1932:	f04f 0901 	mov.w	r9, #1
			buf[0] = c;
    1936:	f855 3b04 	ldr.w	r3, [r5], #4
    193a:	f88d 3020 	strb.w	r3, [sp, #32]
			data = buf;
    193e:	f10d 0820 	add.w	r8, sp, #32
    1942:	e7f2      	b.n	192a <cbvprintf+0x3ce>
					data = "(nil)";
    1944:	f8df 8080 	ldr.w	r8, [pc, #128]	; 19c8 <cbvprintf+0x46c>
					data_len = 5;
    1948:	f04f 0905 	mov.w	r9, #5
    194c:	e7ed      	b.n	192a <cbvprintf+0x3ce>
				OUTC(' ');
    194e:	9b00      	ldr	r3, [sp, #0]
    1950:	4659      	mov	r1, fp
    1952:	2020      	movs	r0, #32
    1954:	4798      	blx	r3
			while (--min_width >= 0) {
    1956:	3e01      	subs	r6, #1
    1958:	d5f9      	bpl.n	194e <cbvprintf+0x3f2>
    195a:	1e62      	subs	r2, r4, #1
    195c:	1c53      	adds	r3, r2, #1
    195e:	bfac      	ite	ge
    1960:	4621      	movge	r1, r4
    1962:	2100      	movlt	r1, #0
    1964:	f1c4 0400 	rsb	r4, r4, #0
    1968:	bfb8      	it	lt
    196a:	2400      	movlt	r4, #0
    196c:	448a      	add	sl, r1
    196e:	4414      	add	r4, r2
    1970:	e750      	b.n	1814 <cbvprintf+0x2b8>
    1972:	4626      	mov	r6, r4
    1974:	e7ef      	b.n	1956 <cbvprintf+0x3fa>
			OUTC(*prefix++);
    1976:	9b00      	ldr	r3, [sp, #0]
    1978:	4659      	mov	r1, fp
    197a:	4798      	blx	r3
    197c:	e74c      	b.n	1818 <cbvprintf+0x2bc>
			OUTC('0');
    197e:	9b00      	ldr	r3, [sp, #0]
    1980:	4659      	mov	r1, fp
    1982:	2030      	movs	r0, #48	; 0x30
    1984:	4798      	blx	r3
    1986:	e74f      	b.n	1828 <cbvprintf+0x2cc>
			OUTC(*data++);
    1988:	f818 0b01 	ldrb.w	r0, [r8], #1
    198c:	9b00      	ldr	r3, [sp, #0]
    198e:	4659      	mov	r1, fp
    1990:	4798      	blx	r3
    1992:	e753      	b.n	183c <cbvprintf+0x2e0>
			OUTC(' ');
    1994:	9b00      	ldr	r3, [sp, #0]
    1996:	4659      	mov	r1, fp
    1998:	2020      	movs	r0, #32
    199a:	4798      	blx	r3
    199c:	e75a      	b.n	1854 <cbvprintf+0x2f8>
				padding_mode = PAD_ZERO;
    199e:	2301      	movs	r3, #1
    19a0:	e6c0      	b.n	1724 <cbvprintf+0x1c8>
				length_mod = 'L';
    19a2:	214c      	movs	r1, #76	; 0x4c
    19a4:	e5f6      	b.n	1594 <cbvprintf+0x38>
		}

		goto start;
	}
}
    19a6:	4650      	mov	r0, sl
    19a8:	b00f      	add	sp, #60	; 0x3c
    19aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    19ae:	bf00      	nop
    19b0:	00007c51 	.word	0x00007c51
    19b4:	000078ac 	.word	0x000078ac
    19b8:	000078ae 	.word	0x000078ae
    19bc:	00007ffb 	.word	0x00007ffb
    19c0:	000078b0 	.word	0x000078b0
    19c4:	000078b3 	.word	0x000078b3
    19c8:	000078b6 	.word	0x000078b6

000019cc <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    19cc:	b508      	push	{r3, lr}
    19ce:	f04f 0220 	mov.w	r2, #32
    19d2:	f3ef 8311 	mrs	r3, BASEPRI
    19d6:	f382 8812 	msr	BASEPRI_MAX, r2
    19da:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    19de:	f000 fcb5 	bl	234c <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    19e2:	4803      	ldr	r0, [pc, #12]	; (19f0 <sys_reboot+0x24>)
    19e4:	f004 fd30 	bl	6448 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    19e8:	f000 f862 	bl	1ab0 <arch_cpu_idle>
    19ec:	e7fc      	b.n	19e8 <sys_reboot+0x1c>
    19ee:	bf00      	nop
    19f0:	000078bc 	.word	0x000078bc

000019f4 <flash_area_open>:

int flash_area_open(uint8_t id, const struct flash_area **fap)
{
	const struct flash_area *area;

	if (flash_map == NULL) {
    19f4:	4b0c      	ldr	r3, [pc, #48]	; (1a28 <flash_area_open+0x34>)
    19f6:	681b      	ldr	r3, [r3, #0]
{
    19f8:	b570      	push	{r4, r5, r6, lr}
	if (flash_map == NULL) {
    19fa:	b173      	cbz	r3, 1a1a <flash_area_open+0x26>
extern const struct flash_area *flash_map;
extern const int flash_map_entries;

static inline struct flash_area const *get_flash_area_from_id(int idx)
{
	for (int i = 0; i < flash_map_entries; i++) {
    19fc:	4a0b      	ldr	r2, [pc, #44]	; (1a2c <flash_area_open+0x38>)
    19fe:	6815      	ldr	r5, [r2, #0]
    1a00:	2200      	movs	r2, #0
    1a02:	42aa      	cmp	r2, r5
    1a04:	db02      	blt.n	1a0c <flash_area_open+0x18>
		return -EACCES;
	}

	area = get_flash_area_from_id(id);
	if (area == NULL) {
		return -ENOENT;
    1a06:	f06f 0001 	mvn.w	r0, #1
	}

	*fap = area;
	return 0;
}
    1a0a:	bd70      	pop	{r4, r5, r6, pc}
		if (flash_map[i].fa_id == idx) {
    1a0c:	461c      	mov	r4, r3
    1a0e:	f813 6b10 	ldrb.w	r6, [r3], #16
    1a12:	4286      	cmp	r6, r0
    1a14:	d004      	beq.n	1a20 <flash_area_open+0x2c>
	for (int i = 0; i < flash_map_entries; i++) {
    1a16:	3201      	adds	r2, #1
    1a18:	e7f3      	b.n	1a02 <flash_area_open+0xe>
		return -EACCES;
    1a1a:	f06f 000c 	mvn.w	r0, #12
    1a1e:	e7f4      	b.n	1a0a <flash_area_open+0x16>
	*fap = area;
    1a20:	600c      	str	r4, [r1, #0]
	return 0;
    1a22:	2000      	movs	r0, #0
    1a24:	e7f1      	b.n	1a0a <flash_area_open+0x16>
    1a26:	bf00      	nop
    1a28:	2000000c 	.word	0x2000000c
    1a2c:	00007188 	.word	0x00007188

00001a30 <flash_area_get_sectors>:

	return true;
}

int flash_area_get_sectors(int idx, uint32_t *cnt, struct flash_sector *ret)
{
    1a30:	b570      	push	{r4, r5, r6, lr}
    1a32:	b088      	sub	sp, #32
    1a34:	4605      	mov	r5, r0
    1a36:	460c      	mov	r4, r1
	int rc = flash_area_open(idx, &fa);
    1a38:	b2c0      	uxtb	r0, r0
    1a3a:	4669      	mov	r1, sp
{
    1a3c:	4616      	mov	r6, r2
	int rc = flash_area_open(idx, &fa);
    1a3e:	f7ff ffd9 	bl	19f4 <flash_area_open>
	if (rc < 0 || fa == NULL) {
    1a42:	2800      	cmp	r0, #0
    1a44:	db1f      	blt.n	1a86 <flash_area_get_sectors+0x56>
    1a46:	9b00      	ldr	r3, [sp, #0]
    1a48:	b1eb      	cbz	r3, 1a86 <flash_area_get_sectors+0x56>
	cb_data->area_off = fa->fa_off;
    1a4a:	685a      	ldr	r2, [r3, #4]
    1a4c:	9202      	str	r2, [sp, #8]
	cb_data->area_len = fa->fa_size;
    1a4e:	689a      	ldr	r2, [r3, #8]
	cb_data->ret_len = *cnt;
    1a50:	6821      	ldr	r1, [r4, #0]
	flash_dev = device_get_binding(fa->fa_dev_name);
    1a52:	68d8      	ldr	r0, [r3, #12]
	cb_data->area_idx = idx;
    1a54:	9501      	str	r5, [sp, #4]
	cb_data->ret = ret;
    1a56:	e9cd 2603 	strd	r2, r6, [sp, #12]
	cb_data->ret_idx = 0U;
    1a5a:	2200      	movs	r2, #0
	cb_data->status = 0;
    1a5c:	e9cd 1206 	strd	r1, r2, [sp, #24]
	cb_data->ret_idx = 0U;
    1a60:	9205      	str	r2, [sp, #20]
    1a62:	f002 fbf9 	bl	4258 <z_impl_device_get_binding>
    1a66:	4605      	mov	r5, r0
	flash_area_close(fa);
    1a68:	9800      	ldr	r0, [sp, #0]
    1a6a:	f004 fdb4 	bl	65d6 <flash_area_close>
	if (flash_dev == NULL) {
    1a6e:	b16d      	cbz	r5, 1a8c <flash_area_get_sectors+0x5c>
	flash_page_foreach(flash_dev, cb, cb_data);
    1a70:	4628      	mov	r0, r5
    1a72:	4908      	ldr	r1, [pc, #32]	; (1a94 <flash_area_get_sectors+0x64>)
    1a74:	aa01      	add	r2, sp, #4
    1a76:	f004 ffa9 	bl	69cc <flash_page_foreach>
	if (cb_data->status == 0) {
    1a7a:	9807      	ldr	r0, [sp, #28]
    1a7c:	b908      	cbnz	r0, 1a82 <flash_area_get_sectors+0x52>
		*cnt = cb_data->ret_idx;
    1a7e:	9b05      	ldr	r3, [sp, #20]
    1a80:	6023      	str	r3, [r4, #0]
	struct layout_data data;

	return flash_area_layout(idx, cnt, ret, get_sectors_cb, &data);
}
    1a82:	b008      	add	sp, #32
    1a84:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    1a86:	f06f 0015 	mvn.w	r0, #21
    1a8a:	e7fa      	b.n	1a82 <flash_area_get_sectors+0x52>
		return -ENODEV;
    1a8c:	f06f 0012 	mvn.w	r0, #18
	return flash_area_layout(idx, cnt, ret, get_sectors_cb, &data);
    1a90:	e7f7      	b.n	1a82 <flash_area_get_sectors+0x52>
    1a92:	bf00      	nop
    1a94:	000066ef 	.word	0x000066ef

00001a98 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1a98:	4801      	ldr	r0, [pc, #4]	; (1aa0 <nrf_cc3xx_platform_abort_init+0x8>)
    1a9a:	f002 bdcb 	b.w	4634 <nrf_cc3xx_platform_set_abort>
    1a9e:	bf00      	nop
    1aa0:	0000718c 	.word	0x0000718c

00001aa4 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1aa4:	4901      	ldr	r1, [pc, #4]	; (1aac <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1aa6:	2210      	movs	r2, #16
	str	r2, [r1]
    1aa8:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1aaa:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1aac:	e000ed10 	.word	0xe000ed10

00001ab0 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1ab0:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1ab2:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1ab4:	f380 8811 	msr	BASEPRI, r0
	isb
    1ab8:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1abc:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1ac0:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1ac2:	b662      	cpsie	i
	isb
    1ac4:	f3bf 8f6f 	isb	sy

	bx	lr
    1ac8:	4770      	bx	lr
    1aca:	bf00      	nop

00001acc <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1acc:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1ace:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1ad0:	f381 8811 	msr	BASEPRI, r1

	wfe
    1ad4:	bf20      	wfe

	msr	BASEPRI, r0
    1ad6:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1ada:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1adc:	4770      	bx	lr
    1ade:	bf00      	nop

00001ae0 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    1ae0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    1ae2:	4605      	mov	r5, r0

	if (esf != NULL) {
    1ae4:	460c      	mov	r4, r1
    1ae6:	b1c9      	cbz	r1, 1b1c <z_arm_fatal_error+0x3c>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    1ae8:	688b      	ldr	r3, [r1, #8]
    1aea:	9300      	str	r3, [sp, #0]
    1aec:	e9d1 2300 	ldrd	r2, r3, [r1]
    1af0:	480e      	ldr	r0, [pc, #56]	; (1b2c <z_arm_fatal_error+0x4c>)
    1af2:	2145      	movs	r1, #69	; 0x45
    1af4:	f004 fd62 	bl	65bc <z_log_minimal_printk>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    1af8:	6963      	ldr	r3, [r4, #20]
    1afa:	9300      	str	r3, [sp, #0]
    1afc:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
    1b00:	480b      	ldr	r0, [pc, #44]	; (1b30 <z_arm_fatal_error+0x50>)
    1b02:	2145      	movs	r1, #69	; 0x45
    1b04:	f004 fd5a 	bl	65bc <z_log_minimal_printk>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    1b08:	69e2      	ldr	r2, [r4, #28]
    1b0a:	480a      	ldr	r0, [pc, #40]	; (1b34 <z_arm_fatal_error+0x54>)
    1b0c:	2145      	movs	r1, #69	; 0x45
    1b0e:	f004 fd55 	bl	65bc <z_log_minimal_printk>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    1b12:	69a2      	ldr	r2, [r4, #24]
    1b14:	4808      	ldr	r0, [pc, #32]	; (1b38 <z_arm_fatal_error+0x58>)
    1b16:	2145      	movs	r1, #69	; 0x45
    1b18:	f004 fd50 	bl	65bc <z_log_minimal_printk>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    1b1c:	4621      	mov	r1, r4
    1b1e:	4628      	mov	r0, r5
}
    1b20:	b003      	add	sp, #12
    1b22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	z_fatal_error(reason, esf);
    1b26:	f002 bbc3 	b.w	42b0 <z_fatal_error>
    1b2a:	bf00      	nop
    1b2c:	000078e5 	.word	0x000078e5
    1b30:	00007919 	.word	0x00007919
    1b34:	0000794d 	.word	0x0000794d
    1b38:	00007961 	.word	0x00007961

00001b3c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1b3c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1b3e:	2b00      	cmp	r3, #0
    1b40:	db08      	blt.n	1b54 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1b42:	2201      	movs	r2, #1
    1b44:	f000 001f 	and.w	r0, r0, #31
    1b48:	fa02 f000 	lsl.w	r0, r2, r0
    1b4c:	095b      	lsrs	r3, r3, #5
    1b4e:	4a02      	ldr	r2, [pc, #8]	; (1b58 <arch_irq_enable+0x1c>)
    1b50:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1b54:	4770      	bx	lr
    1b56:	bf00      	nop
    1b58:	e000e100 	.word	0xe000e100

00001b5c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1b5c:	4b05      	ldr	r3, [pc, #20]	; (1b74 <arch_irq_is_enabled+0x18>)
    1b5e:	0942      	lsrs	r2, r0, #5
    1b60:	f000 001f 	and.w	r0, r0, #31
    1b64:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1b68:	2301      	movs	r3, #1
    1b6a:	fa03 f000 	lsl.w	r0, r3, r0
}
    1b6e:	4010      	ands	r0, r2
    1b70:	4770      	bx	lr
    1b72:	bf00      	nop
    1b74:	e000e100 	.word	0xe000e100

00001b78 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1b78:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1b7a:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b7c:	bfa8      	it	ge
    1b7e:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    1b82:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b86:	bfb8      	it	lt
    1b88:	4b06      	ldrlt	r3, [pc, #24]	; (1ba4 <z_arm_irq_priority_set+0x2c>)
    1b8a:	ea4f 1141 	mov.w	r1, r1, lsl #5
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b8e:	bfac      	ite	ge
    1b90:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b94:	f000 000f 	andlt.w	r0, r0, #15
    1b98:	b2c9      	uxtb	r1, r1
    1b9a:	bfb4      	ite	lt
    1b9c:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b9e:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    1ba2:	4770      	bx	lr
    1ba4:	e000ed14 	.word	0xe000ed14

00001ba8 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1ba8:	bf30      	wfi
    b z_SysNmiOnReset
    1baa:	f7ff bffd 	b.w	1ba8 <z_SysNmiOnReset>
    1bae:	bf00      	nop

00001bb0 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1bb0:	4a14      	ldr	r2, [pc, #80]	; (1c04 <z_arm_prep_c+0x54>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    1bb2:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1bb4:	4b14      	ldr	r3, [pc, #80]	; (1c08 <z_arm_prep_c+0x58>)
    1bb6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1bba:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    1bbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1bc0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1bc4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1bc8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1bcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	SCB->CPACR |= CPACR_CP10_PRIV_ACCESS | CPACR_CP11_PRIV_ACCESS;
    1bd0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1bd4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
    1bd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	FPU->FPCCR = FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk;
    1bdc:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    1be0:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  __ASM volatile ("dsb 0xF":::"memory");
    1be4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1be8:	f3bf 8f6f 	isb	sy
// Re-enable using built-in when GCC has been fixed
// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
  __builtin_arm_set_fpscr(fpscr);
#else
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    1bec:	2300      	movs	r3, #0
    1bee:	eee1 3a10 	vmsr	fpscr, r3
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1bf2:	f002 fbb3 	bl	435c <z_bss_zero>
	z_data_copy();
    1bf6:	f002 fbf5 	bl	43e4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1bfa:	f000 fa55 	bl	20a8 <z_arm_interrupt_init>
	z_cstart();
    1bfe:	f002 fbb7 	bl	4370 <z_cstart>
    1c02:	bf00      	nop
    1c04:	00000000 	.word	0x00000000
    1c08:	e000ed00 	.word	0xe000ed00

00001c0c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1c0c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1c10:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1c12:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1c16:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1c1a:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1c1c:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1c20:	2902      	cmp	r1, #2
    beq _oops
    1c22:	d0ff      	beq.n	1c24 <_oops>

00001c24 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1c24:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    1c26:	f004 fd85 	bl	6734 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1c2a:	bd01      	pop	{r0, pc}

00001c2c <z_check_thread_stack_fail>:
			fault_addr, psp)) {
		/* Thread stack corruption */
		return thread->stack_info.start;
	}
#else
	if (IS_MPU_GUARD_VIOLATION((uint32_t)z_main_stack,
    1c2c:	f110 0f16 	cmn.w	r0, #22
    1c30:	4b09      	ldr	r3, [pc, #36]	; (1c58 <z_check_thread_stack_fail+0x2c>)
    1c32:	d00f      	beq.n	1c54 <z_check_thread_stack_fail+0x28>
    1c34:	4298      	cmp	r0, r3
    1c36:	d307      	bcc.n	1c48 <z_check_thread_stack_fail+0x1c>
    1c38:	3320      	adds	r3, #32
    1c3a:	4283      	cmp	r3, r0
    1c3c:	d904      	bls.n	1c48 <z_check_thread_stack_fail+0x1c>
    1c3e:	428b      	cmp	r3, r1
    1c40:	bf94      	ite	ls
    1c42:	2100      	movls	r1, #0
    1c44:	2101      	movhi	r1, #1
    1c46:	e000      	b.n	1c4a <z_check_thread_stack_fail+0x1e>
    1c48:	2100      	movs	r1, #0
    1c4a:	2900      	cmp	r1, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    1c4c:	4803      	ldr	r0, [pc, #12]	; (1c5c <z_check_thread_stack_fail+0x30>)
    1c4e:	bf08      	it	eq
    1c50:	2000      	moveq	r0, #0
    1c52:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION((uint32_t)z_main_stack,
    1c54:	3320      	adds	r3, #32
    1c56:	e7f2      	b.n	1c3e <z_check_thread_stack_fail+0x12>
    1c58:	200014e0 	.word	0x200014e0
    1c5c:	20001500 	.word	0x20001500

00001c60 <z_arm_switch_to_main_no_multithreading>:

#if !defined(CONFIG_MULTITHREADING) && defined(CONFIG_CPU_CORTEX_M)

FUNC_NORETURN void z_arm_switch_to_main_no_multithreading(
	k_thread_entry_t main_entry, void *p1, void *p2, void *p3)
{
    1c60:	4604      	mov	r4, r0
    1c62:	4608      	mov	r0, r1
    1c64:	4611      	mov	r1, r2
    1c66:	461a      	mov	r2, r3
    1c68:	2300      	movs	r3, #0
    1c6a:	eee1 3a10 	vmsr	fpscr, r3
	 */
	register void *p1_inreg __asm__("r0") = p1;
	register void *p2_inreg __asm__("r1") = p2;
	register void *p3_inreg __asm__("r2") = p3;

	__asm__ volatile (
    1c6e:	4b08      	ldr	r3, [pc, #32]	; (1c90 <loop+0x2>)
    1c70:	2520      	movs	r5, #32
    1c72:	f383 8809 	msr	PSP, r3
    1c76:	b663      	cpsie	if
    1c78:	f04f 0300 	mov.w	r3, #0
    1c7c:	f383 8811 	msr	BASEPRI, r3
    1c80:	f3bf 8f6f 	isb	sy
    1c84:	47a0      	blx	r4
    1c86:	f385 8811 	msr	BASEPRI, r5
    1c8a:	f3bf 8f6f 	isb	sy

00001c8e <loop>:
    1c8e:	e7fe      	b.n	1c8e <loop>
	, [_psplim]"r" (psplim)
#endif
	:
	);

	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    1c90:	20003d00 	.word	0x20003d00

00001c94 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1c94:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    1c96:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1c9a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1c9e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1ca2:	4904      	ldr	r1, [pc, #16]	; (1cb4 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1ca4:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1ca6:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1ca8:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1caa:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1cae:	4902      	ldr	r1, [pc, #8]	; (1cb8 <_isr_wrapper+0x24>)
	bx r1
    1cb0:	4708      	bx	r1
    1cb2:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
    1cb4:	00006f18 	.word	0x00006f18
	ldr r1, =z_arm_int_exit
    1cb8:	00001cbd 	.word	0x00001cbd

00001cbc <z_arm_exc_exit>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1cbc:	4770      	bx	lr
    1cbe:	bf00      	nop

00001cc0 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1cc4:	4c2e      	ldr	r4, [pc, #184]	; (1d80 <mem_manage_fault+0xc0>)
{
    1cc6:	4606      	mov	r6, r0
    1cc8:	4688      	mov	r8, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
    1cca:	482e      	ldr	r0, [pc, #184]	; (1d84 <mem_manage_fault+0xc4>)
    1ccc:	2145      	movs	r1, #69	; 0x45
{
    1cce:	4615      	mov	r5, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    1cd0:	f004 fc74 	bl	65bc <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1cd4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1cd6:	06d7      	lsls	r7, r2, #27
    1cd8:	d503      	bpl.n	1ce2 <mem_manage_fault+0x22>
		PR_FAULT_INFO("  Stacking error (context area might be"
    1cda:	482b      	ldr	r0, [pc, #172]	; (1d88 <mem_manage_fault+0xc8>)
    1cdc:	2145      	movs	r1, #69	; 0x45
    1cde:	f004 fc6d 	bl	65bc <z_log_minimal_printk>
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1ce2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1ce4:	0718      	lsls	r0, r3, #28
    1ce6:	d503      	bpl.n	1cf0 <mem_manage_fault+0x30>
		PR_FAULT_INFO("  Unstacking error");
    1ce8:	4828      	ldr	r0, [pc, #160]	; (1d8c <mem_manage_fault+0xcc>)
    1cea:	2145      	movs	r1, #69	; 0x45
    1cec:	f004 fc66 	bl	65bc <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1cf0:	4c23      	ldr	r4, [pc, #140]	; (1d80 <mem_manage_fault+0xc0>)
    1cf2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1cf4:	0799      	lsls	r1, r3, #30
    1cf6:	d421      	bmi.n	1d3c <mem_manage_fault+0x7c>
	uint32_t mmfar = -EINVAL;
    1cf8:	f06f 0715 	mvn.w	r7, #21
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1cfc:	4c20      	ldr	r4, [pc, #128]	; (1d80 <mem_manage_fault+0xc0>)
    1cfe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1d00:	07d3      	lsls	r3, r2, #31
    1d02:	d503      	bpl.n	1d0c <mem_manage_fault+0x4c>
		PR_FAULT_INFO("  Instruction Access Violation");
    1d04:	4822      	ldr	r0, [pc, #136]	; (1d90 <mem_manage_fault+0xd0>)
    1d06:	2145      	movs	r1, #69	; 0x45
    1d08:	f004 fc58 	bl	65bc <z_log_minimal_printk>
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1d0c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1d0e:	0698      	lsls	r0, r3, #26
    1d10:	d503      	bpl.n	1d1a <mem_manage_fault+0x5a>
		PR_FAULT_INFO(
    1d12:	4820      	ldr	r0, [pc, #128]	; (1d94 <mem_manage_fault+0xd4>)
    1d14:	2145      	movs	r1, #69	; 0x45
    1d16:	f004 fc51 	bl	65bc <z_log_minimal_printk>
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1d1a:	4b19      	ldr	r3, [pc, #100]	; (1d80 <mem_manage_fault+0xc0>)
    1d1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1d1e:	06d1      	lsls	r1, r2, #27
    1d20:	d421      	bmi.n	1d66 <mem_manage_fault+0xa6>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1d22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1d24:	0792      	lsls	r2, r2, #30
    1d26:	d41e      	bmi.n	1d66 <mem_manage_fault+0xa6>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1d28:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1d2a:	4a15      	ldr	r2, [pc, #84]	; (1d80 <mem_manage_fault+0xc0>)
    1d2c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1d2e:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    1d32:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    1d34:	2300      	movs	r3, #0
    1d36:	702b      	strb	r3, [r5, #0]

	return reason;
}
    1d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		PR_FAULT_INFO("  Data Access Violation");
    1d3c:	4816      	ldr	r0, [pc, #88]	; (1d98 <mem_manage_fault+0xd8>)
    1d3e:	2145      	movs	r1, #69	; 0x45
    1d40:	f004 fc3c 	bl	65bc <z_log_minimal_printk>
		uint32_t temp = SCB->MMFAR;
    1d44:	6b67      	ldr	r7, [r4, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1d46:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1d48:	061a      	lsls	r2, r3, #24
    1d4a:	d5d5      	bpl.n	1cf8 <mem_manage_fault+0x38>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    1d4c:	4813      	ldr	r0, [pc, #76]	; (1d9c <mem_manage_fault+0xdc>)
    1d4e:	463a      	mov	r2, r7
    1d50:	2145      	movs	r1, #69	; 0x45
    1d52:	f004 fc33 	bl	65bc <z_log_minimal_printk>
			if (from_hard_fault != 0) {
    1d56:	f1b8 0f00 	cmp.w	r8, #0
    1d5a:	d0cf      	beq.n	1cfc <mem_manage_fault+0x3c>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1d5c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1d5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    1d62:	62a3      	str	r3, [r4, #40]	; 0x28
    1d64:	e7ca      	b.n	1cfc <mem_manage_fault+0x3c>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    1d66:	685b      	ldr	r3, [r3, #4]
    1d68:	051b      	lsls	r3, r3, #20
    1d6a:	d5dd      	bpl.n	1d28 <mem_manage_fault+0x68>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1d6c:	4631      	mov	r1, r6
    1d6e:	4638      	mov	r0, r7
    1d70:	f7ff ff5c 	bl	1c2c <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1d74:	2800      	cmp	r0, #0
    1d76:	d0d7      	beq.n	1d28 <mem_manage_fault+0x68>
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1d78:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1d7c:	2002      	movs	r0, #2
    1d7e:	e7d4      	b.n	1d2a <mem_manage_fault+0x6a>
    1d80:	e000ed00 	.word	0xe000ed00
    1d84:	00007994 	.word	0x00007994
    1d88:	000079af 	.word	0x000079af
    1d8c:	000079e7 	.word	0x000079e7
    1d90:	00007a37 	.word	0x00007a37
    1d94:	00007a5b 	.word	0x00007a5b
    1d98:	000079ff 	.word	0x000079ff
    1d9c:	00007a1c 	.word	0x00007a1c

00001da0 <bus_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    1da0:	b570      	push	{r4, r5, r6, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1da2:	4c23      	ldr	r4, [pc, #140]	; (1e30 <bus_fault.isra.0+0x90>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    1da4:	4606      	mov	r6, r0
    1da6:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    1da8:	4822      	ldr	r0, [pc, #136]	; (1e34 <bus_fault.isra.0+0x94>)
    1daa:	2145      	movs	r1, #69	; 0x45
    1dac:	f004 fc06 	bl	65bc <z_log_minimal_printk>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1db0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1db2:	04d1      	lsls	r1, r2, #19
    1db4:	d503      	bpl.n	1dbe <bus_fault.isra.0+0x1e>
		PR_FAULT_INFO("  Stacking error");
    1db6:	4820      	ldr	r0, [pc, #128]	; (1e38 <bus_fault.isra.0+0x98>)
    1db8:	2145      	movs	r1, #69	; 0x45
    1dba:	f004 fbff 	bl	65bc <z_log_minimal_printk>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1dbe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1dc0:	051a      	lsls	r2, r3, #20
    1dc2:	d503      	bpl.n	1dcc <bus_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Unstacking error");
    1dc4:	481d      	ldr	r0, [pc, #116]	; (1e3c <bus_fault.isra.0+0x9c>)
    1dc6:	2145      	movs	r1, #69	; 0x45
    1dc8:	f004 fbf8 	bl	65bc <z_log_minimal_printk>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1dcc:	4c18      	ldr	r4, [pc, #96]	; (1e30 <bus_fault.isra.0+0x90>)
    1dce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1dd0:	059b      	lsls	r3, r3, #22
    1dd2:	d510      	bpl.n	1df6 <bus_fault.isra.0+0x56>
		PR_FAULT_INFO("  Precise data bus error");
    1dd4:	481a      	ldr	r0, [pc, #104]	; (1e40 <bus_fault.isra.0+0xa0>)
    1dd6:	2145      	movs	r1, #69	; 0x45
    1dd8:	f004 fbf0 	bl	65bc <z_log_minimal_printk>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1ddc:	6ba2      	ldr	r2, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1dde:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1de0:	0418      	lsls	r0, r3, #16
    1de2:	d508      	bpl.n	1df6 <bus_fault.isra.0+0x56>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    1de4:	4817      	ldr	r0, [pc, #92]	; (1e44 <bus_fault.isra.0+0xa4>)
    1de6:	2145      	movs	r1, #69	; 0x45
    1de8:	f004 fbe8 	bl	65bc <z_log_minimal_printk>
			if (from_hard_fault != 0) {
    1dec:	b11e      	cbz	r6, 1df6 <bus_fault.isra.0+0x56>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1dee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1df0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    1df4:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1df6:	4c0e      	ldr	r4, [pc, #56]	; (1e30 <bus_fault.isra.0+0x90>)
    1df8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1dfa:	0559      	lsls	r1, r3, #21
    1dfc:	d503      	bpl.n	1e06 <bus_fault.isra.0+0x66>
		PR_FAULT_INFO("  Imprecise data bus error");
    1dfe:	4812      	ldr	r0, [pc, #72]	; (1e48 <bus_fault.isra.0+0xa8>)
    1e00:	2145      	movs	r1, #69	; 0x45
    1e02:	f004 fbdb 	bl	65bc <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1e06:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1e08:	05da      	lsls	r2, r3, #23
    1e0a:	d50b      	bpl.n	1e24 <bus_fault.isra.0+0x84>
		PR_FAULT_INFO("  Instruction bus error");
    1e0c:	480f      	ldr	r0, [pc, #60]	; (1e4c <bus_fault.isra.0+0xac>)
    1e0e:	2145      	movs	r1, #69	; 0x45
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    1e10:	f004 fbd4 	bl	65bc <z_log_minimal_printk>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1e14:	4a06      	ldr	r2, [pc, #24]	; (1e30 <bus_fault.isra.0+0x90>)
    1e16:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1e18:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1e1a:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    1e1e:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1e20:	7028      	strb	r0, [r5, #0]

	return reason;
}
    1e22:	bd70      	pop	{r4, r5, r6, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1e24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1e26:	049b      	lsls	r3, r3, #18
    1e28:	d5f4      	bpl.n	1e14 <bus_fault.isra.0+0x74>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    1e2a:	4809      	ldr	r0, [pc, #36]	; (1e50 <bus_fault.isra.0+0xb0>)
    1e2c:	2145      	movs	r1, #69	; 0x45
    1e2e:	e7ef      	b.n	1e10 <bus_fault.isra.0+0x70>
    1e30:	e000ed00 	.word	0xe000ed00
    1e34:	00007a8f 	.word	0x00007a8f
    1e38:	00007aaa 	.word	0x00007aaa
    1e3c:	000079e7 	.word	0x000079e7
    1e40:	00007ac0 	.word	0x00007ac0
    1e44:	00007ade 	.word	0x00007ade
    1e48:	00007af8 	.word	0x00007af8
    1e4c:	00007b18 	.word	0x00007b18
    1e50:	00007a5b 	.word	0x00007a5b

00001e54 <usage_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    1e54:	b510      	push	{r4, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1e56:	4c1d      	ldr	r4, [pc, #116]	; (1ecc <usage_fault.isra.0+0x78>)
	PR_FAULT_INFO("***** USAGE FAULT *****");
    1e58:	481d      	ldr	r0, [pc, #116]	; (1ed0 <usage_fault.isra.0+0x7c>)
    1e5a:	2145      	movs	r1, #69	; 0x45
    1e5c:	f004 fbae 	bl	65bc <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1e60:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1e62:	0193      	lsls	r3, r2, #6
    1e64:	d503      	bpl.n	1e6e <usage_fault.isra.0+0x1a>
		PR_FAULT_INFO("  Division by zero");
    1e66:	481b      	ldr	r0, [pc, #108]	; (1ed4 <usage_fault.isra.0+0x80>)
    1e68:	2145      	movs	r1, #69	; 0x45
    1e6a:	f004 fba7 	bl	65bc <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1e6e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1e70:	01dc      	lsls	r4, r3, #7
    1e72:	d503      	bpl.n	1e7c <usage_fault.isra.0+0x28>
		PR_FAULT_INFO("  Unaligned memory access");
    1e74:	4818      	ldr	r0, [pc, #96]	; (1ed8 <usage_fault.isra.0+0x84>)
    1e76:	2145      	movs	r1, #69	; 0x45
    1e78:	f004 fba0 	bl	65bc <z_log_minimal_printk>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1e7c:	4c13      	ldr	r4, [pc, #76]	; (1ecc <usage_fault.isra.0+0x78>)
    1e7e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1e80:	0310      	lsls	r0, r2, #12
    1e82:	d503      	bpl.n	1e8c <usage_fault.isra.0+0x38>
		PR_FAULT_INFO("  No coprocessor instructions");
    1e84:	4815      	ldr	r0, [pc, #84]	; (1edc <usage_fault.isra.0+0x88>)
    1e86:	2145      	movs	r1, #69	; 0x45
    1e88:	f004 fb98 	bl	65bc <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1e8c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1e8e:	0359      	lsls	r1, r3, #13
    1e90:	d503      	bpl.n	1e9a <usage_fault.isra.0+0x46>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    1e92:	4813      	ldr	r0, [pc, #76]	; (1ee0 <usage_fault.isra.0+0x8c>)
    1e94:	2145      	movs	r1, #69	; 0x45
    1e96:	f004 fb91 	bl	65bc <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1e9a:	4c0c      	ldr	r4, [pc, #48]	; (1ecc <usage_fault.isra.0+0x78>)
    1e9c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1e9e:	0392      	lsls	r2, r2, #14
    1ea0:	d503      	bpl.n	1eaa <usage_fault.isra.0+0x56>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    1ea2:	4810      	ldr	r0, [pc, #64]	; (1ee4 <usage_fault.isra.0+0x90>)
    1ea4:	2145      	movs	r1, #69	; 0x45
    1ea6:	f004 fb89 	bl	65bc <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1eaa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1eac:	03db      	lsls	r3, r3, #15
    1eae:	d503      	bpl.n	1eb8 <usage_fault.isra.0+0x64>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    1eb0:	480d      	ldr	r0, [pc, #52]	; (1ee8 <usage_fault.isra.0+0x94>)
    1eb2:	2145      	movs	r1, #69	; 0x45
    1eb4:	f004 fb82 	bl	65bc <z_log_minimal_printk>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1eb8:	4a04      	ldr	r2, [pc, #16]	; (1ecc <usage_fault.isra.0+0x78>)
    1eba:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1ebc:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    1ec0:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    1ec4:	6293      	str	r3, [r2, #40]	; 0x28

	return reason;
}
    1ec6:	2000      	movs	r0, #0
    1ec8:	bd10      	pop	{r4, pc}
    1eca:	bf00      	nop
    1ecc:	e000ed00 	.word	0xe000ed00
    1ed0:	00007b35 	.word	0x00007b35
    1ed4:	00007b52 	.word	0x00007b52
    1ed8:	00007b6a 	.word	0x00007b6a
    1edc:	00007b89 	.word	0x00007b89
    1ee0:	00007bac 	.word	0x00007bac
    1ee4:	00007bd6 	.word	0x00007bd6
    1ee8:	00007bf5 	.word	0x00007bf5

00001eec <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1ef0:	4b57      	ldr	r3, [pc, #348]	; (2050 <z_arm_fault+0x164>)
    1ef2:	f8d3 8004 	ldr.w	r8, [r3, #4]
{
    1ef6:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1ef8:	f3c8 0708 	ubfx	r7, r8, #0, #9
	__asm__ volatile(
    1efc:	2600      	movs	r6, #0
    1efe:	f386 8811 	msr	BASEPRI, r6
    1f02:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1f06:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    1f0a:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1f0e:	d107      	bne.n	1f20 <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1f10:	f002 030c 	and.w	r3, r2, #12
    1f14:	2b08      	cmp	r3, #8
    1f16:	d105      	bne.n	1f24 <z_arm_fault+0x38>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    1f18:	484e      	ldr	r0, [pc, #312]	; (2054 <z_arm_fault+0x168>)
    1f1a:	2145      	movs	r1, #69	; 0x45
    1f1c:	f004 fb4e 	bl	65bc <z_log_minimal_printk>
		return NULL;
    1f20:	4635      	mov	r5, r6
    1f22:	e004      	b.n	1f2e <z_arm_fault+0x42>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1f24:	0712      	lsls	r2, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    1f26:	bf4e      	itee	mi
    1f28:	460d      	movmi	r5, r1
			ptr_esf = (z_arch_esf_t *)msp;
    1f2a:	4605      	movpl	r5, r0
			*nested_exc = true;
    1f2c:	2601      	movpl	r6, #1
	*recoverable = false;
    1f2e:	2200      	movs	r2, #0
    1f30:	1ef9      	subs	r1, r7, #3
    1f32:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    1f36:	4614      	mov	r4, r2
    1f38:	2909      	cmp	r1, #9
    1f3a:	d877      	bhi.n	202c <z_arm_fault+0x140>
    1f3c:	e8df f001 	tbb	[pc, r1]
    1f40:	686f6b05 	.word	0x686f6b05
    1f44:	76767676 	.word	0x76767676
    1f48:	7376      	.short	0x7376
	PR_FAULT_INFO("***** HARD FAULT *****");
    1f4a:	4843      	ldr	r0, [pc, #268]	; (2058 <z_arm_fault+0x16c>)
    1f4c:	2145      	movs	r1, #69	; 0x45
    1f4e:	f004 fb35 	bl	65bc <z_log_minimal_printk>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1f52:	4b3f      	ldr	r3, [pc, #252]	; (2050 <z_arm_fault+0x164>)
	*recoverable = false;
    1f54:	f88d 4007 	strb.w	r4, [sp, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1f58:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1f5a:	f014 0402 	ands.w	r4, r4, #2
    1f5e:	d005      	beq.n	1f6c <z_arm_fault+0x80>
		PR_EXC("  Bus fault on vector table read");
    1f60:	483e      	ldr	r0, [pc, #248]	; (205c <z_arm_fault+0x170>)
    1f62:	2145      	movs	r1, #69	; 0x45
	PR_FAULT_INFO(
    1f64:	f004 fb2a 	bl	65bc <z_log_minimal_printk>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1f68:	2400      	movs	r4, #0
}
    1f6a:	e006      	b.n	1f7a <z_arm_fault+0x8e>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1f6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1f6e:	2a00      	cmp	r2, #0
    1f70:	da1d      	bge.n	1fae <z_arm_fault+0xc2>
		PR_EXC("  Debug event");
    1f72:	483b      	ldr	r0, [pc, #236]	; (2060 <z_arm_fault+0x174>)
    1f74:	2145      	movs	r1, #69	; 0x45
    1f76:	f004 fb21 	bl	65bc <z_log_minimal_printk>
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1f7a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1f7e:	b99b      	cbnz	r3, 1fa8 <z_arm_fault+0xbc>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1f80:	2220      	movs	r2, #32
    1f82:	4629      	mov	r1, r5
    1f84:	a802      	add	r0, sp, #8
    1f86:	f004 fc11 	bl	67ac <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1f8c:	2e00      	cmp	r6, #0
    1f8e:	d05a      	beq.n	2046 <z_arm_fault+0x15a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1f90:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1f94:	b922      	cbnz	r2, 1fa0 <z_arm_fault+0xb4>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1f96:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1f9a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1f9e:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1fa0:	a902      	add	r1, sp, #8
    1fa2:	4620      	mov	r0, r4
    1fa4:	f7ff fd9c 	bl	1ae0 <z_arm_fatal_error>
}
    1fa8:	b00a      	add	sp, #40	; 0x28
    1faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1fb0:	005b      	lsls	r3, r3, #1
    1fb2:	d5e2      	bpl.n	1f7a <z_arm_fault+0x8e>
		PR_EXC("  Fault escalation (see below)");
    1fb4:	482b      	ldr	r0, [pc, #172]	; (2064 <z_arm_fault+0x178>)
    1fb6:	2145      	movs	r1, #69	; 0x45
    1fb8:	f004 fb00 	bl	65bc <z_log_minimal_printk>
	uint16_t fault_insn = *(ret_addr - 1);
    1fbc:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1fbe:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    1fc2:	f64d 7302 	movw	r3, #57090	; 0xdf02
    1fc6:	429a      	cmp	r2, r3
    1fc8:	d00d      	beq.n	1fe6 <z_arm_fault+0xfa>
		} else if (SCB_MMFSR != 0) {
    1fca:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1fce:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    1fd2:	781b      	ldrb	r3, [r3, #0]
    1fd4:	b173      	cbz	r3, 1ff4 <z_arm_fault+0x108>
			reason = mem_manage_fault(esf, 1, recoverable);
    1fd6:	f10d 0207 	add.w	r2, sp, #7
    1fda:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1fdc:	4628      	mov	r0, r5
    1fde:	f7ff fe6f 	bl	1cc0 <mem_manage_fault>
    1fe2:	4604      	mov	r4, r0
		break;
    1fe4:	e7c9      	b.n	1f7a <z_arm_fault+0x8e>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    1fe6:	682a      	ldr	r2, [r5, #0]
    1fe8:	481f      	ldr	r0, [pc, #124]	; (2068 <z_arm_fault+0x17c>)
    1fea:	2145      	movs	r1, #69	; 0x45
    1fec:	f004 fae6 	bl	65bc <z_log_minimal_printk>
			reason = esf->basic.r0;
    1ff0:	682c      	ldr	r4, [r5, #0]
    1ff2:	e7c2      	b.n	1f7a <z_arm_fault+0x8e>
		} else if (SCB_BFSR != 0) {
    1ff4:	4b1d      	ldr	r3, [pc, #116]	; (206c <z_arm_fault+0x180>)
    1ff6:	781b      	ldrb	r3, [r3, #0]
    1ff8:	b12b      	cbz	r3, 2006 <z_arm_fault+0x11a>
			reason = bus_fault(esf, 1, recoverable);
    1ffa:	f10d 0107 	add.w	r1, sp, #7
    1ffe:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    2000:	f7ff fece 	bl	1da0 <bus_fault.isra.0>
    2004:	e7ed      	b.n	1fe2 <z_arm_fault+0xf6>
		} else if (SCB_UFSR != 0) {
    2006:	4b1a      	ldr	r3, [pc, #104]	; (2070 <z_arm_fault+0x184>)
    2008:	881b      	ldrh	r3, [r3, #0]
    200a:	b29b      	uxth	r3, r3
    200c:	2b00      	cmp	r3, #0
    200e:	d0b4      	beq.n	1f7a <z_arm_fault+0x8e>
		reason = usage_fault(esf);
    2010:	f7ff ff20 	bl	1e54 <usage_fault.isra.0>
    2014:	e7e5      	b.n	1fe2 <z_arm_fault+0xf6>
		reason = mem_manage_fault(esf, 0, recoverable);
    2016:	f10d 0207 	add.w	r2, sp, #7
    201a:	2100      	movs	r1, #0
    201c:	e7de      	b.n	1fdc <z_arm_fault+0xf0>
		reason = bus_fault(esf, 0, recoverable);
    201e:	f10d 0107 	add.w	r1, sp, #7
    2022:	2000      	movs	r0, #0
    2024:	e7ec      	b.n	2000 <z_arm_fault+0x114>
	PR_FAULT_INFO(
    2026:	4813      	ldr	r0, [pc, #76]	; (2074 <z_arm_fault+0x188>)
    2028:	2145      	movs	r1, #69	; 0x45
    202a:	e79b      	b.n	1f64 <z_arm_fault+0x78>
	PR_FAULT_INFO("***** %s %d) *****",
    202c:	4912      	ldr	r1, [pc, #72]	; (2078 <z_arm_fault+0x18c>)
    202e:	4a13      	ldr	r2, [pc, #76]	; (207c <z_arm_fault+0x190>)
    2030:	4813      	ldr	r0, [pc, #76]	; (2080 <z_arm_fault+0x194>)
    2032:	f418 7ff8 	tst.w	r8, #496	; 0x1f0
    2036:	bf08      	it	eq
    2038:	460a      	moveq	r2, r1
    203a:	f1a7 0310 	sub.w	r3, r7, #16
    203e:	2145      	movs	r1, #69	; 0x45
    2040:	f004 fabc 	bl	65bc <z_log_minimal_printk>
    2044:	e790      	b.n	1f68 <z_arm_fault+0x7c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2046:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    204a:	f023 0301 	bic.w	r3, r3, #1
    204e:	e7a6      	b.n	1f9e <z_arm_fault+0xb2>
    2050:	e000ed00 	.word	0xe000ed00
    2054:	00007c53 	.word	0x00007c53
    2058:	00007c83 	.word	0x00007c83
    205c:	00007c9f 	.word	0x00007c9f
    2060:	00007cc5 	.word	0x00007cc5
    2064:	00007cd8 	.word	0x00007cd8
    2068:	00007cfc 	.word	0x00007cfc
    206c:	e000ed29 	.word	0xe000ed29
    2070:	e000ed2a 	.word	0xe000ed2a
    2074:	00007d1d 	.word	0x00007d1d
    2078:	00007c25 	.word	0x00007c25
    207c:	00007c3a 	.word	0x00007c3a
    2080:	00007d46 	.word	0x00007d46

00002084 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2084:	4a02      	ldr	r2, [pc, #8]	; (2090 <z_arm_fault_init+0xc>)
    2086:	6953      	ldr	r3, [r2, #20]
    2088:	f043 0310 	orr.w	r3, r3, #16
    208c:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    208e:	4770      	bx	lr
    2090:	e000ed00 	.word	0xe000ed00

00002094 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2094:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2098:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    209c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    209e:	4672      	mov	r2, lr
	bl z_arm_fault
    20a0:	f7ff ff24 	bl	1eec <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    20a4:	bd01      	pop	{r0, pc}
    20a6:	bf00      	nop

000020a8 <z_arm_interrupt_init>:
    20a8:	4804      	ldr	r0, [pc, #16]	; (20bc <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    20aa:	2300      	movs	r3, #0
    20ac:	2120      	movs	r1, #32
    20ae:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    20b0:	3301      	adds	r3, #1
    20b2:	2b30      	cmp	r3, #48	; 0x30
    20b4:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    20b8:	d1f9      	bne.n	20ae <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    20ba:	4770      	bx	lr
    20bc:	e000e100 	.word	0xe000e100

000020c0 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    20c0:	2000      	movs	r0, #0
    msr CONTROL, r0
    20c2:	f380 8814 	msr	CONTROL, r0
    isb
    20c6:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    20ca:	f004 fea7 	bl	6e1c <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    20ce:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    20d0:	490d      	ldr	r1, [pc, #52]	; (2108 <__start+0x48>)
    str r0, [r1]
    20d2:	6008      	str	r0, [r1, #0]
    dsb
    20d4:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    20d8:	480c      	ldr	r0, [pc, #48]	; (210c <__start+0x4c>)
    msr msp, r0
    20da:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    20de:	f000 f829 	bl	2134 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    20e2:	2020      	movs	r0, #32
    msr BASEPRI, r0
    20e4:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    20e8:	4809      	ldr	r0, [pc, #36]	; (2110 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    20ea:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    20ee:	1840      	adds	r0, r0, r1
    msr PSP, r0
    20f0:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    20f4:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    20f8:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    20fa:	4308      	orrs	r0, r1
    msr CONTROL, r0
    20fc:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    2100:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    2104:	f7ff fd54 	bl	1bb0 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    2108:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    210c:	20003ce0 	.word	0x20003ce0
    ldr r0, =z_interrupt_stacks
    2110:	20003d00 	.word	0x20003d00

00002114 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    2114:	4a06      	ldr	r2, [pc, #24]	; (2130 <z_arm_clear_arm_mpu_config+0x1c>)
    2116:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    2118:	2300      	movs	r3, #0
	int num_regions =
    211a:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    211e:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    2120:	428b      	cmp	r3, r1
    2122:	d100      	bne.n	2126 <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    2124:	4770      	bx	lr
  MPU->RNR = rnr;
    2126:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    2128:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    212a:	3301      	adds	r3, #1
    212c:	e7f8      	b.n	2120 <z_arm_clear_arm_mpu_config+0xc>
    212e:	bf00      	nop
    2130:	e000ed90 	.word	0xe000ed90

00002134 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2134:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    2136:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    2138:	2300      	movs	r3, #0
    213a:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    213e:	f7ff ffe9 	bl	2114 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2142:	4b14      	ldr	r3, [pc, #80]	; (2194 <z_arm_init_arch_hw_at_boot+0x60>)
    2144:	f04f 32ff 	mov.w	r2, #4294967295
    2148:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    214c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2150:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2154:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2158:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    215c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2160:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    2164:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2168:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    216c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    2170:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    2174:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    2178:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    217c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2180:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    2184:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2188:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    218a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    218e:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    2192:	bd08      	pop	{r3, pc}
    2194:	e000e100 	.word	0xe000e100

00002198 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2198:	4b02      	ldr	r3, [pc, #8]	; (21a4 <z_arm_configure_static_mpu_regions+0xc>)
    219a:	4a03      	ldr	r2, [pc, #12]	; (21a8 <z_arm_configure_static_mpu_regions+0x10>)
    219c:	4803      	ldr	r0, [pc, #12]	; (21ac <z_arm_configure_static_mpu_regions+0x14>)
    219e:	2102      	movs	r1, #2
    21a0:	f000 b864 	b.w	226c <arm_core_mpu_configure_static_mpu_regions>
    21a4:	20040000 	.word	0x20040000
    21a8:	20000000 	.word	0x20000000
    21ac:	00007194 	.word	0x00007194

000021b0 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    21b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    21b2:	4f22      	ldr	r7, [pc, #136]	; (223c <mpu_configure_regions+0x8c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    21b4:	2600      	movs	r6, #0
    21b6:	428e      	cmp	r6, r1
    21b8:	da0f      	bge.n	21da <mpu_configure_regions+0x2a>
		if (regions[i].size == 0U) {
    21ba:	6844      	ldr	r4, [r0, #4]
    21bc:	2c00      	cmp	r4, #0
    21be:	d039      	beq.n	2234 <mpu_configure_regions+0x84>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    21c0:	b19b      	cbz	r3, 21ea <mpu_configure_regions+0x3a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    21c2:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    21c6:	ea14 0f0c 	tst.w	r4, ip
    21ca:	d008      	beq.n	21de <mpu_configure_regions+0x2e>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    21cc:	481c      	ldr	r0, [pc, #112]	; (2240 <mpu_configure_regions+0x90>)
    21ce:	4632      	mov	r2, r6
    21d0:	2145      	movs	r1, #69	; 0x45
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    21d2:	f004 f9f3 	bl	65bc <z_log_minimal_printk>
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    21d6:	f06f 0215 	mvn.w	r2, #21
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    21da:	4610      	mov	r0, r2
    21dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		&&
    21de:	2c1f      	cmp	r4, #31
    21e0:	d9f4      	bls.n	21cc <mpu_configure_regions+0x1c>
		((part->start & (part->size - 1U)) == 0U);
    21e2:	6805      	ldr	r5, [r0, #0]
		&&
    21e4:	ea1c 0f05 	tst.w	ip, r5
    21e8:	d1f0      	bne.n	21cc <mpu_configure_regions+0x1c>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    21ea:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    21ec:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    21ee:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    21f2:	b2d2      	uxtb	r2, r2
    21f4:	d90f      	bls.n	2216 <mpu_configure_regions+0x66>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    21f6:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    21fa:	d80e      	bhi.n	221a <mpu_configure_regions+0x6a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    21fc:	3c01      	subs	r4, #1
    21fe:	fab4 f484 	clz	r4, r4
    2202:	f1c4 041f 	rsb	r4, r4, #31
    2206:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    2208:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    220a:	ea4c 0404 	orr.w	r4, ip, r4
    220e:	d906      	bls.n	221e <mpu_configure_regions+0x6e>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2210:	480c      	ldr	r0, [pc, #48]	; (2244 <mpu_configure_regions+0x94>)
    2212:	2145      	movs	r1, #69	; 0x45
    2214:	e7dd      	b.n	21d2 <mpu_configure_regions+0x22>
		return REGION_32B;
    2216:	2408      	movs	r4, #8
    2218:	e7f6      	b.n	2208 <mpu_configure_regions+0x58>
		return REGION_4G;
    221a:	243e      	movs	r4, #62	; 0x3e
    221c:	e7f4      	b.n	2208 <mpu_configure_regions+0x58>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    221e:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2222:	4315      	orrs	r5, r2
    2224:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2228:	f044 0401 	orr.w	r4, r4, #1
    222c:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    222e:	60fd      	str	r5, [r7, #12]
		reg_index++;
    2230:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2232:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    2234:	3601      	adds	r6, #1
    2236:	300c      	adds	r0, #12
    2238:	e7bd      	b.n	21b6 <mpu_configure_regions+0x6>
    223a:	bf00      	nop
    223c:	e000ed90 	.word	0xe000ed90
    2240:	00007d62 	.word	0x00007d62
    2244:	00007d8a 	.word	0x00007d8a

00002248 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2248:	4b03      	ldr	r3, [pc, #12]	; (2258 <arm_core_mpu_enable+0x10>)
    224a:	2205      	movs	r2, #5
    224c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    224e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2252:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2256:	4770      	bx	lr
    2258:	e000ed90 	.word	0xe000ed90

0000225c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    225c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2260:	4b01      	ldr	r3, [pc, #4]	; (2268 <arm_core_mpu_disable+0xc>)
    2262:	2200      	movs	r2, #0
    2264:	605a      	str	r2, [r3, #4]
}
    2266:	4770      	bx	lr
    2268:	e000ed90 	.word	0xe000ed90

0000226c <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    226c:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    226e:	4c03      	ldr	r4, [pc, #12]	; (227c <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    2270:	2301      	movs	r3, #1
    2272:	7822      	ldrb	r2, [r4, #0]
    2274:	f7ff ff9c 	bl	21b0 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2278:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    227a:	bd10      	pop	{r4, pc}
    227c:	200010bd 	.word	0x200010bd

00002280 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2280:	4913      	ldr	r1, [pc, #76]	; (22d0 <z_arm_mpu_init+0x50>)
    2282:	6808      	ldr	r0, [r1, #0]
    2284:	2808      	cmp	r0, #8
{
    2286:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2288:	d81e      	bhi.n	22c8 <z_arm_mpu_init+0x48>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    228a:	f7ff ffe7 	bl	225c <arm_core_mpu_disable>
    228e:	4c11      	ldr	r4, [pc, #68]	; (22d4 <z_arm_mpu_init+0x54>)
    2290:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2292:	2200      	movs	r2, #0
    2294:	4290      	cmp	r0, r2
    2296:	f101 010c 	add.w	r1, r1, #12
    229a:	d105      	bne.n	22a8 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    229c:	4b0e      	ldr	r3, [pc, #56]	; (22d8 <z_arm_mpu_init+0x58>)
    229e:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    22a0:	f7ff ffd2 	bl	2248 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    22a4:	2000      	movs	r0, #0
}
    22a6:	bd10      	pop	{r4, pc}
    22a8:	60a2      	str	r2, [r4, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    22aa:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    22ae:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    22b2:	4313      	orrs	r3, r2
    22b4:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    22b8:	60e3      	str	r3, [r4, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    22ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
    22be:	f043 0301 	orr.w	r3, r3, #1
    22c2:	6123      	str	r3, [r4, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    22c4:	3201      	adds	r2, #1
    22c6:	e7e5      	b.n	2294 <z_arm_mpu_init+0x14>
		return -1;
    22c8:	f04f 30ff 	mov.w	r0, #4294967295
    22cc:	e7eb      	b.n	22a6 <z_arm_mpu_init+0x26>
    22ce:	bf00      	nop
    22d0:	000071ac 	.word	0x000071ac
    22d4:	e000ed90 	.word	0xe000ed90
    22d8:	200010bd 	.word	0x200010bd

000022dc <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    22dc:	4b01      	ldr	r3, [pc, #4]	; (22e4 <__stdout_hook_install+0x8>)
    22de:	6018      	str	r0, [r3, #0]
}
    22e0:	4770      	bx	lr
    22e2:	bf00      	nop
    22e4:	20000010 	.word	0x20000010

000022e8 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    22e8:	f04f 0320 	mov.w	r3, #32
    22ec:	f3ef 8111 	mrs	r1, BASEPRI
    22f0:	f383 8812 	msr	BASEPRI_MAX, r3
    22f4:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    22f8:	4a0f      	ldr	r2, [pc, #60]	; (2338 <nordicsemi_nrf52_init+0x50>)
    22fa:	2301      	movs	r3, #1
    22fc:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2300:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2304:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2308:	4a0c      	ldr	r2, [pc, #48]	; (233c <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    230a:	6812      	ldr	r2, [r2, #0]
    230c:	2a08      	cmp	r2, #8
    230e:	d108      	bne.n	2322 <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2310:	4a0b      	ldr	r2, [pc, #44]	; (2340 <nordicsemi_nrf52_init+0x58>)
    2312:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    2314:	2a05      	cmp	r2, #5
    2316:	d804      	bhi.n	2322 <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    2318:	480a      	ldr	r0, [pc, #40]	; (2344 <nordicsemi_nrf52_init+0x5c>)
    231a:	5c82      	ldrb	r2, [r0, r2]
    231c:	b10a      	cbz	r2, 2322 <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    231e:	4a0a      	ldr	r2, [pc, #40]	; (2348 <nordicsemi_nrf52_init+0x60>)
    2320:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2322:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2326:	2201      	movs	r2, #1
    2328:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    232c:	f381 8811 	msr	BASEPRI, r1
    2330:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2334:	2000      	movs	r0, #0
    2336:	4770      	bx	lr
    2338:	4001e000 	.word	0x4001e000
    233c:	10000130 	.word	0x10000130
    2340:	10000134 	.word	0x10000134
    2344:	00007dc8 	.word	0x00007dc8
    2348:	40000638 	.word	0x40000638

0000234c <sys_arch_reboot>:
    *p_gpregret = val;
    234c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2350:	b2c0      	uxtb	r0, r0
    2352:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2356:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    235a:	4905      	ldr	r1, [pc, #20]	; (2370 <sys_arch_reboot+0x24>)
    235c:	4b05      	ldr	r3, [pc, #20]	; (2374 <sys_arch_reboot+0x28>)
    235e:	68ca      	ldr	r2, [r1, #12]
    2360:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2364:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2366:	60cb      	str	r3, [r1, #12]
    2368:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    236c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    236e:	e7fd      	b.n	236c <sys_arch_reboot+0x20>
    2370:	e000ed00 	.word	0xe000ed00
    2374:	05fa0004 	.word	0x05fa0004

00002378 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2378:	b120      	cbz	r0, 2384 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    237a:	4b03      	ldr	r3, [pc, #12]	; (2388 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    237c:	0180      	lsls	r0, r0, #6
    237e:	f043 0301 	orr.w	r3, r3, #1
    2382:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2384:	4770      	bx	lr
    2386:	bf00      	nop
    2388:	00007110 	.word	0x00007110

0000238c <onoff_stop>:
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    238c:	b570      	push	{r4, r5, r6, lr}
    238e:	4604      	mov	r4, r0
	size_t offset = (size_t)(mgr - data->mgr);
    2390:	480d      	ldr	r0, [pc, #52]	; (23c8 <onoff_stop+0x3c>)
    2392:	1a23      	subs	r3, r4, r0
    2394:	109a      	asrs	r2, r3, #2
    2396:	4b0d      	ldr	r3, [pc, #52]	; (23cc <onoff_stop+0x40>)
    2398:	4353      	muls	r3, r2
    239a:	b2db      	uxtb	r3, r3
	err = set_off_state(&subdata->flags, ctx);
    239c:	250c      	movs	r5, #12
    239e:	435d      	muls	r5, r3
    23a0:	f105 0340 	add.w	r3, r5, #64	; 0x40
{
    23a4:	460e      	mov	r6, r1
	err = set_off_state(&subdata->flags, ctx);
    23a6:	4418      	add	r0, r3
    23a8:	2140      	movs	r1, #64	; 0x40
    23aa:	f004 fa1f 	bl	67ec <set_off_state>
	if (err < 0) {
    23ae:	1e01      	subs	r1, r0, #0
    23b0:	db04      	blt.n	23bc <onoff_stop+0x30>
	get_sub_config(dev, type)->stop();
    23b2:	4b07      	ldr	r3, [pc, #28]	; (23d0 <onoff_stop+0x44>)
    23b4:	442b      	add	r3, r5
    23b6:	685b      	ldr	r3, [r3, #4]
    23b8:	4798      	blx	r3
	return 0;
    23ba:	2100      	movs	r1, #0
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
	notify(mgr, res);
    23bc:	4620      	mov	r0, r4
    23be:	4633      	mov	r3, r6
}
    23c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    23c4:	4718      	bx	r3
    23c6:	bf00      	nop
    23c8:	20000e64 	.word	0x20000e64
    23cc:	b6db6db7 	.word	0xb6db6db7
    23d0:	000071e4 	.word	0x000071e4

000023d4 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    23d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    23d8:	4c0f      	ldr	r4, [pc, #60]	; (2418 <onoff_start+0x44>)
    23da:	4d10      	ldr	r5, [pc, #64]	; (241c <onoff_start+0x48>)
    23dc:	1b03      	subs	r3, r0, r4
    23de:	109b      	asrs	r3, r3, #2
    23e0:	435d      	muls	r5, r3
    23e2:	b2eb      	uxtb	r3, r5
	err = set_starting_state(&subdata->flags, ctx);
    23e4:	250c      	movs	r5, #12
    23e6:	435d      	muls	r5, r3
{
    23e8:	4607      	mov	r7, r0
	err = set_starting_state(&subdata->flags, ctx);
    23ea:	f105 0040 	add.w	r0, r5, #64	; 0x40
{
    23ee:	460e      	mov	r6, r1
	err = set_starting_state(&subdata->flags, ctx);
    23f0:	4420      	add	r0, r4
    23f2:	2140      	movs	r1, #64	; 0x40
    23f4:	f004 fa13 	bl	681e <set_starting_state>
	if (err < 0) {
    23f8:	1e01      	subs	r1, r0, #0
    23fa:	db08      	blt.n	240e <onoff_start+0x3a>
	subdata->cb = cb;
    23fc:	4b08      	ldr	r3, [pc, #32]	; (2420 <onoff_start+0x4c>)
    23fe:	442c      	add	r4, r5
	subdata->user_data = user_data;
    2400:	e9c4 360e 	strd	r3, r6, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    2404:	4b07      	ldr	r3, [pc, #28]	; (2424 <onoff_start+0x50>)
    2406:	595b      	ldr	r3, [r3, r5]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    2408:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    240c:	4718      	bx	r3
		notify(mgr, err);
    240e:	4638      	mov	r0, r7
    2410:	4633      	mov	r3, r6
}
    2412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    2416:	4718      	bx	r3
    2418:	20000e64 	.word	0x20000e64
    241c:	b6db6db7 	.word	0xb6db6db7
    2420:	00006887 	.word	0x00006887
    2424:	000071e4 	.word	0x000071e4

00002428 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2428:	2200      	movs	r2, #0
{
    242a:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    242c:	2101      	movs	r1, #1
{
    242e:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2430:	4610      	mov	r0, r2
    2432:	f7ff fba1 	bl	1b78 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    2436:	2000      	movs	r0, #0
    2438:	f7ff fb80 	bl	1b3c <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    243c:	480f      	ldr	r0, [pc, #60]	; (247c <clk_init+0x54>)
    243e:	f001 fa7b 	bl	3938 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2442:	4b0f      	ldr	r3, [pc, #60]	; (2480 <clk_init+0x58>)
    2444:	4298      	cmp	r0, r3
    2446:	d115      	bne.n	2474 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2448:	f004 fc31 	bl	6cae <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    244c:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    244e:	490d      	ldr	r1, [pc, #52]	; (2484 <clk_init+0x5c>)
    2450:	4630      	mov	r0, r6
    2452:	f004 f856 	bl	6502 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2456:	2800      	cmp	r0, #0
    2458:	db0b      	blt.n	2472 <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    245a:	2501      	movs	r5, #1
    245c:	6435      	str	r5, [r6, #64]	; 0x40
						get_sub_data(dev, i);
    245e:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2460:	4908      	ldr	r1, [pc, #32]	; (2484 <clk_init+0x5c>)
    2462:	f104 001c 	add.w	r0, r4, #28
    2466:	f004 f84c 	bl	6502 <onoff_manager_init>
		if (err < 0) {
    246a:	2800      	cmp	r0, #0
    246c:	db01      	blt.n	2472 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    246e:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    2470:	2000      	movs	r0, #0
}
    2472:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    2474:	f06f 0004 	mvn.w	r0, #4
    2478:	e7fb      	b.n	2472 <clk_init+0x4a>
    247a:	bf00      	nop
    247c:	000024c5 	.word	0x000024c5
    2480:	0bad0000 	.word	0x0bad0000
    2484:	000071fc 	.word	0x000071fc

00002488 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    2488:	b573      	push	{r0, r1, r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    248a:	230c      	movs	r3, #12
static void clkstarted_handle(const struct device *dev,
    248c:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    248e:	480b      	ldr	r0, [pc, #44]	; (24bc <clkstarted_handle.constprop.0+0x34>)
    2490:	434b      	muls	r3, r1
    2492:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    2494:	e9d4 520e 	ldrd	r5, r2, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    2498:	2600      	movs	r6, #0
	set_on_state(&sub_data->flags);
    249a:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    249c:	63a6      	str	r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    249e:	4418      	add	r0, r3
	void *user_data = sub_data->user_data;
    24a0:	9201      	str	r2, [sp, #4]
	set_on_state(&sub_data->flags);
    24a2:	f004 f9da 	bl	685a <set_on_state>
	if (callback) {
    24a6:	b135      	cbz	r5, 24b6 <clkstarted_handle.constprop.0+0x2e>
		callback(dev, (clock_control_subsys_t)type, user_data);
    24a8:	9a01      	ldr	r2, [sp, #4]
    24aa:	4805      	ldr	r0, [pc, #20]	; (24c0 <clkstarted_handle.constprop.0+0x38>)
    24ac:	462b      	mov	r3, r5
}
    24ae:	b002      	add	sp, #8
    24b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    24b4:	4718      	bx	r3
}
    24b6:	b002      	add	sp, #8
    24b8:	bd70      	pop	{r4, r5, r6, pc}
    24ba:	bf00      	nop
    24bc:	20000e64 	.word	0x20000e64
    24c0:	00006e88 	.word	0x00006e88

000024c4 <clock_event_handler>:
	switch (event) {
    24c4:	b110      	cbz	r0, 24cc <clock_event_handler+0x8>
    24c6:	2801      	cmp	r0, #1
    24c8:	d004      	beq.n	24d4 <clock_event_handler+0x10>
    24ca:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    24cc:	4b03      	ldr	r3, [pc, #12]	; (24dc <clock_event_handler+0x18>)
    24ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    24d0:	075b      	lsls	r3, r3, #29
    24d2:	d101      	bne.n	24d8 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    24d4:	f7ff bfd8 	b.w	2488 <clkstarted_handle.constprop.0>
}
    24d8:	4770      	bx	lr
    24da:	bf00      	nop
    24dc:	20000e64 	.word	0x20000e64

000024e0 <generic_hfclk_start>:
{
    24e0:	b508      	push	{r3, lr}
	__asm__ volatile(
    24e2:	f04f 0320 	mov.w	r3, #32
    24e6:	f3ef 8111 	mrs	r1, BASEPRI
    24ea:	f383 8812 	msr	BASEPRI_MAX, r3
    24ee:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    24f2:	4a12      	ldr	r2, [pc, #72]	; (253c <generic_hfclk_start+0x5c>)
    24f4:	6813      	ldr	r3, [r2, #0]
    24f6:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    24fa:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    24fe:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    2500:	d00c      	beq.n	251c <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2502:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2506:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    250a:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    250e:	f013 0301 	ands.w	r3, r3, #1
    2512:	d003      	beq.n	251c <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2514:	480a      	ldr	r0, [pc, #40]	; (2540 <generic_hfclk_start+0x60>)
    2516:	f004 f9a0 	bl	685a <set_on_state>
			already_started = true;
    251a:	2301      	movs	r3, #1
	__asm__ volatile(
    251c:	f381 8811 	msr	BASEPRI, r1
    2520:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2524:	b123      	cbz	r3, 2530 <generic_hfclk_start+0x50>
}
    2526:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    252a:	2000      	movs	r0, #0
    252c:	f7ff bfac 	b.w	2488 <clkstarted_handle.constprop.0>
}
    2530:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    2534:	2001      	movs	r0, #1
    2536:	f001 ba0f 	b.w	3958 <nrfx_clock_start>
    253a:	bf00      	nop
    253c:	20000eb4 	.word	0x20000eb4
    2540:	20000ea4 	.word	0x20000ea4

00002544 <generic_hfclk_stop>:
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2544:	4b09      	ldr	r3, [pc, #36]	; (256c <generic_hfclk_stop+0x28>)
    2546:	f3bf 8f5b 	dmb	ish
    254a:	e853 2f00 	ldrex	r2, [r3]
    254e:	f022 0102 	bic.w	r1, r2, #2
    2552:	e843 1000 	strex	r0, r1, [r3]
    2556:	2800      	cmp	r0, #0
    2558:	d1f7      	bne.n	254a <generic_hfclk_stop+0x6>
    255a:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    255e:	07d3      	lsls	r3, r2, #31
    2560:	d402      	bmi.n	2568 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    2562:	2001      	movs	r0, #1
    2564:	f001 ba2a 	b.w	39bc <nrfx_clock_stop>
}
    2568:	4770      	bx	lr
    256a:	bf00      	nop
    256c:	20000eb4 	.word	0x20000eb4

00002570 <z_nrf_clock_control_lf_on>:
{
    2570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2574:	4937      	ldr	r1, [pc, #220]	; (2654 <z_nrf_clock_control_lf_on+0xe4>)
    2576:	f3bf 8f5b 	dmb	ish
    257a:	4606      	mov	r6, r0
    257c:	2201      	movs	r2, #1
    257e:	e851 3f00 	ldrex	r3, [r1]
    2582:	e841 2000 	strex	r0, r2, [r1]
    2586:	2800      	cmp	r0, #0
    2588:	d1f9      	bne.n	257e <z_nrf_clock_control_lf_on+0xe>
    258a:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    258e:	b933      	cbnz	r3, 259e <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    2590:	4931      	ldr	r1, [pc, #196]	; (2658 <z_nrf_clock_control_lf_on+0xe8>)
		err = onoff_request(mgr, &cli);
    2592:	4832      	ldr	r0, [pc, #200]	; (265c <z_nrf_clock_control_lf_on+0xec>)
    2594:	604b      	str	r3, [r1, #4]
    2596:	60cb      	str	r3, [r1, #12]
    2598:	608a      	str	r2, [r1, #8]
    259a:	f003 ffc5 	bl	6528 <onoff_request>
	switch (start_mode) {
    259e:	1e73      	subs	r3, r6, #1
    25a0:	2b01      	cmp	r3, #1
    25a2:	d832      	bhi.n	260a <z_nrf_clock_control_lf_on+0x9a>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    25a4:	2e01      	cmp	r6, #1
    25a6:	d107      	bne.n	25b8 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    25a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    25ac:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    25b0:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    25b4:	2b01      	cmp	r3, #1
    25b6:	d028      	beq.n	260a <z_nrf_clock_control_lf_on+0x9a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    25b8:	f004 fbf9 	bl	6dae <k_is_in_isr>
    25bc:	4604      	mov	r4, r0
    25be:	b918      	cbnz	r0, 25c8 <z_nrf_clock_control_lf_on+0x58>
	return !z_sys_post_kernel;
    25c0:	4b27      	ldr	r3, [pc, #156]	; (2660 <z_nrf_clock_control_lf_on+0xf0>)
	int key = isr_mode ? irq_lock() : 0;
    25c2:	781b      	ldrb	r3, [r3, #0]
    25c4:	2b00      	cmp	r3, #0
    25c6:	d13e      	bne.n	2646 <z_nrf_clock_control_lf_on+0xd6>
	__asm__ volatile(
    25c8:	f04f 0320 	mov.w	r3, #32
    25cc:	f3ef 8511 	mrs	r5, BASEPRI
    25d0:	f383 8812 	msr	BASEPRI_MAX, r3
    25d4:	f3bf 8f6f 	isb	sy
    25d8:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    25da:	4f22      	ldr	r7, [pc, #136]	; (2664 <z_nrf_clock_control_lf_on+0xf4>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    25dc:	f8df 8088 	ldr.w	r8, [pc, #136]	; 2668 <z_nrf_clock_control_lf_on+0xf8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    25e0:	f8df 9088 	ldr.w	r9, [pc, #136]	; 266c <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    25e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    25e8:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    25ec:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    25f0:	03d2      	lsls	r2, r2, #15
    25f2:	d50c      	bpl.n	260e <z_nrf_clock_control_lf_on+0x9e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    25f4:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    25f8:	2b01      	cmp	r3, #1
    25fa:	d001      	beq.n	2600 <z_nrf_clock_control_lf_on+0x90>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    25fc:	2e01      	cmp	r6, #1
    25fe:	d106      	bne.n	260e <z_nrf_clock_control_lf_on+0x9e>
	if (isr_mode) {
    2600:	b1dc      	cbz	r4, 263a <z_nrf_clock_control_lf_on+0xca>
	__asm__ volatile(
    2602:	f385 8811 	msr	BASEPRI, r5
    2606:	f3bf 8f6f 	isb	sy
}
    260a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    260e:	4628      	mov	r0, r5
    2610:	f7ff fa5c 	bl	1acc <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2614:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2618:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    261c:	2b00      	cmp	r3, #0
    261e:	d1e1      	bne.n	25e4 <z_nrf_clock_control_lf_on+0x74>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2620:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    2622:	2900      	cmp	r1, #0
    2624:	d0de      	beq.n	25e4 <z_nrf_clock_control_lf_on+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2626:	603b      	str	r3, [r7, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2628:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    262a:	2301      	movs	r3, #1
    262c:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    2630:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2634:	f8c9 3000 	str.w	r3, [r9]
}
    2638:	e7d4      	b.n	25e4 <z_nrf_clock_control_lf_on+0x74>
    p_reg->INTENSET = mask;
    263a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    263e:	2202      	movs	r2, #2
    2640:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2644:	e7e1      	b.n	260a <z_nrf_clock_control_lf_on+0x9a>
    p_reg->INTENCLR = mask;
    2646:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    264a:	2202      	movs	r2, #2
    264c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    2650:	4605      	mov	r5, r0
}
    2652:	e7c2      	b.n	25da <z_nrf_clock_control_lf_on+0x6a>
    2654:	20000eb8 	.word	0x20000eb8
    2658:	20000e54 	.word	0x20000e54
    265c:	20000e80 	.word	0x20000e80
    2660:	200014cf 	.word	0x200014cf
    2664:	40000104 	.word	0x40000104
    2668:	e000e100 	.word	0xe000e100
    266c:	40000008 	.word	0x40000008

00002670 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    2670:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    2672:	4b08      	ldr	r3, [pc, #32]	; (2694 <uart_console_init+0x24>)
    2674:	4808      	ldr	r0, [pc, #32]	; (2698 <uart_console_init+0x28>)
    2676:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    2678:	f004 fb8f 	bl	6d9a <z_device_ready>
    267c:	b138      	cbz	r0, 268e <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    267e:	4807      	ldr	r0, [pc, #28]	; (269c <uart_console_init+0x2c>)
    2680:	f7ff fe2c 	bl	22dc <__stdout_hook_install>
	__printk_hook_install(console_out);
    2684:	4805      	ldr	r0, [pc, #20]	; (269c <uart_console_init+0x2c>)
    2686:	f7fe fe6d 	bl	1364 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    268a:	2000      	movs	r0, #0
}
    268c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    268e:	f06f 0012 	mvn.w	r0, #18
    2692:	e7fb      	b.n	268c <uart_console_init+0x1c>
    2694:	20000ebc 	.word	0x20000ebc
    2698:	00006ee8 	.word	0x00006ee8
    269c:	000026a1 	.word	0x000026a1

000026a0 <console_out>:
	if ('\n' == c) {
    26a0:	280a      	cmp	r0, #10
{
    26a2:	b538      	push	{r3, r4, r5, lr}
    26a4:	4d07      	ldr	r5, [pc, #28]	; (26c4 <console_out+0x24>)
    26a6:	4604      	mov	r4, r0
	if ('\n' == c) {
    26a8:	d104      	bne.n	26b4 <console_out+0x14>
    26aa:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    26ac:	6883      	ldr	r3, [r0, #8]
    26ae:	210d      	movs	r1, #13
    26b0:	685b      	ldr	r3, [r3, #4]
    26b2:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    26b4:	6828      	ldr	r0, [r5, #0]
    26b6:	6883      	ldr	r3, [r0, #8]
    26b8:	b2e1      	uxtb	r1, r4
    26ba:	685b      	ldr	r3, [r3, #4]
    26bc:	4798      	blx	r3
}
    26be:	4620      	mov	r0, r4
    26c0:	bd38      	pop	{r3, r4, r5, pc}
    26c2:	bf00      	nop
    26c4:	20000ebc 	.word	0x20000ebc

000026c8 <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    26c8:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    26ca:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    26cc:	d002      	beq.n	26d4 <nrfx_gpio_handler+0xc>
    26ce:	2b01      	cmp	r3, #1
    26d0:	d01d      	beq.n	270e <nrfx_gpio_handler+0x46>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    26d2:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    26d4:	4e0f      	ldr	r6, [pc, #60]	; (2714 <nrfx_gpio_handler+0x4c>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    26d6:	6933      	ldr	r3, [r6, #16]
    26d8:	6859      	ldr	r1, [r3, #4]
    26da:	2900      	cmp	r1, #0
    26dc:	d0f9      	beq.n	26d2 <nrfx_gpio_handler+0xa>
    26de:	680c      	ldr	r4, [r1, #0]
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    26e0:	f000 031f 	and.w	r3, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    26e4:	2501      	movs	r5, #1
    26e6:	2c00      	cmp	r4, #0
    26e8:	fa05 f503 	lsl.w	r5, r5, r3
	return node->next;
    26ec:	bf38      	it	cc
    26ee:	2400      	movcc	r4, #0
		if (cb->pin_mask & pins) {
    26f0:	688a      	ldr	r2, [r1, #8]
    26f2:	402a      	ands	r2, r5
    26f4:	d002      	beq.n	26fc <nrfx_gpio_handler+0x34>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    26f6:	684b      	ldr	r3, [r1, #4]
    26f8:	4630      	mov	r0, r6
    26fa:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    26fc:	2c00      	cmp	r4, #0
    26fe:	d0e8      	beq.n	26d2 <nrfx_gpio_handler+0xa>
    2700:	6823      	ldr	r3, [r4, #0]
    2702:	2b00      	cmp	r3, #0
    2704:	bf38      	it	cc
    2706:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2708:	4621      	mov	r1, r4
    270a:	461c      	mov	r4, r3
    270c:	e7f0      	b.n	26f0 <nrfx_gpio_handler+0x28>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    270e:	4e02      	ldr	r6, [pc, #8]	; (2718 <nrfx_gpio_handler+0x50>)
    2710:	e7e1      	b.n	26d6 <nrfx_gpio_handler+0xe>
    2712:	bf00      	nop
    2714:	00006ea0 	.word	0x00006ea0
    2718:	00006eb8 	.word	0x00006eb8

0000271c <gpio_nrfx_pin_interrupt_configure>:
{
    271c:	b530      	push	{r4, r5, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    271e:	6840      	ldr	r0, [r0, #4]
    2720:	7b04      	ldrb	r4, [r0, #12]
    2722:	f001 051f 	and.w	r5, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    2726:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    272a:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    272e:	b085      	sub	sp, #20
    2730:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    2734:	d104      	bne.n	2740 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    2736:	4628      	mov	r0, r5
    2738:	f001 fbe2 	bl	3f00 <nrfx_gpiote_trigger_disable>
	return 0;
    273c:	2000      	movs	r0, #0
    273e:	e032      	b.n	27a6 <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
    2740:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2744:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2748:	d12f      	bne.n	27aa <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    274a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    274e:	bf0c      	ite	eq
    2750:	2304      	moveq	r3, #4
    2752:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    2754:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2758:	6883      	ldr	r3, [r0, #8]
    275a:	fa23 f101 	lsr.w	r1, r3, r1
    275e:	07c9      	lsls	r1, r1, #31
    2760:	d42f      	bmi.n	27c2 <gpio_nrfx_pin_interrupt_configure+0xa6>
    2762:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    2766:	d12c      	bne.n	27c2 <gpio_nrfx_pin_interrupt_configure+0xa6>

    return pin_number >> 5;
    2768:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
    276a:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    276c:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
    2770:	4a1c      	ldr	r2, [pc, #112]	; (27e4 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2772:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    2776:	bf18      	it	ne
    2778:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    277c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2780:	07db      	lsls	r3, r3, #31
    2782:	d41e      	bmi.n	27c2 <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2784:	f10d 0407 	add.w	r4, sp, #7
    2788:	4621      	mov	r1, r4
    278a:	4628      	mov	r0, r5
    278c:	f001 fb24 	bl	3dd8 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2790:	4b15      	ldr	r3, [pc, #84]	; (27e8 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    2792:	4298      	cmp	r0, r3
    2794:	d114      	bne.n	27c0 <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
    2796:	4620      	mov	r0, r4
    2798:	f001 fb68 	bl	3e6c <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    279c:	4b13      	ldr	r3, [pc, #76]	; (27ec <gpio_nrfx_pin_interrupt_configure+0xd0>)
    279e:	4298      	cmp	r0, r3
    27a0:	d00e      	beq.n	27c0 <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
    27a2:	f06f 000b 	mvn.w	r0, #11
}
    27a6:	b005      	add	sp, #20
    27a8:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    27aa:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    27ae:	d005      	beq.n	27bc <gpio_nrfx_pin_interrupt_configure+0xa0>
    27b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    27b4:	bf0c      	ite	eq
    27b6:	2302      	moveq	r3, #2
    27b8:	2301      	movne	r3, #1
    27ba:	e7cb      	b.n	2754 <gpio_nrfx_pin_interrupt_configure+0x38>
    27bc:	2303      	movs	r3, #3
    27be:	e7c9      	b.n	2754 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    27c0:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    27c2:	2300      	movs	r3, #0
    27c4:	4619      	mov	r1, r3
    27c6:	aa02      	add	r2, sp, #8
    27c8:	4628      	mov	r0, r5
    27ca:	f001 f9e3 	bl	3b94 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    27ce:	4b07      	ldr	r3, [pc, #28]	; (27ec <gpio_nrfx_pin_interrupt_configure+0xd0>)
    27d0:	4298      	cmp	r0, r3
    27d2:	d104      	bne.n	27de <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    27d4:	2101      	movs	r1, #1
    27d6:	4628      	mov	r0, r5
    27d8:	f001 fb4e 	bl	3e78 <nrfx_gpiote_trigger_enable>
    27dc:	e7ae      	b.n	273c <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    27de:	f06f 0004 	mvn.w	r0, #4
    27e2:	e7e0      	b.n	27a6 <gpio_nrfx_pin_interrupt_configure+0x8a>
    27e4:	50000300 	.word	0x50000300
    27e8:	0bad0004 	.word	0x0bad0004
    27ec:	0bad0000 	.word	0x0bad0000

000027f0 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    27f0:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    27f2:	f001 fb2b 	bl	3e4c <nrfx_gpiote_is_init>
    27f6:	4604      	mov	r4, r0
    27f8:	b968      	cbnz	r0, 2816 <CONFIG_MAIN_STACK_SIZE+0x16>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    27fa:	f001 faff 	bl	3dfc <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    27fe:	4b08      	ldr	r3, [pc, #32]	; (2820 <CONFIG_MAIN_STACK_SIZE+0x20>)
    2800:	4298      	cmp	r0, r3
    2802:	d10a      	bne.n	281a <CONFIG_MAIN_STACK_SIZE+0x1a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2804:	4807      	ldr	r0, [pc, #28]	; (2824 <CONFIG_MAIN_STACK_SIZE+0x24>)
    2806:	4621      	mov	r1, r4
    2808:	f001 fae0 	bl	3dcc <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    280c:	4622      	mov	r2, r4
    280e:	2105      	movs	r1, #5
    2810:	2006      	movs	r0, #6
    2812:	f7ff f9b1 	bl	1b78 <z_arm_irq_priority_set>
		return 0;
    2816:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2818:	bd10      	pop	{r4, pc}
		return -EIO;
    281a:	f06f 0004 	mvn.w	r0, #4
    281e:	e7fb      	b.n	2818 <CONFIG_MAIN_STACK_SIZE+0x18>
    2820:	0bad0000 	.word	0x0bad0000
    2824:	000026c9 	.word	0x000026c9

00002828 <gpio_nrfx_pin_configure>:
{
    2828:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    282c:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    282e:	7b3b      	ldrb	r3, [r7, #12]
    2830:	f001 051f 	and.w	r5, r1, #31
{
    2834:	b085      	sub	sp, #20
    2836:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2838:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    283c:	4614      	mov	r4, r2
    283e:	b9ca      	cbnz	r2, 2874 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2840:	a902      	add	r1, sp, #8
    2842:	4628      	mov	r0, r5
    2844:	f001 fac8 	bl	3dd8 <nrfx_gpiote_channel_get>
    2848:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    284a:	4628      	mov	r0, r5
    284c:	f001 fb7a 	bl	3f44 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2850:	4b48      	ldr	r3, [pc, #288]	; (2974 <gpio_nrfx_pin_configure+0x14c>)
    2852:	4298      	cmp	r0, r3
    2854:	d004      	beq.n	2860 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    2856:	f06f 0004 	mvn.w	r0, #4
}
    285a:	b005      	add	sp, #20
    285c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    2860:	4284      	cmp	r4, r0
    2862:	d105      	bne.n	2870 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    2864:	f89d 0008 	ldrb.w	r0, [sp, #8]
    2868:	f001 fafa 	bl	3e60 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    286c:	42a0      	cmp	r0, r4
    286e:	d1f2      	bne.n	2856 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2870:	2000      	movs	r0, #0
    2872:	e7f2      	b.n	285a <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2874:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    2878:	f10d 0103 	add.w	r1, sp, #3
    287c:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    287e:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2882:	f001 faa9 	bl	3dd8 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2886:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    2888:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    288a:	aa02      	add	r2, sp, #8
    288c:	4649      	mov	r1, r9
    288e:	4628      	mov	r0, r5
    2890:	f001 f980 	bl	3b94 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2894:	4b37      	ldr	r3, [pc, #220]	; (2974 <gpio_nrfx_pin_configure+0x14c>)
    2896:	4298      	cmp	r0, r3
    2898:	d002      	beq.n	28a0 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    289a:	f06f 0015 	mvn.w	r0, #21
    289e:	e7dc      	b.n	285a <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    28a0:	4580      	cmp	r8, r0
    28a2:	d103      	bne.n	28ac <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    28a4:	f89d 0003 	ldrb.w	r0, [sp, #3]
    28a8:	f001 fada 	bl	3e60 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    28ac:	05a3      	lsls	r3, r4, #22
    28ae:	d54e      	bpl.n	294e <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    28b0:	4b31      	ldr	r3, [pc, #196]	; (2978 <gpio_nrfx_pin_configure+0x150>)
    28b2:	4a32      	ldr	r2, [pc, #200]	; (297c <gpio_nrfx_pin_configure+0x154>)
    28b4:	4023      	ands	r3, r4
    28b6:	4293      	cmp	r3, r2
    28b8:	d03a      	beq.n	2930 <gpio_nrfx_pin_configure+0x108>
    28ba:	d80c      	bhi.n	28d6 <gpio_nrfx_pin_configure+0xae>
    28bc:	2b06      	cmp	r3, #6
    28be:	d014      	beq.n	28ea <gpio_nrfx_pin_configure+0xc2>
    28c0:	d804      	bhi.n	28cc <gpio_nrfx_pin_configure+0xa4>
    28c2:	b193      	cbz	r3, 28ea <gpio_nrfx_pin_configure+0xc2>
    28c4:	2b02      	cmp	r3, #2
    28c6:	d1e8      	bne.n	289a <gpio_nrfx_pin_configure+0x72>
    28c8:	2304      	movs	r3, #4
    28ca:	e00e      	b.n	28ea <gpio_nrfx_pin_configure+0xc2>
    28cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    28d0:	d1e3      	bne.n	289a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    28d2:	2301      	movs	r3, #1
    28d4:	e009      	b.n	28ea <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    28d6:	4a2a      	ldr	r2, [pc, #168]	; (2980 <gpio_nrfx_pin_configure+0x158>)
    28d8:	4293      	cmp	r3, r2
    28da:	d02b      	beq.n	2934 <gpio_nrfx_pin_configure+0x10c>
    28dc:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    28e0:	d02a      	beq.n	2938 <gpio_nrfx_pin_configure+0x110>
    28e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    28e6:	d1d8      	bne.n	289a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    28e8:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    28ea:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    28ee:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    28f2:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    28f6:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    28f8:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    28fc:	bf54      	ite	pl
    28fe:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    2902:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2904:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    2906:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    290a:	d517      	bpl.n	293c <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    290c:	687b      	ldr	r3, [r7, #4]
    290e:	2101      	movs	r1, #1
    2910:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    2914:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2918:	2200      	movs	r2, #0
    291a:	a901      	add	r1, sp, #4
    291c:	4628      	mov	r0, r5
    291e:	f001 f9e5 	bl	3cec <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2922:	4b14      	ldr	r3, [pc, #80]	; (2974 <gpio_nrfx_pin_configure+0x14c>)
    2924:	4298      	cmp	r0, r3
    2926:	bf14      	ite	ne
    2928:	f06f 0015 	mvnne.w	r0, #21
    292c:	2000      	moveq	r0, #0
    292e:	e794      	b.n	285a <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    2930:	2307      	movs	r3, #7
    2932:	e7da      	b.n	28ea <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    2934:	2305      	movs	r3, #5
    2936:	e7d8      	b.n	28ea <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    2938:	2303      	movs	r3, #3
    293a:	e7d6      	b.n	28ea <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    293c:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    293e:	bf41      	itttt	mi
    2940:	687b      	ldrmi	r3, [r7, #4]
    2942:	2101      	movmi	r1, #1
    2944:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    2948:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    294c:	e7e4      	b.n	2918 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    294e:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2950:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    2954:	bf54      	ite	pl
    2956:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    295a:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    295c:	461a      	mov	r2, r3
    295e:	a901      	add	r1, sp, #4
    2960:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    2962:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2966:	f001 f915 	bl	3b94 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    296a:	4b02      	ldr	r3, [pc, #8]	; (2974 <gpio_nrfx_pin_configure+0x14c>)
    296c:	4298      	cmp	r0, r3
    296e:	f43f af7f 	beq.w	2870 <gpio_nrfx_pin_configure+0x48>
    2972:	e792      	b.n	289a <gpio_nrfx_pin_configure+0x72>
    2974:	0bad0000 	.word	0x0bad0000
    2978:	00f00006 	.word	0x00f00006
    297c:	00100006 	.word	0x00100006
    2980:	00400002 	.word	0x00400002

00002984 <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(const struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
    2984:	4b02      	ldr	r3, [pc, #8]	; (2990 <flash_nrf_pages_layout+0xc>)
    2986:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
    2988:	2301      	movs	r3, #1
    298a:	6013      	str	r3, [r2, #0]
}
    298c:	4770      	bx	lr
    298e:	bf00      	nop
    2990:	20000ed8 	.word	0x20000ed8

00002994 <flash_nrf_get_parameters>:
flash_nrf_get_parameters(const struct device *dev)
{
	ARG_UNUSED(dev);

	return &flash_nrf_parameters;
}
    2994:	4800      	ldr	r0, [pc, #0]	; (2998 <flash_nrf_get_parameters+0x4>)
    2996:	4770      	bx	lr
    2998:	00007264 	.word	0x00007264

0000299c <nrf_flash_init>:
	.page_layout = flash_nrf_pages_layout,
#endif
};

static int nrf_flash_init(const struct device *dev)
{
    299c:	b510      	push	{r4, lr}
#ifndef CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE
	nrf_flash_sync_init();
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
    299e:	f004 f9f0 	bl	6d82 <nrfx_nvmc_flash_page_count_get>
    29a2:	4c03      	ldr	r4, [pc, #12]	; (29b0 <nrf_flash_init+0x14>)
    29a4:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
    29a6:	f004 f9e8 	bl	6d7a <nrfx_nvmc_flash_page_size_get>
    29aa:	6060      	str	r0, [r4, #4]
#endif

	return 0;
}
    29ac:	2000      	movs	r0, #0
    29ae:	bd10      	pop	{r4, pc}
    29b0:	20000ed8 	.word	0x20000ed8

000029b4 <restore_pofwarn.part.0>:
    uint32_t pofcon = p_reg->POFCON;
    29b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    29b8:	f8d2 1510 	ldr.w	r1, [r2, #1296]	; 0x510
    uint32_t pofcon = p_reg->POFCON;
    29bc:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
        (((uint32_t)thr) << POWER_POFCON_THRESHOLD_Pos) |
    29c0:	f001 011e 	and.w	r1, r1, #30
    pofcon &= ~(POWER_POFCON_THRESHOLD_Msk | POWER_POFCON_POF_Msk);
    29c4:	f023 031f 	bic.w	r3, r3, #31
    29c8:	430b      	orrs	r3, r1
    pofcon |=
    29ca:	f043 0301 	orr.w	r3, r3, #1
    p_reg->POFCON = pofcon;
    29ce:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510

	if (pofcon_enabled) {
		pof_thr = nrf_power_pofcon_get(NRF_POWER, NULL);

		nrf_power_pofcon_set(NRF_POWER, true, pof_thr);
		pofcon_enabled = false;
    29d2:	4b02      	ldr	r3, [pc, #8]	; (29dc <restore_pofwarn.part.0+0x28>)
    29d4:	2200      	movs	r2, #0
    29d6:	701a      	strb	r2, [r3, #0]
	}
}
    29d8:	4770      	bx	lr
    29da:	bf00      	nop
    29dc:	200010be 	.word	0x200010be

000029e0 <suspend_pofwarn.part.0>:
    uint32_t pofcon = p_reg->POFCON;
    29e0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    29e4:	f8d1 2510 	ldr.w	r2, [r1, #1296]	; 0x510
	if (enabled) {
    29e8:	f012 0001 	ands.w	r0, r2, #1
    29ec:	d01a      	beq.n	2a24 <suspend_pofwarn.part.0+0x44>
    uint32_t pofcon = p_reg->POFCON;
    29ee:	f8d1 0510 	ldr.w	r0, [r1, #1296]	; 0x510
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    29f2:	4b0d      	ldr	r3, [pc, #52]	; (2a28 <suspend_pofwarn.part.0+0x48>)
    pofcon &= ~(POWER_POFCON_THRESHOLD_Msk | POWER_POFCON_POF_Msk);
    29f4:	f020 001f 	bic.w	r0, r0, #31
        (((uint32_t)thr) << POWER_POFCON_THRESHOLD_Pos) |
    29f8:	f002 021e 	and.w	r2, r2, #30
    pofcon |=
    29fc:	4310      	orrs	r0, r2
    p_reg->POFCON = pofcon;
    29fe:	f8c1 0510 	str.w	r0, [r1, #1296]	; 0x510
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2a02:	6818      	ldr	r0, [r3, #0]
		if (nrf_power_event_check(NRF_POWER, NRF_POWER_EVENT_POFWARN)) {
    2a04:	b158      	cbz	r0, 2a1e <suspend_pofwarn.part.0+0x3e>
    uint32_t pofcon = p_reg->POFCON;
    2a06:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
    pofcon &= ~(POWER_POFCON_THRESHOLD_Msk | POWER_POFCON_POF_Msk);
    2a0a:	f023 031f 	bic.w	r3, r3, #31
    2a0e:	4313      	orrs	r3, r2
    pofcon |=
    2a10:	f043 0301 	orr.w	r3, r3, #1
    p_reg->POFCON = pofcon;
    2a14:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
			return -ECANCELED;
    2a18:	f06f 008b 	mvn.w	r0, #139	; 0x8b
    2a1c:	4770      	bx	lr
		pofcon_enabled = enabled;
    2a1e:	4b03      	ldr	r3, [pc, #12]	; (2a2c <suspend_pofwarn.part.0+0x4c>)
    2a20:	2201      	movs	r2, #1
    2a22:	701a      	strb	r2, [r3, #0]
}
    2a24:	4770      	bx	lr
    2a26:	bf00      	nop
    2a28:	40000108 	.word	0x40000108
    2a2c:	200010be 	.word	0x200010be

00002a30 <flash_nrf_erase>:
{
    2a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2a34:	460e      	mov	r6, r1
    2a36:	4614      	mov	r4, r2
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    2a38:	f004 f99f 	bl	6d7a <nrfx_nvmc_flash_page_size_get>
	if (is_regular_addr_valid(addr, size)) {
    2a3c:	4621      	mov	r1, r4
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    2a3e:	4605      	mov	r5, r0
	if (is_regular_addr_valid(addr, size)) {
    2a40:	4630      	mov	r0, r6
    2a42:	f003 ffb0 	bl	69a6 <is_regular_addr_valid>
    2a46:	4637      	mov	r7, r6
    2a48:	b390      	cbz	r0, 2ab0 <flash_nrf_erase+0x80>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
    2a4a:	fbb6 f3f5 	udiv	r3, r6, r5
    2a4e:	fb05 6313 	mls	r3, r5, r3, r6
    2a52:	b923      	cbnz	r3, 2a5e <flash_nrf_erase+0x2e>
    2a54:	fbb4 f3f5 	udiv	r3, r4, r5
    2a58:	fb05 4013 	mls	r0, r5, r3, r4
    2a5c:	b140      	cbz	r0, 2a70 <flash_nrf_erase+0x40>
			LOG_ERR("unaligned address: 0x%08lx:%zu",
    2a5e:	4817      	ldr	r0, [pc, #92]	; (2abc <flash_nrf_erase+0x8c>)
    2a60:	4623      	mov	r3, r4
    2a62:	4632      	mov	r2, r6
    2a64:	2145      	movs	r1, #69	; 0x45
		LOG_ERR("invalid address: 0x%08lx:%zu",
    2a66:	f003 fda9 	bl	65bc <z_log_minimal_printk>
    2a6a:	f06f 0015 	mvn.w	r0, #21
    2a6e:	e016      	b.n	2a9e <flash_nrf_erase+0x6e>
		if (!n_pages) {
    2a70:	42a5      	cmp	r5, r4
    2a72:	d814      	bhi.n	2a9e <flash_nrf_erase+0x6e>
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    2a74:	f004 f981 	bl	6d7a <nrfx_nvmc_flash_page_size_get>
    #else
        #if defined (NRF52805_XXAA) || defined (DEVELOP_IN_NRF52805)\
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2a78:	4e11      	ldr	r6, [pc, #68]	; (2ac0 <flash_nrf_erase+0x90>)
	if (pofcon_enabled) {
    2a7a:	f8df 804c 	ldr.w	r8, [pc, #76]	; 2ac8 <flash_nrf_erase+0x98>
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    2a7e:	4605      	mov	r5, r0
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2a80:	6833      	ldr	r3, [r6, #0]
    2a82:	2b08      	cmp	r3, #8
    2a84:	d00d      	beq.n	2aa2 <flash_nrf_erase+0x72>
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
    2a86:	4638      	mov	r0, r7
    2a88:	f001 fb58 	bl	413c <nrfx_nvmc_page_erase>
	if (pofcon_enabled) {
    2a8c:	f898 3000 	ldrb.w	r3, [r8]
    2a90:	b10b      	cbz	r3, 2a96 <flash_nrf_erase+0x66>
    2a92:	f7ff ff8f 	bl	29b4 <restore_pofwarn.part.0>
	} while (e_ctx->len > 0);
    2a96:	1b64      	subs	r4, r4, r5
    2a98:	442f      	add	r7, r5
    2a9a:	d1f1      	bne.n	2a80 <flash_nrf_erase+0x50>
	return (e_ctx->len > 0) ? FLASH_OP_ONGOING : FLASH_OP_DONE;
    2a9c:	4620      	mov	r0, r4
}
    2a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            {
                switch(var2)
    2aa2:	f7ff ff9d 	bl	29e0 <suspend_pofwarn.part.0>
		if (SUSPEND_POFWARN()) {
    2aa6:	2800      	cmp	r0, #0
    2aa8:	d0ed      	beq.n	2a86 <flash_nrf_erase+0x56>
			return -ECANCELED;
    2aaa:	f06f 008b 	mvn.w	r0, #139	; 0x8b
	return ret;
    2aae:	e7f6      	b.n	2a9e <flash_nrf_erase+0x6e>
		LOG_ERR("invalid address: 0x%08lx:%zu",
    2ab0:	4804      	ldr	r0, [pc, #16]	; (2ac4 <flash_nrf_erase+0x94>)
    2ab2:	4623      	mov	r3, r4
    2ab4:	4632      	mov	r2, r6
    2ab6:	2145      	movs	r1, #69	; 0x45
    2ab8:	e7d5      	b.n	2a66 <flash_nrf_erase+0x36>
    2aba:	bf00      	nop
    2abc:	00007dfc 	.word	0x00007dfc
    2ac0:	10000130 	.word	0x10000130
    2ac4:	00007e20 	.word	0x00007e20
    2ac8:	200010be 	.word	0x200010be

00002acc <flash_nrf_read>:
{
    2acc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    2ace:	460c      	mov	r4, r1
	if (is_regular_addr_valid(addr, len)) {
    2ad0:	4620      	mov	r0, r4
    2ad2:	4619      	mov	r1, r3
    2ad4:	9301      	str	r3, [sp, #4]
{
    2ad6:	4615      	mov	r5, r2
	if (is_regular_addr_valid(addr, len)) {
    2ad8:	f003 ff65 	bl	69a6 <is_regular_addr_valid>
    2adc:	9b01      	ldr	r3, [sp, #4]
    2ade:	b940      	cbnz	r0, 2af2 <flash_nrf_read+0x26>
		LOG_ERR("invalid address: 0x%08lx:%zu",
    2ae0:	4809      	ldr	r0, [pc, #36]	; (2b08 <flash_nrf_read+0x3c>)
    2ae2:	4622      	mov	r2, r4
    2ae4:	2145      	movs	r1, #69	; 0x45
    2ae6:	f003 fd69 	bl	65bc <z_log_minimal_printk>
    2aea:	f06f 0015 	mvn.w	r0, #21
}
    2aee:	b003      	add	sp, #12
    2af0:	bd30      	pop	{r4, r5, pc}
	if (!len) {
    2af2:	b133      	cbz	r3, 2b02 <flash_nrf_read+0x36>
	memcpy(data, (void *)addr, len);
    2af4:	461a      	mov	r2, r3
    2af6:	4621      	mov	r1, r4
    2af8:	4628      	mov	r0, r5
    2afa:	f003 fe57 	bl	67ac <memcpy>
	return 0;
    2afe:	2000      	movs	r0, #0
    2b00:	e7f5      	b.n	2aee <flash_nrf_read+0x22>
		return 0;
    2b02:	4618      	mov	r0, r3
    2b04:	e7f3      	b.n	2aee <flash_nrf_read+0x22>
    2b06:	bf00      	nop
    2b08:	00007e20 	.word	0x00007e20

00002b0c <flash_nrf_write>:
{
    2b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2b10:	460e      	mov	r6, r1
	if (is_regular_addr_valid(addr, len)) {
    2b12:	4630      	mov	r0, r6
    2b14:	4619      	mov	r1, r3
{
    2b16:	4617      	mov	r7, r2
    2b18:	461c      	mov	r4, r3
	if (is_regular_addr_valid(addr, len)) {
    2b1a:	f003 ff44 	bl	69a6 <is_regular_addr_valid>
    2b1e:	b948      	cbnz	r0, 2b34 <flash_nrf_write+0x28>
		LOG_ERR("invalid address: 0x%08lx:%zu",
    2b20:	481e      	ldr	r0, [pc, #120]	; (2b9c <flash_nrf_write+0x90>)
    2b22:	4623      	mov	r3, r4
    2b24:	4632      	mov	r2, r6
    2b26:	2145      	movs	r1, #69	; 0x45
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
    2b28:	f003 fd48 	bl	65bc <z_log_minimal_printk>
		return -EINVAL;
    2b2c:	f06f 0015 	mvn.w	r0, #21
}
    2b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return (data & 0x3) ? false : true;
    2b34:	ea44 0506 	orr.w	r5, r4, r6
	if (!is_aligned_32(addr) || (len % sizeof(uint32_t))) {
    2b38:	f015 0503 	ands.w	r5, r5, #3
    2b3c:	d004      	beq.n	2b48 <flash_nrf_write+0x3c>
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
    2b3e:	4818      	ldr	r0, [pc, #96]	; (2ba0 <flash_nrf_write+0x94>)
    2b40:	4623      	mov	r3, r4
    2b42:	4632      	mov	r2, r6
    2b44:	2145      	movs	r1, #69	; 0x45
    2b46:	e7ef      	b.n	2b28 <flash_nrf_write+0x1c>
	if (!len) {
    2b48:	b334      	cbz	r4, 2b98 <flash_nrf_write+0x8c>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2b4a:	f8df 905c 	ldr.w	r9, [pc, #92]	; 2ba8 <flash_nrf_write+0x9c>
	if (pofcon_enabled) {
    2b4e:	f8df a05c 	ldr.w	sl, [pc, #92]	; 2bac <flash_nrf_write+0xa0>
    2b52:	f024 0403 	bic.w	r4, r4, #3
	while (w_ctx->len >= sizeof(uint32_t)) {
    2b56:	42a5      	cmp	r5, r4
    2b58:	eb05 0806 	add.w	r8, r5, r6
    2b5c:	d106      	bne.n	2b6c <flash_nrf_write+0x60>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_nvmc_ready_check(NRF_NVMC_Type const * p_reg)
{
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    2b5e:	4a11      	ldr	r2, [pc, #68]	; (2ba4 <flash_nrf_write+0x98>)
    2b60:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
	while (!nrfx_nvmc_write_done_check()) {
    2b64:	07db      	lsls	r3, r3, #31
    2b66:	d5fb      	bpl.n	2b60 <flash_nrf_write+0x54>
	return FLASH_OP_DONE;
    2b68:	2000      	movs	r0, #0
    2b6a:	e7e1      	b.n	2b30 <flash_nrf_write+0x24>
            if (var1 == 0x08)
    2b6c:	f8d9 3000 	ldr.w	r3, [r9]
    2b70:	2b08      	cmp	r3, #8
    2b72:	d00a      	beq.n	2b8a <flash_nrf_write+0x7e>
		nrfx_nvmc_word_write(w_ctx->flash_addr,
    2b74:	5979      	ldr	r1, [r7, r5]
    2b76:	4640      	mov	r0, r8
    2b78:	f001 fb00 	bl	417c <nrfx_nvmc_word_write>
	if (pofcon_enabled) {
    2b7c:	f89a 3000 	ldrb.w	r3, [sl]
    2b80:	b10b      	cbz	r3, 2b86 <flash_nrf_write+0x7a>
    2b82:	f7ff ff17 	bl	29b4 <restore_pofwarn.part.0>
	w_ctx->len -= shift;
    2b86:	3504      	adds	r5, #4
}
    2b88:	e7e5      	b.n	2b56 <flash_nrf_write+0x4a>
                switch(var2)
    2b8a:	f7ff ff29 	bl	29e0 <suspend_pofwarn.part.0>
		if (SUSPEND_POFWARN()) {
    2b8e:	2800      	cmp	r0, #0
    2b90:	d0f0      	beq.n	2b74 <flash_nrf_write+0x68>
			return -ECANCELED;
    2b92:	f06f 008b 	mvn.w	r0, #139	; 0x8b
	return ret;
    2b96:	e7cb      	b.n	2b30 <flash_nrf_write+0x24>
		return 0;
    2b98:	4620      	mov	r0, r4
    2b9a:	e7c9      	b.n	2b30 <flash_nrf_write+0x24>
    2b9c:	00007e20 	.word	0x00007e20
    2ba0:	00007e42 	.word	0x00007e42
    2ba4:	4001e000 	.word	0x4001e000
    2ba8:	10000130 	.word	0x10000130
    2bac:	200010be 	.word	0x200010be

00002bb0 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    2bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    2bb2:	794b      	ldrb	r3, [r1, #5]
    2bb4:	2b01      	cmp	r3, #1
    2bb6:	d026      	beq.n	2c06 <uarte_nrfx_configure+0x56>
    2bb8:	2b03      	cmp	r3, #3
    2bba:	d121      	bne.n	2c00 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    2bbc:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    2bbe:	798b      	ldrb	r3, [r1, #6]
    2bc0:	2b03      	cmp	r3, #3
    2bc2:	d11d      	bne.n	2c00 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    2bc4:	79cc      	ldrb	r4, [r1, #7]
    2bc6:	b10c      	cbz	r4, 2bcc <uarte_nrfx_configure+0x1c>
    2bc8:	2c01      	cmp	r4, #1
    2bca:	d119      	bne.n	2c00 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    2bcc:	790a      	ldrb	r2, [r1, #4]
    2bce:	b112      	cbz	r2, 2bd6 <uarte_nrfx_configure+0x26>
    2bd0:	2a02      	cmp	r2, #2
    2bd2:	d115      	bne.n	2c00 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    2bd4:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    2bd6:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    2bd8:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    2bda:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    2bde:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    2be0:	d065      	beq.n	2cae <uarte_nrfx_configure+0xfe>
    2be2:	d82d      	bhi.n	2c40 <uarte_nrfx_configure+0x90>
    2be4:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    2be8:	d064      	beq.n	2cb4 <uarte_nrfx_configure+0x104>
    2bea:	d816      	bhi.n	2c1a <uarte_nrfx_configure+0x6a>
    2bec:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2bf0:	d062      	beq.n	2cb8 <uarte_nrfx_configure+0x108>
    2bf2:	d80a      	bhi.n	2c0a <uarte_nrfx_configure+0x5a>
    2bf4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2bf8:	d061      	beq.n	2cbe <uarte_nrfx_configure+0x10e>
    2bfa:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    2bfe:	d061      	beq.n	2cc4 <uarte_nrfx_configure+0x114>
    2c00:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2c04:	e052      	b.n	2cac <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    2c06:	2600      	movs	r6, #0
    2c08:	e7d9      	b.n	2bbe <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    2c0a:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    2c0e:	d05c      	beq.n	2cca <uarte_nrfx_configure+0x11a>
    2c10:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2c14:	d1f4      	bne.n	2c00 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2c16:	4b37      	ldr	r3, [pc, #220]	; (2cf4 <uarte_nrfx_configure+0x144>)
    2c18:	e03c      	b.n	2c94 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c1a:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    2c1e:	d057      	beq.n	2cd0 <uarte_nrfx_configure+0x120>
    2c20:	d807      	bhi.n	2c32 <uarte_nrfx_configure+0x82>
    2c22:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2c26:	d055      	beq.n	2cd4 <uarte_nrfx_configure+0x124>
    2c28:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2c2c:	d1e8      	bne.n	2c00 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2c2e:	4b32      	ldr	r3, [pc, #200]	; (2cf8 <uarte_nrfx_configure+0x148>)
    2c30:	e030      	b.n	2c94 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c32:	f647 2712 	movw	r7, #31250	; 0x7a12
    2c36:	42bb      	cmp	r3, r7
    2c38:	d1e2      	bne.n	2c00 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2c3a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2c3e:	e029      	b.n	2c94 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c40:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2c44:	d048      	beq.n	2cd8 <uarte_nrfx_configure+0x128>
    2c46:	d813      	bhi.n	2c70 <uarte_nrfx_configure+0xc0>
    2c48:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2c4c:	d047      	beq.n	2cde <uarte_nrfx_configure+0x12e>
    2c4e:	d809      	bhi.n	2c64 <uarte_nrfx_configure+0xb4>
    2c50:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2c54:	42bb      	cmp	r3, r7
    2c56:	d044      	beq.n	2ce2 <uarte_nrfx_configure+0x132>
    2c58:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2c5c:	d1d0      	bne.n	2c00 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2c5e:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2c62:	e017      	b.n	2c94 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c64:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2c68:	d1ca      	bne.n	2c00 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2c6a:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2c6e:	e011      	b.n	2c94 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c70:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2c74:	d038      	beq.n	2ce8 <uarte_nrfx_configure+0x138>
    2c76:	d808      	bhi.n	2c8a <uarte_nrfx_configure+0xda>
    2c78:	4f20      	ldr	r7, [pc, #128]	; (2cfc <uarte_nrfx_configure+0x14c>)
    2c7a:	42bb      	cmp	r3, r7
    2c7c:	d037      	beq.n	2cee <uarte_nrfx_configure+0x13e>
    2c7e:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2c82:	d1bd      	bne.n	2c00 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2c84:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2c88:	e004      	b.n	2c94 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c8a:	4f1d      	ldr	r7, [pc, #116]	; (2d00 <uarte_nrfx_configure+0x150>)
    2c8c:	42bb      	cmp	r3, r7
    2c8e:	d1b7      	bne.n	2c00 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2c90:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2c94:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    2c98:	6903      	ldr	r3, [r0, #16]
    2c9a:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    2c9c:	4334      	orrs	r4, r6
    2c9e:	4322      	orrs	r2, r4
    2ca0:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2ca2:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    2ca6:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    2caa:	2000      	movs	r0, #0
}
    2cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2cae:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2cb2:	e7ef      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2cb4:	4b13      	ldr	r3, [pc, #76]	; (2d04 <uarte_nrfx_configure+0x154>)
    2cb6:	e7ed      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2cb8:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2cbc:	e7ea      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    2cbe:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2cc2:	e7e7      	b.n	2c94 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2cc4:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    2cc8:	e7e4      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2cca:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2cce:	e7e1      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2cd0:	4b0d      	ldr	r3, [pc, #52]	; (2d08 <uarte_nrfx_configure+0x158>)
    2cd2:	e7df      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2cd4:	4b0d      	ldr	r3, [pc, #52]	; (2d0c <uarte_nrfx_configure+0x15c>)
    2cd6:	e7dd      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2cd8:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2cdc:	e7da      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2cde:	4b0c      	ldr	r3, [pc, #48]	; (2d10 <uarte_nrfx_configure+0x160>)
    2ce0:	e7d8      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2ce2:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2ce6:	e7d5      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2ce8:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2cec:	e7d2      	b.n	2c94 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2cee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2cf2:	e7cf      	b.n	2c94 <uarte_nrfx_configure+0xe4>
    2cf4:	0013b000 	.word	0x0013b000
    2cf8:	004ea000 	.word	0x004ea000
    2cfc:	0003d090 	.word	0x0003d090
    2d00:	000f4240 	.word	0x000f4240
    2d04:	00275000 	.word	0x00275000
    2d08:	0075c000 	.word	0x0075c000
    2d0c:	003af000 	.word	0x003af000
    2d10:	013a9000 	.word	0x013a9000

00002d14 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    2d16:	6906      	ldr	r6, [r0, #16]
{
    2d18:	4605      	mov	r5, r0
    2d1a:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2d1c:	f004 f847 	bl	6dae <k_is_in_isr>
    2d20:	b910      	cbnz	r0, 2d28 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    2d22:	4b29      	ldr	r3, [pc, #164]	; (2dc8 <uarte_nrfx_poll_out+0xb4>)
	int key;

	if (isr_mode) {
    2d24:	781b      	ldrb	r3, [r3, #0]
    2d26:	b9a3      	cbnz	r3, 2d52 <uarte_nrfx_poll_out+0x3e>
	__asm__ volatile(
    2d28:	f04f 0320 	mov.w	r3, #32
    2d2c:	f3ef 8411 	mrs	r4, BASEPRI
    2d30:	f383 8812 	msr	BASEPRI_MAX, r3
    2d34:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    2d38:	4628      	mov	r0, r5
    2d3a:	f003 febc 	bl	6ab6 <is_tx_ready>
    2d3e:	bb00      	cbnz	r0, 2d82 <uarte_nrfx_poll_out+0x6e>
	__asm__ volatile(
    2d40:	f384 8811 	msr	BASEPRI, r4
    2d44:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2d48:	e7ee      	b.n	2d28 <uarte_nrfx_poll_out+0x14>
	__asm__ volatile(
    2d4a:	f384 8811 	msr	BASEPRI, r4
    2d4e:	f3bf 8f6f 	isb	sy
{
    2d52:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    2d54:	4628      	mov	r0, r5
    2d56:	f003 feae 	bl	6ab6 <is_tx_ready>
    2d5a:	b928      	cbnz	r0, 2d68 <uarte_nrfx_poll_out+0x54>
    2d5c:	2001      	movs	r0, #1
    2d5e:	f003 ffa4 	bl	6caa <nrfx_busy_wait>
    2d62:	3c01      	subs	r4, #1
    2d64:	d1f6      	bne.n	2d54 <uarte_nrfx_poll_out+0x40>
    2d66:	e7f4      	b.n	2d52 <uarte_nrfx_poll_out+0x3e>
	__asm__ volatile(
    2d68:	f04f 0320 	mov.w	r3, #32
    2d6c:	f3ef 8411 	mrs	r4, BASEPRI
    2d70:	f383 8812 	msr	BASEPRI_MAX, r3
    2d74:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2d78:	4628      	mov	r0, r5
    2d7a:	f003 fe9c 	bl	6ab6 <is_tx_ready>
    2d7e:	2800      	cmp	r0, #0
    2d80:	d0e3      	beq.n	2d4a <uarte_nrfx_poll_out+0x36>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    2d82:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    2d86:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    2d88:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    2d8a:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2d8c:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2d90:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d94:	2200      	movs	r2, #0
    2d96:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    2d9a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    2d9e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    2da2:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2da6:	684a      	ldr	r2, [r1, #4]
    2da8:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2daa:	bf41      	itttt	mi
    2dac:	2208      	movmi	r2, #8
    2dae:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    2db2:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    2db6:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2dba:	2201      	movs	r2, #1
    2dbc:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    2dbe:	f384 8811 	msr	BASEPRI, r4
    2dc2:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    2dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2dc8:	200014cf 	.word	0x200014cf

00002dcc <nrf_gpio_cfg_input>:
    *p_pin = pin_number & 0x1F;
    2dcc:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    2dd0:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2dd2:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    2dd4:	4b04      	ldr	r3, [pc, #16]	; (2de8 <nrf_gpio_cfg_input+0x1c>)
    reg->PIN_CNF[pin_number] = cnf;
    2dd6:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
        case 1: return NRF_P1;
    2dda:	bf18      	it	ne
    2ddc:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2de0:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    2de2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2de6:	4770      	bx	lr
    2de8:	50000300 	.word	0x50000300

00002dec <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
    2dec:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    2df0:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2df2:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    2df4:	4b04      	ldr	r3, [pc, #16]	; (2e08 <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2df6:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    2dfa:	bf18      	it	ne
    2dfc:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2e00:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    2e02:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
    2e06:	4770      	bx	lr
    2e08:	50000300 	.word	0x50000300

00002e0c <nrf_gpio_cfg_output>:
    *p_pin = pin_number & 0x1F;
    2e0c:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    2e10:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2e12:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    2e14:	4b04      	ldr	r3, [pc, #16]	; (2e28 <nrf_gpio_cfg_output+0x1c>)
    reg->PIN_CNF[pin_number] = cnf;
    2e16:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
        case 1: return NRF_P1;
    2e1a:	bf18      	it	ne
    2e1c:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    2e20:	2103      	movs	r1, #3
    2e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2e26:	4770      	bx	lr
    2e28:	50000300 	.word	0x50000300

00002e2c <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    2e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    2e30:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    2e34:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    2e36:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    2e3a:	2300      	movs	r3, #0
    2e3c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    2e40:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    2e42:	6845      	ldr	r5, [r0, #4]
static int uarte_instance_init(const struct device *dev,
    2e44:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2e46:	68e8      	ldr	r0, [r5, #12]
    2e48:	1c42      	adds	r2, r0, #1
    2e4a:	d004      	beq.n	2e56 <uarte_instance_init.isra.0+0x2a>
        nrf_gpio_pin_set(pin_number);
    2e4c:	f7ff ffce 	bl	2dec <nrf_gpio_pin_set>
			nrf_gpio_cfg_output(cfg->tx_pin);
    2e50:	68e8      	ldr	r0, [r5, #12]
    2e52:	f7ff ffdb 	bl	2e0c <nrf_gpio_cfg_output>
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2e56:	6928      	ldr	r0, [r5, #16]
    2e58:	1c43      	adds	r3, r0, #1
    2e5a:	d006      	beq.n	2e6a <uarte_instance_init.isra.0+0x3e>
			nrf_gpio_cfg_input(cfg->rx_pin,
    2e5c:	7f2b      	ldrb	r3, [r5, #28]
    2e5e:	2b00      	cmp	r3, #0
    2e60:	bf14      	ite	ne
    2e62:	2103      	movne	r1, #3
    2e64:	2100      	moveq	r1, #0
    2e66:	f7ff ffb1 	bl	2dcc <nrf_gpio_cfg_input>
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2e6a:	6968      	ldr	r0, [r5, #20]
    2e6c:	1c42      	adds	r2, r0, #1
    2e6e:	d004      	beq.n	2e7a <uarte_instance_init.isra.0+0x4e>
    2e70:	f7ff ffbc 	bl	2dec <nrf_gpio_pin_set>
			nrf_gpio_cfg_output(cfg->rts_pin);
    2e74:	6968      	ldr	r0, [r5, #20]
    2e76:	f7ff ffc9 	bl	2e0c <nrf_gpio_cfg_output>
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2e7a:	69a8      	ldr	r0, [r5, #24]
    2e7c:	1c43      	adds	r3, r0, #1
    2e7e:	d006      	beq.n	2e8e <uarte_instance_init.isra.0+0x62>
			nrf_gpio_cfg_input(cfg->cts_pin,
    2e80:	7f6b      	ldrb	r3, [r5, #29]
    2e82:	2b00      	cmp	r3, #0
    2e84:	bf14      	ite	ne
    2e86:	2103      	movne	r1, #3
    2e88:	2100      	moveq	r1, #0
    2e8a:	f7ff ff9f 	bl	2dcc <nrf_gpio_cfg_input>
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    2e8e:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    2e92:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    2e94:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    2e98:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    2e9c:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    2ea0:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    2ea4:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    2ea6:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    2eaa:	3104      	adds	r1, #4
    2eac:	4630      	mov	r0, r6
    2eae:	f7ff fe7f 	bl	2bb0 <uarte_nrfx_configure>
	if (err) {
    2eb2:	4605      	mov	r5, r0
    2eb4:	b980      	cbnz	r0, 2ed8 <uarte_instance_init.isra.0+0xac>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    2eb6:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    2eba:	0799      	lsls	r1, r3, #30
    2ebc:	d522      	bpl.n	2f04 <uarte_instance_init.isra.0+0xd8>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    2ebe:	f107 0012 	add.w	r0, r7, #18
    2ec2:	f001 f96d 	bl	41a0 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2ec6:	4b24      	ldr	r3, [pc, #144]	; (2f58 <uarte_instance_init.isra.0+0x12c>)
    2ec8:	4298      	cmp	r0, r3
    2eca:	d008      	beq.n	2ede <uarte_instance_init.isra.0+0xb2>
		LOG_ERR("Failed to allocate PPI Channel");
    2ecc:	4823      	ldr	r0, [pc, #140]	; (2f5c <uarte_instance_init.isra.0+0x130>)
    2ece:	2145      	movs	r1, #69	; 0x45
    2ed0:	f003 fb74 	bl	65bc <z_log_minimal_printk>
		return -EIO;
    2ed4:	f06f 0504 	mvn.w	r5, #4

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    2ed8:	4628      	mov	r0, r5
    2eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2ede:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2ee0:	00c3      	lsls	r3, r0, #3
    2ee2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2ee6:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    2eea:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2eee:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    2ef2:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    2ef6:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    2efa:	4a19      	ldr	r2, [pc, #100]	; (2f60 <uarte_instance_init.isra.0+0x134>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    2efc:	2301      	movs	r3, #1
    2efe:	4083      	lsls	r3, r0
    2f00:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2f04:	2308      	movs	r3, #8
    2f06:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
    2f0a:	f898 3008 	ldrb.w	r3, [r8, #8]
    2f0e:	b95b      	cbnz	r3, 2f28 <uarte_instance_init.isra.0+0xfc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2f10:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    2f14:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    2f18:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    2f1c:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2f20:	2301      	movs	r3, #1
    2f22:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2f26:	6023      	str	r3, [r4, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    2f28:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2f2c:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    2f2e:	bf5c      	itt	pl
    2f30:	f44f 7280 	movpl.w	r2, #256	; 0x100
    2f34:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2f38:	06db      	lsls	r3, r3, #27
    2f3a:	bf44      	itt	mi
    2f3c:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    2f40:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    2f44:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    2f46:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2f48:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2f4c:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2f50:	2301      	movs	r3, #1
    2f52:	60a3      	str	r3, [r4, #8]
    2f54:	60e3      	str	r3, [r4, #12]
	return 0;
    2f56:	e7bf      	b.n	2ed8 <uarte_instance_init.isra.0+0xac>
    2f58:	0bad0000 	.word	0x0bad0000
    2f5c:	00007e6f 	.word	0x00007e6f
    2f60:	4001f000 	.word	0x4001f000

00002f64 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2f64:	4919      	ldr	r1, [pc, #100]	; (2fcc <sys_clock_timeout_handler+0x68>)
{
    2f66:	b570      	push	{r4, r5, r6, lr}
    2f68:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    2f6a:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2f6e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    2f70:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2f74:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2f78:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    2f7a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2f7e:	f04f 0500 	mov.w	r5, #0
    2f82:	d20a      	bcs.n	2f9a <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    2f84:	4b12      	ldr	r3, [pc, #72]	; (2fd0 <sys_clock_timeout_handler+0x6c>)
    2f86:	6819      	ldr	r1, [r3, #0]
    2f88:	060a      	lsls	r2, r1, #24
    2f8a:	0a0b      	lsrs	r3, r1, #8
    2f8c:	1992      	adds	r2, r2, r6
    2f8e:	4911      	ldr	r1, [pc, #68]	; (2fd4 <sys_clock_timeout_handler+0x70>)
    2f90:	f143 0300 	adc.w	r3, r3, #0
    2f94:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    2f98:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2f9a:	f001 fa87 	bl	44ac <sys_clock_announce>
    return p_reg->CC[ch];
    2f9e:	00a3      	lsls	r3, r4, #2
    2fa0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2fa4:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    2fa8:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    2fac:	42b2      	cmp	r2, r6
    2fae:	d10b      	bne.n	2fc8 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    2fb0:	b91d      	cbnz	r5, 2fba <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    2fb2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    2fb6:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    p_reg->EVTENSET = mask;
    2fba:	4b07      	ldr	r3, [pc, #28]	; (2fd8 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2fbc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    2fc0:	fa00 f404 	lsl.w	r4, r0, r4
    2fc4:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    2fc8:	bd70      	pop	{r4, r5, r6, pc}
    2fca:	bf00      	nop
    2fcc:	20000158 	.word	0x20000158
    2fd0:	20000ee8 	.word	0x20000ee8
    2fd4:	20000140 	.word	0x20000140
    2fd8:	40011000 	.word	0x40011000

00002fdc <compare_int_lock>:
{
    2fdc:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2fde:	2301      	movs	r3, #1
    2fe0:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2fe2:	4a11      	ldr	r2, [pc, #68]	; (3028 <compare_int_lock+0x4c>)
    2fe4:	f3bf 8f5b 	dmb	ish
    2fe8:	43dc      	mvns	r4, r3
    2fea:	e852 1f00 	ldrex	r1, [r2]
    2fee:	ea01 0c04 	and.w	ip, r1, r4
    2ff2:	e842 ce00 	strex	lr, ip, [r2]
    2ff6:	f1be 0f00 	cmp.w	lr, #0
    2ffa:	d1f6      	bne.n	2fea <compare_int_lock+0xe>
    2ffc:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3000:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3004:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    3008:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    300c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3010:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    3014:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3018:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    301c:	420b      	tst	r3, r1
}
    301e:	bf14      	ite	ne
    3020:	2001      	movne	r0, #1
    3022:	2000      	moveq	r0, #0
    3024:	bd10      	pop	{r4, pc}
    3026:	bf00      	nop
    3028:	20000ee4 	.word	0x20000ee4

0000302c <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    302c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    302e:	4a12      	ldr	r2, [pc, #72]	; (3078 <compare_int_unlock.part.0+0x4c>)
    3030:	f3bf 8f5b 	dmb	ish
    3034:	4083      	lsls	r3, r0
    3036:	e852 1f00 	ldrex	r1, [r2]
    303a:	4319      	orrs	r1, r3
    303c:	e842 1c00 	strex	ip, r1, [r2]
    3040:	f1bc 0f00 	cmp.w	ip, #0
    3044:	d1f7      	bne.n	3036 <compare_int_unlock.part.0+0xa>
    3046:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    304a:	4a0c      	ldr	r2, [pc, #48]	; (307c <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    304c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3050:	4083      	lsls	r3, r0
    3052:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    3056:	4b0a      	ldr	r3, [pc, #40]	; (3080 <compare_int_unlock.part.0+0x54>)
    3058:	f3bf 8f5b 	dmb	ish
    305c:	681b      	ldr	r3, [r3, #0]
    305e:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    3062:	fa23 f000 	lsr.w	r0, r3, r0
    3066:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3068:	bf42      	ittt	mi
    306a:	4b06      	ldrmi	r3, [pc, #24]	; (3084 <compare_int_unlock.part.0+0x58>)
    306c:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    3070:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    3074:	4770      	bx	lr
    3076:	bf00      	nop
    3078:	20000ee4 	.word	0x20000ee4
    307c:	40011000 	.word	0x40011000
    3080:	20000ee0 	.word	0x20000ee0
    3084:	e000e100 	.word	0xe000e100

00003088 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3088:	4b0d      	ldr	r3, [pc, #52]	; (30c0 <z_nrf_rtc_timer_read+0x38>)
    308a:	681b      	ldr	r3, [r3, #0]
    308c:	0a19      	lsrs	r1, r3, #8
    308e:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3090:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    3094:	4b0b      	ldr	r3, [pc, #44]	; (30c4 <z_nrf_rtc_timer_read+0x3c>)
    3096:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    309a:	18c0      	adds	r0, r0, r3
    309c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    30a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    30a4:	d20a      	bcs.n	30bc <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    30a6:	4b08      	ldr	r3, [pc, #32]	; (30c8 <z_nrf_rtc_timer_read+0x40>)
    30a8:	e9d3 2300 	ldrd	r2, r3, [r3]
    30ac:	4299      	cmp	r1, r3
    30ae:	bf08      	it	eq
    30b0:	4290      	cmpeq	r0, r2
    30b2:	d203      	bcs.n	30bc <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    30b4:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    30b8:	f141 0100 	adc.w	r1, r1, #0
}
    30bc:	4770      	bx	lr
    30be:	bf00      	nop
    30c0:	20000ee8 	.word	0x20000ee8
    30c4:	40011000 	.word	0x40011000
    30c8:	20000140 	.word	0x20000140

000030cc <compare_set>:
{
    30cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    30d0:	b085      	sub	sp, #20
    30d2:	4616      	mov	r6, r2
    30d4:	461f      	mov	r7, r3
    30d6:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    30d8:	f7ff ff80 	bl	2fdc <compare_int_lock>
    30dc:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    30de:	f7ff ffd3 	bl	3088 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    30e2:	42b9      	cmp	r1, r7
    30e4:	bf08      	it	eq
    30e6:	42b0      	cmpeq	r0, r6
    30e8:	d27f      	bcs.n	31ea <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    30ea:	ebb6 0800 	subs.w	r8, r6, r0
    30ee:	eb67 0901 	sbc.w	r9, r7, r1
    30f2:	2300      	movs	r3, #0
    30f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    30f8:	454b      	cmp	r3, r9
    30fa:	bf08      	it	eq
    30fc:	4542      	cmpeq	r2, r8
    30fe:	f0c0 8085 	bcc.w	320c <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    3102:	4b44      	ldr	r3, [pc, #272]	; (3214 <compare_set+0x148>)
    3104:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    3108:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    310c:	429f      	cmp	r7, r3
    310e:	bf08      	it	eq
    3110:	4296      	cmpeq	r6, r2
    3112:	d054      	beq.n	31be <compare_set+0xf2>
    3114:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3118:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    311c:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3120:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3124:	fa0b f205 	lsl.w	r2, fp, r5
    3128:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    312c:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3130:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3134:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    3136:	4a38      	ldr	r2, [pc, #224]	; (3218 <compare_set+0x14c>)
    return p_reg->CC[ch];
    3138:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    313c:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3140:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    3144:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    3148:	461c      	mov	r4, r3
    314a:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    314c:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    3150:	eba0 000a 	sub.w	r0, r0, sl
    3154:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3158:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    315c:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    315e:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    3162:	d105      	bne.n	3170 <compare_set+0xa4>
    3164:	9303      	str	r3, [sp, #12]
		arch_syscall_invoke1(*(uintptr_t *)&usec_to_wait, K_SYSCALL_K_BUSY_WAIT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_busy_wait(usec_to_wait);
    3166:	2013      	movs	r0, #19
    3168:	f003 fe27 	bl	6dba <z_impl_k_busy_wait>
    316c:	4a2a      	ldr	r2, [pc, #168]	; (3218 <compare_set+0x14c>)
    316e:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    3170:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    3172:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    3176:	eba4 000c 	sub.w	r0, r4, ip
    317a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    317e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3182:	bf88      	it	hi
    3184:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3186:	2000      	movs	r0, #0
    3188:	f8c8 0000 	str.w	r0, [r8]
    318c:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    3190:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3194:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    3198:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    319c:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    31a0:	4582      	cmp	sl, r0
    31a2:	d006      	beq.n	31b2 <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    31a4:	1a20      	subs	r0, r4, r0
    31a6:	3802      	subs	r0, #2
    31a8:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    31ac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    31b0:	d819      	bhi.n	31e6 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    31b2:	1ae4      	subs	r4, r4, r3
    31b4:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    31b8:	1932      	adds	r2, r6, r4
    31ba:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    31be:	4c15      	ldr	r4, [pc, #84]	; (3214 <compare_set+0x148>)
    31c0:	0129      	lsls	r1, r5, #4
    31c2:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    31c6:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    31ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    31cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    31ce:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    31d0:	6043      	str	r3, [r0, #4]
	return ret;
    31d2:	2400      	movs	r4, #0
	if (key) {
    31d4:	9b01      	ldr	r3, [sp, #4]
    31d6:	b113      	cbz	r3, 31de <compare_set+0x112>
    31d8:	4628      	mov	r0, r5
    31da:	f7ff ff27 	bl	302c <compare_int_unlock.part.0>
}
    31de:	4620      	mov	r0, r4
    31e0:	b005      	add	sp, #20
    31e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    31e6:	4620      	mov	r0, r4
    31e8:	e7b0      	b.n	314c <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    31ea:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    31ec:	4a0b      	ldr	r2, [pc, #44]	; (321c <compare_set+0x150>)
    31ee:	f3bf 8f5b 	dmb	ish
    31f2:	40ab      	lsls	r3, r5
    31f4:	e852 1f00 	ldrex	r1, [r2]
    31f8:	4319      	orrs	r1, r3
    31fa:	e842 1000 	strex	r0, r1, [r2]
    31fe:	2800      	cmp	r0, #0
    3200:	d1f8      	bne.n	31f4 <compare_set+0x128>
    3202:	f3bf 8f5b 	dmb	ish
    3206:	4632      	mov	r2, r6
    3208:	463b      	mov	r3, r7
    320a:	e7d8      	b.n	31be <compare_set+0xf2>
			return -EINVAL;
    320c:	f06f 0415 	mvn.w	r4, #21
    3210:	e7e0      	b.n	31d4 <compare_set+0x108>
    3212:	bf00      	nop
    3214:	20000148 	.word	0x20000148
    3218:	40011000 	.word	0x40011000
    321c:	20000ee0 	.word	0x20000ee0

00003220 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    3220:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    3222:	4b19      	ldr	r3, [pc, #100]	; (3288 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    3224:	4d19      	ldr	r5, [pc, #100]	; (328c <sys_clock_driver_init+0x6c>)
    3226:	2400      	movs	r4, #0
    3228:	f04f 30ff 	mov.w	r0, #4294967295
    322c:	f04f 31ff 	mov.w	r1, #4294967295
    3230:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    3234:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    3238:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    323c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3240:	4b13      	ldr	r3, [pc, #76]	; (3290 <sys_clock_driver_init+0x70>)
    3242:	2602      	movs	r6, #2
    3244:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    3248:	2101      	movs	r1, #1
    324a:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    324e:	2011      	movs	r0, #17
    3250:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3254:	4622      	mov	r2, r4
    3256:	f7fe fc8f 	bl	1b78 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    325a:	2011      	movs	r0, #17
    325c:	f7fe fc6e 	bl	1b3c <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    3260:	4a0c      	ldr	r2, [pc, #48]	; (3294 <sys_clock_driver_init+0x74>)
    3262:	2301      	movs	r3, #1
    3264:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    3266:	4a0c      	ldr	r2, [pc, #48]	; (3298 <sys_clock_driver_init+0x78>)
    3268:	602b      	str	r3, [r5, #0]
    326a:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    326c:	4b0b      	ldr	r3, [pc, #44]	; (329c <sys_clock_driver_init+0x7c>)
    326e:	4a0c      	ldr	r2, [pc, #48]	; (32a0 <sys_clock_driver_init+0x80>)
    3270:	9300      	str	r3, [sp, #0]
    3272:	9401      	str	r4, [sp, #4]
    3274:	2300      	movs	r3, #0
    3276:	4620      	mov	r0, r4
    3278:	f7ff ff28 	bl	30cc <compare_set>

	z_nrf_clock_control_lf_on(mode);
    327c:	4630      	mov	r0, r6
    327e:	f7ff f977 	bl	2570 <z_nrf_clock_control_lf_on>

	return 0;
}
    3282:	4620      	mov	r0, r4
    3284:	b002      	add	sp, #8
    3286:	bd70      	pop	{r4, r5, r6, pc}
    3288:	20000148 	.word	0x20000148
    328c:	40011000 	.word	0x40011000
    3290:	e000e100 	.word	0xe000e100
    3294:	40011008 	.word	0x40011008
    3298:	20000ee4 	.word	0x20000ee4
    329c:	00002f65 	.word	0x00002f65
    32a0:	007fffff 	.word	0x007fffff

000032a4 <rtc_nrf_isr>:
{
    32a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    32a8:	4c34      	ldr	r4, [pc, #208]	; (337c <rtc_nrf_isr+0xd8>)
    32aa:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    32ae:	079a      	lsls	r2, r3, #30
    32b0:	d509      	bpl.n	32c6 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    32b2:	4b33      	ldr	r3, [pc, #204]	; (3380 <rtc_nrf_isr+0xdc>)
    32b4:	681a      	ldr	r2, [r3, #0]
    32b6:	b132      	cbz	r2, 32c6 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    32b8:	2200      	movs	r2, #0
    32ba:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    32bc:	4a31      	ldr	r2, [pc, #196]	; (3384 <rtc_nrf_isr+0xe0>)
    32be:	681b      	ldr	r3, [r3, #0]
    32c0:	6813      	ldr	r3, [r2, #0]
    32c2:	3301      	adds	r3, #1
    32c4:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    32c6:	f04f 0320 	mov.w	r3, #32
    32ca:	f3ef 8211 	mrs	r2, BASEPRI
    32ce:	f383 8812 	msr	BASEPRI_MAX, r3
    32d2:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    32d6:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    32da:	03db      	lsls	r3, r3, #15
    32dc:	d512      	bpl.n	3304 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    32de:	f3bf 8f5b 	dmb	ish
    32e2:	4b29      	ldr	r3, [pc, #164]	; (3388 <rtc_nrf_isr+0xe4>)
    32e4:	e853 1f00 	ldrex	r1, [r3]
    32e8:	f021 0001 	bic.w	r0, r1, #1
    32ec:	e843 0600 	strex	r6, r0, [r3]
    32f0:	2e00      	cmp	r6, #0
    32f2:	d1f7      	bne.n	32e4 <rtc_nrf_isr+0x40>
    32f4:	f3bf 8f5b 	dmb	ish
    32f8:	4b24      	ldr	r3, [pc, #144]	; (338c <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    32fa:	2900      	cmp	r1, #0
    32fc:	d139      	bne.n	3372 <rtc_nrf_isr+0xce>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    32fe:	6819      	ldr	r1, [r3, #0]
		if (result) {
    3300:	2900      	cmp	r1, #0
    3302:	d136      	bne.n	3372 <rtc_nrf_isr+0xce>
{
    3304:	2300      	movs	r3, #0
	__asm__ volatile(
    3306:	f382 8811 	msr	BASEPRI, r2
    330a:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    330e:	b36b      	cbz	r3, 336c <rtc_nrf_isr+0xc8>
		curr_time = z_nrf_rtc_timer_read();
    3310:	f7ff feba 	bl	3088 <z_nrf_rtc_timer_read>
    3314:	4606      	mov	r6, r0
    3316:	460f      	mov	r7, r1
	__asm__ volatile(
    3318:	f04f 0320 	mov.w	r3, #32
    331c:	f3ef 8011 	mrs	r0, BASEPRI
    3320:	f383 8812 	msr	BASEPRI_MAX, r3
    3324:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    3328:	4b19      	ldr	r3, [pc, #100]	; (3390 <rtc_nrf_isr+0xec>)
    332a:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    332e:	4549      	cmp	r1, r9
    3330:	bf08      	it	eq
    3332:	4546      	cmpeq	r6, r8
    3334:	f04f 0200 	mov.w	r2, #0
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3338:	bf21      	itttt	cs
    333a:	f04f 36ff 	movcs.w	r6, #4294967295
    333e:	f04f 37ff 	movcs.w	r7, #4294967295
			user_context = cc_data[chan].user_context;
    3342:	e9d3 1500 	ldrdcs	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3346:	e9c3 6702 	strdcs	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    334a:	bf23      	ittte	cs
    334c:	601a      	strcs	r2, [r3, #0]
    p_reg->EVTENCLR = mask;
    334e:	f44f 3380 	movcs.w	r3, #65536	; 0x10000
    3352:	f8c4 3348 	strcs.w	r3, [r4, #840]	; 0x348
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    3356:	4611      	movcc	r1, r2
	__asm__ volatile(
    3358:	f380 8811 	msr	BASEPRI, r0
    335c:	f3bf 8f6f 	isb	sy
		if (handler) {
    3360:	b121      	cbz	r1, 336c <rtc_nrf_isr+0xc8>
			handler(chan, expire_time, user_context);
    3362:	9500      	str	r5, [sp, #0]
    3364:	4642      	mov	r2, r8
    3366:	464b      	mov	r3, r9
    3368:	2000      	movs	r0, #0
    336a:	4788      	blx	r1
}
    336c:	b003      	add	sp, #12
    336e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3372:	2100      	movs	r1, #0
    3374:	6019      	str	r1, [r3, #0]
    3376:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3378:	2301      	movs	r3, #1
}
    337a:	e7c4      	b.n	3306 <rtc_nrf_isr+0x62>
    337c:	40011000 	.word	0x40011000
    3380:	40011104 	.word	0x40011104
    3384:	20000ee8 	.word	0x20000ee8
    3388:	20000ee0 	.word	0x20000ee0
    338c:	40011140 	.word	0x40011140
    3390:	20000148 	.word	0x20000148

00003394 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3394:	4b14      	ldr	r3, [pc, #80]	; (33e8 <sys_clock_set_timeout+0x54>)
{
    3396:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3398:	f1b0 3fff 	cmp.w	r0, #4294967295
    339c:	bf08      	it	eq
    339e:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    33a0:	1e44      	subs	r4, r0, #1
    33a2:	2c00      	cmp	r4, #0
    33a4:	dd1e      	ble.n	33e4 <sys_clock_set_timeout+0x50>
    33a6:	429c      	cmp	r4, r3
    33a8:	bfa8      	it	ge
    33aa:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    33ac:	f7ff fe6c 	bl	3088 <z_nrf_rtc_timer_read>
    33b0:	4b0e      	ldr	r3, [pc, #56]	; (33ec <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    33b2:	490f      	ldr	r1, [pc, #60]	; (33f0 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    33b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    33b8:	1a80      	subs	r0, r0, r2
		ticks = 0;
    33ba:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    33be:	bf28      	it	cs
    33c0:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    33c2:	3001      	adds	r0, #1
    33c4:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    33c6:	4808      	ldr	r0, [pc, #32]	; (33e8 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    33c8:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    33ca:	4284      	cmp	r4, r0
    33cc:	bf28      	it	cs
    33ce:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    33d0:	1912      	adds	r2, r2, r4
    33d2:	f04f 0000 	mov.w	r0, #0
    33d6:	9001      	str	r0, [sp, #4]
    33d8:	f143 0300 	adc.w	r3, r3, #0
    33dc:	f7ff fe76 	bl	30cc <compare_set>
}
    33e0:	b002      	add	sp, #8
    33e2:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    33e4:	2400      	movs	r4, #0
    33e6:	e7e1      	b.n	33ac <sys_clock_set_timeout+0x18>
    33e8:	007fffff 	.word	0x007fffff
    33ec:	20000158 	.word	0x20000158
    33f0:	00002f65 	.word	0x00002f65

000033f4 <sys_clock_elapsed>:
{
    33f4:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    33f6:	f7ff fe47 	bl	3088 <z_nrf_rtc_timer_read>
    33fa:	4b02      	ldr	r3, [pc, #8]	; (3404 <sys_clock_elapsed+0x10>)
    33fc:	681b      	ldr	r3, [r3, #0]
}
    33fe:	1ac0      	subs	r0, r0, r3
    3400:	bd08      	pop	{r3, pc}
    3402:	bf00      	nop
    3404:	20000158 	.word	0x20000158

00003408 <fprotect_set_permission>:
	return 0;
}

static int fprotect_set_permission(uint32_t start, size_t length,
				   size_t permission)
{
    3408:	b5f0      	push	{r4, r5, r6, r7, lr}
    340a:	4c28      	ldr	r4, [pc, #160]	; (34ac <fprotect_set_permission+0xa4>)
}

NRF_STATIC_INLINE nrf_acl_perm_t nrf_acl_region_perm_get(NRF_ACL_Type const * p_reg,
                                                         uint32_t             region_id)
{
    return (nrf_acl_perm_t)p_reg->ACL[region_id].PERM;
    340c:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 34b0 <fprotect_set_permission+0xa8>
    3410:	6823      	ldr	r3, [r4, #0]
	while (nrf_acl_region_perm_get(NRF_ACL, idx) != 0) {
    3412:	2600      	movs	r6, #0
    3414:	eb0c 1703 	add.w	r7, ip, r3, lsl #4
    3418:	011d      	lsls	r5, r3, #4
    341a:	f8d7 7808 	ldr.w	r7, [r7, #2056]	; 0x808
    341e:	f017 0fff 	tst.w	r7, #255	; 0xff
    3422:	d10c      	bne.n	343e <fprotect_set_permission+0x36>
    3424:	b106      	cbz	r6, 3428 <fprotect_set_permission+0x20>
    3426:	6023      	str	r3, [r4, #0]
NRF_STATIC_INLINE uint32_t nrf_ficr_codepagesize_get(NRF_FICR_Type const * p_reg)
{
#if defined(FICR_INFO_CODEPAGESIZE_CODEPAGESIZE_Msk)
    return p_reg->INFO.CODEPAGESIZE;
#else
    return p_reg->CODEPAGESIZE;
    3428:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    342c:	691e      	ldr	r6, [r3, #16]

	if (result != 0) {
		return result;
	}

	if (start % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
    342e:	fbb0 f4f6 	udiv	r4, r0, r6
    3432:	fb06 0414 	mls	r4, r6, r4, r0
    3436:	b15c      	cbz	r4, 3450 <fprotect_set_permission+0x48>
	    length % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
	    length > NRF_ACL_REGION_SIZE_MAX || length == 0) {
		return -EINVAL;
    3438:	f06f 0015 	mvn.w	r0, #21
    343c:	e007      	b.n	344e <fprotect_set_permission+0x46>
		idx++;
    343e:	3301      	adds	r3, #1
		if (idx >= ACL_REGIONS_COUNT) {
    3440:	2b07      	cmp	r3, #7
    3442:	f04f 0601 	mov.w	r6, #1
    3446:	d9e5      	bls.n	3414 <fprotect_set_permission+0xc>
    3448:	6023      	str	r3, [r4, #0]
			return -ENOSPC;
    344a:	f06f 001b 	mvn.w	r0, #27
		|| (nrf_acl_region_perm_get(NRF_ACL, region_idx) != permission)) {
		return -EFAULT;
	}

	return 0;
}
    344e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3450:	691e      	ldr	r6, [r3, #16]
	    length % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
    3452:	fbb1 f4f6 	udiv	r4, r1, r6
    3456:	fb06 1414 	mls	r4, r6, r4, r1
	if (start % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
    345a:	2c00      	cmp	r4, #0
    345c:	d1ec      	bne.n	3438 <fprotect_set_permission+0x30>
    345e:	691c      	ldr	r4, [r3, #16]
NRF_STATIC_INLINE uint32_t nrf_ficr_codesize_get(NRF_FICR_Type const * p_reg)
{
#if defined(FICR_INFO_CODESIZE_CODESIZE_Msk)
    return p_reg->INFO.CODESIZE;
#else
    return p_reg->CODESIZE;
    3460:	695b      	ldr	r3, [r3, #20]
	    length > NRF_ACL_REGION_SIZE_MAX || length == 0) {
    3462:	4363      	muls	r3, r4
	    length % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
    3464:	428b      	cmp	r3, r1
    3466:	d3e7      	bcc.n	3438 <fprotect_set_permission+0x30>
	    length > NRF_ACL_REGION_SIZE_MAX || length == 0) {
    3468:	2900      	cmp	r1, #0
    346a:	d0e5      	beq.n	3438 <fprotect_set_permission+0x30>
    p_reg->ACL[region_id].ADDR = address;
    346c:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    3470:	f503 33f0 	add.w	r3, r3, #122880	; 0x1e000
    p_reg->ACL[region_id].PERM = perm;
    3474:	461c      	mov	r4, r3
    p_reg->ACL[region_id].ADDR = address;
    3476:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800
    p_reg->ACL[region_id].SIZE = size;
    347a:	f8c3 1804 	str.w	r1, [r3, #2052]	; 0x804
    p_reg->ACL[region_id].PERM = perm;
    347e:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
    return (uint32_t)p_reg->ACL[region_id].ADDR;
    3482:	f8d3 5800 	ldr.w	r5, [r3, #2048]	; 0x800
	if ((nrf_acl_region_address_get(NRF_ACL, region_idx) != start)
    3486:	42a8      	cmp	r0, r5
    3488:	d10c      	bne.n	34a4 <fprotect_set_permission+0x9c>
    return (size_t)p_reg->ACL[region_id].SIZE;
    348a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
		|| (nrf_acl_region_size_get(NRF_ACL, region_idx) != length)
    348e:	4299      	cmp	r1, r3
    3490:	d108      	bne.n	34a4 <fprotect_set_permission+0x9c>
    return (nrf_acl_perm_t)p_reg->ACL[region_id].PERM;
    3492:	f8d4 3808 	ldr.w	r3, [r4, #2056]	; 0x808
		|| (nrf_acl_region_perm_get(NRF_ACL, region_idx) != permission)) {
    3496:	b2db      	uxtb	r3, r3
		return -EFAULT;
    3498:	4293      	cmp	r3, r2
    349a:	bf0c      	ite	eq
    349c:	2000      	moveq	r0, #0
    349e:	f06f 000d 	mvnne.w	r0, #13
    34a2:	e7d4      	b.n	344e <fprotect_set_permission+0x46>
    34a4:	f06f 000d 	mvn.w	r0, #13
    34a8:	e7d1      	b.n	344e <fprotect_set_permission+0x46>
    34aa:	bf00      	nop
    34ac:	20000eec 	.word	0x20000eec
    34b0:	4001e000 	.word	0x4001e000

000034b4 <k_sys_fatal_error_handler>:
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    34b4:	4803      	ldr	r0, [pc, #12]	; (34c4 <k_sys_fatal_error_handler+0x10>)
{
    34b6:	b508      	push	{r3, lr}
		LOG_ERR("Resetting system");
    34b8:	2145      	movs	r1, #69	; 0x45
    34ba:	f003 f87f 	bl	65bc <z_log_minimal_printk>
		sys_arch_reboot(0);
    34be:	2000      	movs	r0, #0
    34c0:	f7fe ff44 	bl	234c <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    34c4:	00007eb1 	.word	0x00007eb1

000034c8 <boot_write_magic>:
}

static inline uint32_t
boot_magic_off(const struct flash_area *fap)
{
    return flash_area_get_size(fap) - BOOT_MAGIC_SZ;
    34c8:	6881      	ldr	r1, [r0, #8]
    off = boot_magic_off(fap);

    BOOT_LOG_DBG("writing magic; fa_id=%d off=0x%lx (0x%lx)",
                 flash_area_get_id(fap), (unsigned long)off,
                 (unsigned long)(flash_area_get_off(fap) + off));
    rc = flash_area_write(fap, off, boot_img_magic, BOOT_MAGIC_SZ);
    34ca:	4a05      	ldr	r2, [pc, #20]	; (34e0 <boot_write_magic+0x18>)
{
    34cc:	b508      	push	{r3, lr}
    rc = flash_area_write(fap, off, boot_img_magic, BOOT_MAGIC_SZ);
    34ce:	3910      	subs	r1, #16
    34d0:	2310      	movs	r3, #16
    34d2:	f003 f89d 	bl	6610 <flash_area_write>
    if (rc != 0) {
        return BOOT_EFLASH;
    }

    return 0;
}
    34d6:	3800      	subs	r0, #0
    34d8:	bf18      	it	ne
    34da:	2001      	movne	r0, #1
    34dc:	bd08      	pop	{r3, pc}
    34de:	bf00      	nop
    34e0:	000072c0 	.word	0x000072c0

000034e4 <boot_read_swap_state>:
{
    34e4:	b530      	push	{r4, r5, lr}
    34e6:	460c      	mov	r4, r1
    return flash_area_get_size(fap) - BOOT_MAGIC_SZ;
    34e8:	6881      	ldr	r1, [r0, #8]
{
    34ea:	b087      	sub	sp, #28
    rc = flash_area_read(fap, off, magic, BOOT_MAGIC_SZ);
    34ec:	2310      	movs	r3, #16
    34ee:	aa02      	add	r2, sp, #8
    34f0:	3910      	subs	r1, #16
{
    34f2:	4605      	mov	r5, r0
    rc = flash_area_read(fap, off, magic, BOOT_MAGIC_SZ);
    34f4:	f003 f870 	bl	65d8 <flash_area_read>
    if (rc < 0) {
    34f8:	2800      	cmp	r0, #0
    34fa:	db11      	blt.n	3520 <boot_read_swap_state+0x3c>
    if (buffer == NULL || len == 0) {
    34fc:	2210      	movs	r2, #16
    34fe:	a902      	add	r1, sp, #8
    3500:	4628      	mov	r0, r5
    3502:	f003 fb27 	bl	6b54 <bootutil_buffer_is_erased.part.0>
    if (bootutil_buffer_is_erased(fap, magic, BOOT_MAGIC_SZ)) {
    3506:	b168      	cbz	r0, 3524 <boot_read_swap_state+0x40>
        state->magic = BOOT_MAGIC_UNSET;
    3508:	2303      	movs	r3, #3
        state->magic = boot_magic_decode(magic);
    350a:	7023      	strb	r3, [r4, #0]
    return boot_copy_done_off(fap) - BOOT_MAX_ALIGN;
    350c:	68a9      	ldr	r1, [r5, #8]
    rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    350e:	2301      	movs	r3, #1
    3510:	f10d 0207 	add.w	r2, sp, #7
    3514:	3928      	subs	r1, #40	; 0x28
    3516:	4628      	mov	r0, r5
    3518:	f003 f85e 	bl	65d8 <flash_area_read>
    if (rc < 0) {
    351c:	2800      	cmp	r0, #0
    351e:	da0b      	bge.n	3538 <boot_read_swap_state+0x54>
        return BOOT_EFLASH;
    3520:	2001      	movs	r0, #1
    3522:	e02a      	b.n	357a <boot_read_swap_state+0x96>
    if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    3524:	4916      	ldr	r1, [pc, #88]	; (3580 <boot_read_swap_state+0x9c>)
    3526:	2210      	movs	r2, #16
    3528:	a802      	add	r0, sp, #8
    352a:	f003 f92f 	bl	678c <memcmp>
    352e:	2800      	cmp	r0, #0
        return BOOT_MAGIC_GOOD;
    3530:	bf14      	ite	ne
    3532:	2302      	movne	r3, #2
    3534:	2301      	moveq	r3, #1
    3536:	e7e8      	b.n	350a <boot_read_swap_state+0x26>
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    3538:	f89d 3007 	ldrb.w	r3, [sp, #7]
    353c:	f003 020f 	and.w	r2, r3, #15
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    3540:	091b      	lsrs	r3, r3, #4
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    3542:	7062      	strb	r2, [r4, #1]
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    3544:	7123      	strb	r3, [r4, #4]
    if (buffer == NULL || len == 0) {
    3546:	2201      	movs	r2, #1
    3548:	f10d 0107 	add.w	r1, sp, #7
    354c:	4628      	mov	r0, r5
    354e:	f003 fb01 	bl	6b54 <bootutil_buffer_is_erased.part.0>
    if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info) ||
    3552:	b910      	cbnz	r0, 355a <boot_read_swap_state+0x76>
    3554:	7863      	ldrb	r3, [r4, #1]
    3556:	2b04      	cmp	r3, #4
    3558:	d903      	bls.n	3562 <boot_read_swap_state+0x7e>
        state->swap_type = BOOT_SWAP_TYPE_NONE;
    355a:	2301      	movs	r3, #1
    355c:	7063      	strb	r3, [r4, #1]
        state->image_num = 0;
    355e:	2300      	movs	r3, #0
    3560:	7123      	strb	r3, [r4, #4]
    return boot_image_ok_off(fap) - BOOT_MAX_ALIGN;
    3562:	68aa      	ldr	r2, [r5, #8]
    return boot_read_flag(fap, copy_done, boot_copy_done_off(fap));
    3564:	1ca1      	adds	r1, r4, #2
    3566:	3a20      	subs	r2, #32
    3568:	4628      	mov	r0, r5
    356a:	f003 fb1b 	bl	6ba4 <boot_read_flag>
    if (rc) {
    356e:	2800      	cmp	r0, #0
    3570:	d1d6      	bne.n	3520 <boot_read_swap_state+0x3c>
    return boot_read_image_ok(fap, &state->image_ok);
    3572:	1ce1      	adds	r1, r4, #3
    3574:	4628      	mov	r0, r5
    3576:	f003 fb70 	bl	6c5a <boot_read_image_ok>
}
    357a:	b007      	add	sp, #28
    357c:	bd30      	pop	{r4, r5, pc}
    357e:	bf00      	nop
    3580:	000072c0 	.word	0x000072c0

00003584 <boot_swap_type_multi>:
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
}

int
boot_swap_type_multi(int image_index)
{
    3584:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3588:	b085      	sub	sp, #20
    358a:	4605      	mov	r5, r0

    rc = BOOT_HOOK_CALL(boot_read_swap_state_primary_slot_hook,
                        BOOT_HOOK_REGULAR, image_index, &primary_slot);
    if (rc == BOOT_HOOK_REGULAR)
    {
        rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    358c:	4669      	mov	r1, sp
    358e:	2002      	movs	r0, #2
    3590:	f003 fb67 	bl	6c62 <boot_read_swap_state_by_id>
                                        &primary_slot);
    }
    if (rc) {
    3594:	4604      	mov	r4, r0
    3596:	b118      	cbz	r0, 35a0 <boot_swap_type_multi+0x1c>
        return BOOT_SWAP_TYPE_PANIC;
    3598:	20ff      	movs	r0, #255	; 0xff
        }
    }

    BOOT_LOG_INF("Swap type: none");
    return BOOT_SWAP_TYPE_NONE;
}
    359a:	b005      	add	sp, #20
    359c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    35a0:	a902      	add	r1, sp, #8
    35a2:	2005      	movs	r0, #5
    35a4:	f003 fb5d 	bl	6c62 <boot_read_swap_state_by_id>
    if (rc == BOOT_EFLASH) {
    35a8:	2801      	cmp	r0, #1
    35aa:	d138      	bne.n	361e <boot_swap_type_multi+0x9a>
        BOOT_LOG_INF("Secondary image of image pair (%d.) "
    35ac:	4829      	ldr	r0, [pc, #164]	; (3654 <boot_swap_type_multi+0xd0>)
    35ae:	462a      	mov	r2, r5
    35b0:	2149      	movs	r1, #73	; 0x49
    35b2:	f003 f803 	bl	65bc <z_log_minimal_printk>
        secondary_slot.magic = BOOT_MAGIC_UNSET;
    35b6:	4b28      	ldr	r3, [pc, #160]	; (3658 <boot_swap_type_multi+0xd4>)
    35b8:	9302      	str	r3, [sp, #8]
        secondary_slot.image_num = 0;
    35ba:	f88d 400c 	strb.w	r4, [sp, #12]
        if (boot_magic_compatible_check(table->magic_primary_slot,
    35be:	f89d 5000 	ldrb.w	r5, [sp]
            boot_magic_compatible_check(table->magic_secondary_slot,
    35c2:	f89d 6008 	ldrb.w	r6, [sp, #8]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    35c6:	f89d 7003 	ldrb.w	r7, [sp, #3]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    35ca:	f89d 800b 	ldrb.w	r8, [sp, #11]
                table->copy_done_primary_slot == primary_slot.copy_done)) {
    35ce:	f89d 9002 	ldrb.w	r9, [sp, #2]
    35d2:	4c22      	ldr	r4, [pc, #136]	; (365c <boot_swap_type_multi+0xd8>)
    35d4:	2200      	movs	r2, #0
        if (boot_magic_compatible_check(table->magic_primary_slot,
    35d6:	7820      	ldrb	r0, [r4, #0]
    35d8:	4629      	mov	r1, r5
    35da:	f003 facf 	bl	6b7c <boot_magic_compatible_check>
    35de:	b318      	cbz	r0, 3628 <boot_swap_type_multi+0xa4>
            boot_magic_compatible_check(table->magic_secondary_slot,
    35e0:	7860      	ldrb	r0, [r4, #1]
    35e2:	4631      	mov	r1, r6
    35e4:	f003 faca 	bl	6b7c <boot_magic_compatible_check>
                                        primary_slot.magic) &&
    35e8:	b1f0      	cbz	r0, 3628 <boot_swap_type_multi+0xa4>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    35ea:	78a3      	ldrb	r3, [r4, #2]
                                        secondary_slot.magic) &&
    35ec:	2b04      	cmp	r3, #4
    35ee:	d001      	beq.n	35f4 <boot_swap_type_multi+0x70>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    35f0:	42bb      	cmp	r3, r7
    35f2:	d119      	bne.n	3628 <boot_swap_type_multi+0xa4>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    35f4:	78e3      	ldrb	r3, [r4, #3]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    35f6:	2b04      	cmp	r3, #4
    35f8:	d001      	beq.n	35fe <boot_swap_type_multi+0x7a>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    35fa:	4543      	cmp	r3, r8
    35fc:	d114      	bne.n	3628 <boot_swap_type_multi+0xa4>
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    35fe:	7923      	ldrb	r3, [r4, #4]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    3600:	2b04      	cmp	r3, #4
    3602:	d10f      	bne.n	3624 <boot_swap_type_multi+0xa0>
            BOOT_LOG_INF("Swap type: %s",
    3604:	7963      	ldrb	r3, [r4, #5]
    3606:	2b02      	cmp	r3, #2
    3608:	d119      	bne.n	363e <boot_swap_type_multi+0xba>
    360a:	4a15      	ldr	r2, [pc, #84]	; (3660 <boot_swap_type_multi+0xdc>)
    360c:	4815      	ldr	r0, [pc, #84]	; (3664 <boot_swap_type_multi+0xe0>)
    360e:	2149      	movs	r1, #73	; 0x49
    3610:	f002 ffd4 	bl	65bc <z_log_minimal_printk>
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    3614:	7960      	ldrb	r0, [r4, #5]
    3616:	1e83      	subs	r3, r0, #2
    3618:	2b02      	cmp	r3, #2
    361a:	d9be      	bls.n	359a <boot_swap_type_multi+0x16>
    361c:	e7bc      	b.n	3598 <boot_swap_type_multi+0x14>
    } else if (rc) {
    361e:	2800      	cmp	r0, #0
    3620:	d0cd      	beq.n	35be <boot_swap_type_multi+0x3a>
    3622:	e7b9      	b.n	3598 <boot_swap_type_multi+0x14>
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    3624:	454b      	cmp	r3, r9
    3626:	d0ed      	beq.n	3604 <boot_swap_type_multi+0x80>
    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    3628:	3201      	adds	r2, #1
    362a:	2a03      	cmp	r2, #3
    362c:	f104 0406 	add.w	r4, r4, #6
    3630:	d1d1      	bne.n	35d6 <boot_swap_type_multi+0x52>
    BOOT_LOG_INF("Swap type: none");
    3632:	480d      	ldr	r0, [pc, #52]	; (3668 <boot_swap_type_multi+0xe4>)
    3634:	2149      	movs	r1, #73	; 0x49
    3636:	f002 ffc1 	bl	65bc <z_log_minimal_printk>
    return BOOT_SWAP_TYPE_NONE;
    363a:	2001      	movs	r0, #1
    363c:	e7ad      	b.n	359a <boot_swap_type_multi+0x16>
            BOOT_LOG_INF("Swap type: %s",
    363e:	2b03      	cmp	r3, #3
    3640:	d005      	beq.n	364e <boot_swap_type_multi+0xca>
    3642:	4a0a      	ldr	r2, [pc, #40]	; (366c <boot_swap_type_multi+0xe8>)
    3644:	490a      	ldr	r1, [pc, #40]	; (3670 <boot_swap_type_multi+0xec>)
    3646:	2b04      	cmp	r3, #4
    3648:	bf18      	it	ne
    364a:	460a      	movne	r2, r1
    364c:	e7de      	b.n	360c <boot_swap_type_multi+0x88>
    364e:	4a09      	ldr	r2, [pc, #36]	; (3674 <boot_swap_type_multi+0xf0>)
    3650:	e7dc      	b.n	360c <boot_swap_type_multi+0x88>
    3652:	bf00      	nop
    3654:	00007ef6 	.word	0x00007ef6
    3658:	03030103 	.word	0x03030103
    365c:	00007f69 	.word	0x00007f69
    3660:	00007eda 	.word	0x00007eda
    3664:	00007f41 	.word	0x00007f41
    3668:	00007f54 	.word	0x00007f54
    366c:	00007ed3 	.word	0x00007ed3
    3670:	00007ee4 	.word	0x00007ee4
    3674:	00007edf 	.word	0x00007edf

00003678 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3678:	4b03      	ldr	r3, [pc, #12]	; (3688 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    367a:	6818      	ldr	r0, [r3, #0]
}
    367c:	f1a0 0308 	sub.w	r3, r0, #8
    3680:	4258      	negs	r0, r3
    3682:	4158      	adcs	r0, r3
    3684:	4770      	bx	lr
    3686:	bf00      	nop
    3688:	10000130 	.word	0x10000130

0000368c <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    368c:	4b06      	ldr	r3, [pc, #24]	; (36a8 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    368e:	681b      	ldr	r3, [r3, #0]
    3690:	2b08      	cmp	r3, #8
    3692:	d106      	bne.n	36a2 <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3694:	4b05      	ldr	r3, [pc, #20]	; (36ac <nrf52_errata_103+0x20>)
    3696:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    3698:	2b05      	cmp	r3, #5
    369a:	d802      	bhi.n	36a2 <nrf52_errata_103+0x16>
    369c:	4a04      	ldr	r2, [pc, #16]	; (36b0 <nrf52_errata_103+0x24>)
    369e:	5cd0      	ldrb	r0, [r2, r3]
    36a0:	4770      	bx	lr
        return false;
    36a2:	2000      	movs	r0, #0
}
    36a4:	4770      	bx	lr
    36a6:	bf00      	nop
    36a8:	10000130 	.word	0x10000130
    36ac:	10000134 	.word	0x10000134
    36b0:	00007f81 	.word	0x00007f81

000036b4 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    36b4:	4a02      	ldr	r2, [pc, #8]	; (36c0 <nvmc_wait+0xc>)
    36b6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    36ba:	2b00      	cmp	r3, #0
    36bc:	d0fb      	beq.n	36b6 <nvmc_wait+0x2>
}
    36be:	4770      	bx	lr
    36c0:	4001e000 	.word	0x4001e000

000036c4 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    36c4:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    36c6:	f7ff ffd7 	bl	3678 <nrf52_errata_136>
    36ca:	b140      	cbz	r0, 36de <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    36cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    36d0:	2200      	movs	r2, #0
    36d2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    36d6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    36da:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    36de:	f7ff ffcb 	bl	3678 <nrf52_errata_136>
    36e2:	2800      	cmp	r0, #0
    36e4:	d046      	beq.n	3774 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    36e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    36ea:	4b61      	ldr	r3, [pc, #388]	; (3870 <SystemInit+0x1ac>)
    36ec:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    36f0:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    36f4:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    36f8:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    36fc:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    3700:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    3704:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    3708:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    370c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    3710:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    3714:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    3718:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    371c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    3720:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    3724:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    3728:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    372c:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    3730:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    3734:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    3738:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    373c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    3740:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    3744:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    3748:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    374c:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    3750:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    3754:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    3758:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    375c:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    3760:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    3764:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    3768:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    376c:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    3770:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    3774:	f7ff ff8a 	bl	368c <nrf52_errata_103>
    3778:	b110      	cbz	r0, 3780 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    377a:	4b3e      	ldr	r3, [pc, #248]	; (3874 <SystemInit+0x1b0>)
    377c:	4a3e      	ldr	r2, [pc, #248]	; (3878 <SystemInit+0x1b4>)
    377e:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    3780:	f7ff ff84 	bl	368c <nrf52_errata_103>
    3784:	b118      	cbz	r0, 378e <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    3786:	4b3d      	ldr	r3, [pc, #244]	; (387c <SystemInit+0x1b8>)
    3788:	22fb      	movs	r2, #251	; 0xfb
    378a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    378e:	f7ff ff7d 	bl	368c <nrf52_errata_103>
    3792:	b148      	cbz	r0, 37a8 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    3794:	493a      	ldr	r1, [pc, #232]	; (3880 <SystemInit+0x1bc>)
    3796:	4b3b      	ldr	r3, [pc, #236]	; (3884 <SystemInit+0x1c0>)
    3798:	680a      	ldr	r2, [r1, #0]
    379a:	681b      	ldr	r3, [r3, #0]
    379c:	f022 020f 	bic.w	r2, r2, #15
    37a0:	f003 030f 	and.w	r3, r3, #15
    37a4:	4313      	orrs	r3, r2
    37a6:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    37a8:	f7ff ff70 	bl	368c <nrf52_errata_103>
    37ac:	b118      	cbz	r0, 37b6 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    37ae:	4b36      	ldr	r3, [pc, #216]	; (3888 <SystemInit+0x1c4>)
    37b0:	f44f 7200 	mov.w	r2, #512	; 0x200
    37b4:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    37b6:	f7ff ff5f 	bl	3678 <nrf52_errata_136>
    37ba:	b148      	cbz	r0, 37d0 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    37bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    37c0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    37c4:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    37c6:	bf44      	itt	mi
    37c8:	f06f 0201 	mvnmi.w	r2, #1
    37cc:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400

    /* Enable the FPU if the compiler used floating point unit instructions. __FPU_USED is a MACRO defined by the
     * compiler. Since the FPU consumes energy, remember to disable FPU use in the compiler if floating point unit
     * operations are not used in your code. */
    #if (__FPU_USED == 1)
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
    37d0:	4a2e      	ldr	r2, [pc, #184]	; (388c <SystemInit+0x1c8>)
    37d2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
    37d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
    37da:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
    37de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    37e2:	f3bf 8f6f 	isb	sy
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    37e6:	4b2a      	ldr	r3, [pc, #168]	; (3890 <SystemInit+0x1cc>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    37e8:	681b      	ldr	r3, [r3, #0]
    37ea:	2b08      	cmp	r3, #8
    37ec:	d10e      	bne.n	380c <SystemInit+0x148>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    37ee:	4b29      	ldr	r3, [pc, #164]	; (3894 <SystemInit+0x1d0>)
    37f0:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    37f2:	2b05      	cmp	r3, #5
    37f4:	d802      	bhi.n	37fc <SystemInit+0x138>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    37f6:	4a28      	ldr	r2, [pc, #160]	; (3898 <SystemInit+0x1d4>)
    37f8:	5cd3      	ldrb	r3, [r2, r3]
    37fa:	b13b      	cbz	r3, 380c <SystemInit+0x148>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    37fc:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3800:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    3804:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3808:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    380c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3810:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3814:	2a00      	cmp	r2, #0
    3816:	db03      	blt.n	3820 <SystemInit+0x15c>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    3818:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    381c:	2b00      	cmp	r3, #0
    381e:	da22      	bge.n	3866 <SystemInit+0x1a2>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3820:	491e      	ldr	r1, [pc, #120]	; (389c <SystemInit+0x1d8>)
    3822:	2301      	movs	r3, #1
    3824:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    3828:	f7ff ff44 	bl	36b4 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    382c:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    3830:	2412      	movs	r4, #18
    3832:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    3836:	f7ff ff3d 	bl	36b4 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    383a:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    383e:	f7ff ff39 	bl	36b4 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3842:	2300      	movs	r3, #0
    3844:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    3848:	f7ff ff34 	bl	36b4 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    384c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3850:	490e      	ldr	r1, [pc, #56]	; (388c <SystemInit+0x1c8>)
    3852:	4b13      	ldr	r3, [pc, #76]	; (38a0 <SystemInit+0x1dc>)
    3854:	68ca      	ldr	r2, [r1, #12]
    3856:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    385a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    385c:	60cb      	str	r3, [r1, #12]
    385e:	f3bf 8f4f 	dsb	sy
    __NOP();
    3862:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3864:	e7fd      	b.n	3862 <SystemInit+0x19e>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    3866:	4b0f      	ldr	r3, [pc, #60]	; (38a4 <SystemInit+0x1e0>)
    3868:	4a0f      	ldr	r2, [pc, #60]	; (38a8 <SystemInit+0x1e4>)
    386a:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    386c:	bd10      	pop	{r4, pc}
    386e:	bf00      	nop
    3870:	4000c000 	.word	0x4000c000
    3874:	4000568c 	.word	0x4000568c
    3878:	00038148 	.word	0x00038148
    387c:	4000f000 	.word	0x4000f000
    3880:	40000ee4 	.word	0x40000ee4
    3884:	10000258 	.word	0x10000258
    3888:	40029640 	.word	0x40029640
    388c:	e000ed00 	.word	0xe000ed00
    3890:	10000130 	.word	0x10000130
    3894:	10000134 	.word	0x10000134
    3898:	00007f7b 	.word	0x00007f7b
    389c:	4001e000 	.word	0x4001e000
    38a0:	05fa0004 	.word	0x05fa0004
    38a4:	2000003c 	.word	0x2000003c
    38a8:	03d09000 	.word	0x03d09000

000038ac <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    38ac:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    38ae:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    38b0:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    38b2:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    38b6:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    38b8:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    38bc:	d014      	beq.n	38e8 <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    38be:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    38c2:	fa05 f204 	lsl.w	r2, r5, r4
    38c6:	ea23 0202 	bic.w	r2, r3, r2
    38ca:	e850 6f00 	ldrex	r6, [r0]
    38ce:	429e      	cmp	r6, r3
    38d0:	d104      	bne.n	38dc <nrfx_flag32_alloc+0x30>
    38d2:	e840 2c00 	strex	ip, r2, [r0]
    38d6:	f1bc 0f00 	cmp.w	ip, #0
    38da:	d1f6      	bne.n	38ca <nrfx_flag32_alloc+0x1e>
    38dc:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    38e0:	d1e6      	bne.n	38b0 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    38e2:	4802      	ldr	r0, [pc, #8]	; (38ec <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    38e4:	700c      	strb	r4, [r1, #0]
}
    38e6:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    38e8:	4801      	ldr	r0, [pc, #4]	; (38f0 <nrfx_flag32_alloc+0x44>)
    38ea:	e7fc      	b.n	38e6 <nrfx_flag32_alloc+0x3a>
    38ec:	0bad0000 	.word	0x0bad0000
    38f0:	0bad0002 	.word	0x0bad0002

000038f4 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    38f4:	6803      	ldr	r3, [r0, #0]
    38f6:	40cb      	lsrs	r3, r1
    38f8:	07db      	lsls	r3, r3, #31
{
    38fa:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    38fc:	d415      	bmi.n	392a <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    38fe:	2301      	movs	r3, #1
    3900:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    3904:	6803      	ldr	r3, [r0, #0]
    3906:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    390a:	ea41 0203 	orr.w	r2, r1, r3
    390e:	e850 4f00 	ldrex	r4, [r0]
    3912:	429c      	cmp	r4, r3
    3914:	d104      	bne.n	3920 <nrfx_flag32_free+0x2c>
    3916:	e840 2c00 	strex	ip, r2, [r0]
    391a:	f1bc 0f00 	cmp.w	ip, #0
    391e:	d1f6      	bne.n	390e <nrfx_flag32_free+0x1a>
    3920:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3924:	d1ee      	bne.n	3904 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    3926:	4802      	ldr	r0, [pc, #8]	; (3930 <nrfx_flag32_free+0x3c>)
}
    3928:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    392a:	4802      	ldr	r0, [pc, #8]	; (3934 <nrfx_flag32_free+0x40>)
    392c:	e7fc      	b.n	3928 <nrfx_flag32_free+0x34>
    392e:	bf00      	nop
    3930:	0bad0000 	.word	0x0bad0000
    3934:	0bad0004 	.word	0x0bad0004

00003938 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3938:	4b04      	ldr	r3, [pc, #16]	; (394c <nrfx_clock_init+0x14>)
    393a:	791a      	ldrb	r2, [r3, #4]
    393c:	b922      	cbnz	r2, 3948 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    393e:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    3940:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    3942:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    3944:	4802      	ldr	r0, [pc, #8]	; (3950 <nrfx_clock_init+0x18>)
    3946:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3948:	4802      	ldr	r0, [pc, #8]	; (3954 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    394a:	4770      	bx	lr
    394c:	20000ef0 	.word	0x20000ef0
    3950:	0bad0000 	.word	0x0bad0000
    3954:	0bad000c 	.word	0x0bad000c

00003958 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    3958:	b110      	cbz	r0, 3960 <nrfx_clock_start+0x8>
    395a:	2801      	cmp	r0, #1
    395c:	d020      	beq.n	39a0 <nrfx_clock_start+0x48>
    395e:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3960:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3964:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3968:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    396c:	f411 3f80 	tst.w	r1, #65536	; 0x10000
    3970:	4619      	mov	r1, r3
    3972:	d011      	beq.n	3998 <nrfx_clock_start+0x40>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3974:	f002 0203 	and.w	r2, r2, #3
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    3978:	2a01      	cmp	r2, #1
    397a:	d10d      	bne.n	3998 <nrfx_clock_start+0x40>
    p_reg->LFCLKSRC = (uint32_t)(source);
    397c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3980:	4b0c      	ldr	r3, [pc, #48]	; (39b4 <nrfx_clock_start+0x5c>)
    3982:	2200      	movs	r2, #0
    3984:	601a      	str	r2, [r3, #0]
    3986:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3988:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    398c:	2202      	movs	r2, #2
    398e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3992:	2201      	movs	r2, #1
    3994:	609a      	str	r2, [r3, #8]
}
    3996:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    3998:	2300      	movs	r3, #0
    399a:	f8c1 3518 	str.w	r3, [r1, #1304]	; 0x518
}
    399e:	e7ef      	b.n	3980 <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39a0:	4b05      	ldr	r3, [pc, #20]	; (39b8 <nrfx_clock_start+0x60>)
    39a2:	2200      	movs	r2, #0
    39a4:	601a      	str	r2, [r3, #0]
    39a6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    39a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39ac:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    39b0:	6018      	str	r0, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    39b2:	4770      	bx	lr
    39b4:	40000104 	.word	0x40000104
    39b8:	40000100 	.word	0x40000100

000039bc <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    39bc:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    39be:	b110      	cbz	r0, 39c6 <nrfx_clock_stop+0xa>
    39c0:	2801      	cmp	r0, #1
    39c2:	d018      	beq.n	39f6 <nrfx_clock_stop+0x3a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    39c4:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    39c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39ca:	2202      	movs	r2, #2
    39cc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39d0:	4a18      	ldr	r2, [pc, #96]	; (3a34 <nrfx_clock_stop+0x78>)
    39d2:	6010      	str	r0, [r2, #0]
    39d4:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    39d6:	4a18      	ldr	r2, [pc, #96]	; (3a38 <nrfx_clock_stop+0x7c>)
    39d8:	2101      	movs	r1, #1
    39da:	6011      	str	r1, [r2, #0]
    39dc:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    39e0:	461c      	mov	r4, r3
    39e2:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    39e6:	03db      	lsls	r3, r3, #15
    39e8:	d5ec      	bpl.n	39c4 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    39ea:	2001      	movs	r0, #1
    39ec:	f003 f95d 	bl	6caa <nrfx_busy_wait>
    39f0:	3d01      	subs	r5, #1
    39f2:	d1f6      	bne.n	39e2 <nrfx_clock_stop+0x26>
    39f4:	e7e6      	b.n	39c4 <nrfx_clock_stop+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39f6:	4b11      	ldr	r3, [pc, #68]	; (3a3c <nrfx_clock_stop+0x80>)
    p_reg->INTENCLR = mask;
    39f8:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39fc:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    39fe:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a02:	601a      	str	r2, [r3, #0]
    3a04:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3a06:	4b0e      	ldr	r3, [pc, #56]	; (3a40 <nrfx_clock_stop+0x84>)
    3a08:	f242 7510 	movw	r5, #10000	; 0x2710
    3a0c:	6018      	str	r0, [r3, #0]
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3a0e:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3a12:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    3a16:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3a18:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3a1c:	d505      	bpl.n	3a2a <nrfx_clock_stop+0x6e>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3a1e:	b123      	cbz	r3, 3a2a <nrfx_clock_stop+0x6e>
    3a20:	2001      	movs	r0, #1
    3a22:	f003 f942 	bl	6caa <nrfx_busy_wait>
    3a26:	3d01      	subs	r5, #1
    3a28:	d1f1      	bne.n	3a0e <nrfx_clock_stop+0x52>
            m_clock_cb.hfclk_started = false;
    3a2a:	4b06      	ldr	r3, [pc, #24]	; (3a44 <nrfx_clock_stop+0x88>)
    3a2c:	2200      	movs	r2, #0
    3a2e:	715a      	strb	r2, [r3, #5]
    3a30:	e7c8      	b.n	39c4 <nrfx_clock_stop+0x8>
    3a32:	bf00      	nop
    3a34:	40000104 	.word	0x40000104
    3a38:	4000000c 	.word	0x4000000c
    3a3c:	40000100 	.word	0x40000100
    3a40:	40000004 	.word	0x40000004
    3a44:	20000ef0 	.word	0x20000ef0

00003a48 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3a48:	4b16      	ldr	r3, [pc, #88]	; (3aa4 <nrfx_power_clock_irq_handler+0x5c>)
    3a4a:	681a      	ldr	r2, [r3, #0]
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3a4c:	b510      	push	{r4, lr}
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3a4e:	b16a      	cbz	r2, 3a6c <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a50:	2200      	movs	r2, #0
    3a52:	601a      	str	r2, [r3, #0]
    3a54:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    3a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a5a:	2201      	movs	r2, #1
    3a5c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3a60:	4b11      	ldr	r3, [pc, #68]	; (3aa8 <nrfx_power_clock_irq_handler+0x60>)
    3a62:	7958      	ldrb	r0, [r3, #5]
    3a64:	b910      	cbnz	r0, 3a6c <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    3a66:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3a68:	681b      	ldr	r3, [r3, #0]
    3a6a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3a6c:	4b0f      	ldr	r3, [pc, #60]	; (3aac <nrfx_power_clock_irq_handler+0x64>)
    3a6e:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3a70:	b172      	cbz	r2, 3a90 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a72:	2200      	movs	r2, #0
    3a74:	601a      	str	r2, [r3, #0]
    3a76:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3a78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a7c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3a80:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3a84:	0792      	lsls	r2, r2, #30
    3a86:	d104      	bne.n	3a92 <nrfx_power_clock_irq_handler+0x4a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3a88:	2201      	movs	r2, #1
    3a8a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3a8e:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3a90:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    3a92:	2202      	movs	r2, #2
    3a94:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3a98:	4b03      	ldr	r3, [pc, #12]	; (3aa8 <nrfx_power_clock_irq_handler+0x60>)
}
    3a9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3a9e:	681b      	ldr	r3, [r3, #0]
    3aa0:	2001      	movs	r0, #1
    3aa2:	4718      	bx	r3
    3aa4:	40000100 	.word	0x40000100
    3aa8:	20000ef0 	.word	0x20000ef0
    3aac:	40000104 	.word	0x40000104

00003ab0 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    3ab0:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    3ab2:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    3ab6:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3ab8:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    3aba:	6002      	str	r2, [r0, #0]
}
    3abc:	4802      	ldr	r0, [pc, #8]	; (3ac8 <nrf_gpio_pin_port_decode+0x18>)
    3abe:	bf18      	it	ne
    3ac0:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    3ac4:	4770      	bx	lr
    3ac6:	bf00      	nop
    3ac8:	50000300 	.word	0x50000300

00003acc <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    3acc:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3ace:	f100 0308 	add.w	r3, r0, #8
    3ad2:	4c0c      	ldr	r4, [pc, #48]	; (3b04 <call_handler+0x38>)
    3ad4:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    3ad8:	05da      	lsls	r2, r3, #23
{
    3ada:	4605      	mov	r5, r0
    3adc:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3ade:	d507      	bpl.n	3af0 <call_handler+0x24>
    3ae0:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    3ae4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    3ae8:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    3aec:	6852      	ldr	r2, [r2, #4]
    3aee:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    3af0:	68a3      	ldr	r3, [r4, #8]
    3af2:	b12b      	cbz	r3, 3b00 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3af4:	68e2      	ldr	r2, [r4, #12]
    3af6:	4631      	mov	r1, r6
    3af8:	4628      	mov	r0, r5
    }
}
    3afa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3afe:	4718      	bx	r3
}
    3b00:	bd70      	pop	{r4, r5, r6, pc}
    3b02:	bf00      	nop
    3b04:	20000040 	.word	0x20000040

00003b08 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3b08:	4b13      	ldr	r3, [pc, #76]	; (3b58 <release_handler+0x50>)
    3b0a:	3008      	adds	r0, #8
{
    3b0c:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3b0e:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    3b12:	05d1      	lsls	r1, r2, #23
    3b14:	d51c      	bpl.n	3b50 <release_handler+0x48>
    3b16:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    3b1a:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    3b1e:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3b22:	f103 0410 	add.w	r4, r3, #16
    3b26:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3b28:	f834 2b02 	ldrh.w	r2, [r4], #2
    3b2c:	f412 7f80 	tst.w	r2, #256	; 0x100
    3b30:	d003      	beq.n	3b3a <release_handler+0x32>
    3b32:	f3c2 2243 	ubfx	r2, r2, #9, #4
    3b36:	4291      	cmp	r1, r2
    3b38:	d00a      	beq.n	3b50 <release_handler+0x48>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3b3a:	3001      	adds	r0, #1
    3b3c:	2830      	cmp	r0, #48	; 0x30
    3b3e:	d1f3      	bne.n	3b28 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    3b40:	2200      	movs	r2, #0
    3b42:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3b46:	4805      	ldr	r0, [pc, #20]	; (3b5c <release_handler+0x54>)
}
    3b48:	f85d 4b04 	ldr.w	r4, [sp], #4
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3b4c:	f7ff bed2 	b.w	38f4 <nrfx_flag32_free>
}
    3b50:	f85d 4b04 	ldr.w	r4, [sp], #4
    3b54:	4770      	bx	lr
    3b56:	bf00      	nop
    3b58:	20000040 	.word	0x20000040
    3b5c:	200000b4 	.word	0x200000b4

00003b60 <pin_handler_trigger_uninit>:
{
    3b60:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3b62:	4c0a      	ldr	r4, [pc, #40]	; (3b8c <pin_handler_trigger_uninit+0x2c>)
    3b64:	f100 0508 	add.w	r5, r0, #8
    3b68:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    3b6c:	069a      	lsls	r2, r3, #26
    3b6e:	d506      	bpl.n	3b7e <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3b70:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3b72:	4a07      	ldr	r2, [pc, #28]	; (3b90 <pin_handler_trigger_uninit+0x30>)
    3b74:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3b78:	2100      	movs	r1, #0
    3b7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    3b7e:	f7ff ffc3 	bl	3b08 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    3b82:	2300      	movs	r3, #0
    3b84:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    3b88:	bd38      	pop	{r3, r4, r5, pc}
    3b8a:	bf00      	nop
    3b8c:	20000040 	.word	0x20000040
    3b90:	40006000 	.word	0x40006000

00003b94 <nrfx_gpiote_input_configure>:
{
    3b94:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    3b98:	4604      	mov	r4, r0
    3b9a:	4617      	mov	r7, r2
    3b9c:	461d      	mov	r5, r3
    if (p_input_config)
    3b9e:	b311      	cbz	r1, 3be6 <nrfx_gpiote_input_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3ba0:	4e4d      	ldr	r6, [pc, #308]	; (3cd8 <nrfx_gpiote_input_configure+0x144>)
    3ba2:	f100 0808 	add.w	r8, r0, #8
        if (pin_is_task_output(pin))
    3ba6:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    3baa:	f003 0322 	and.w	r3, r3, #34	; 0x22
    3bae:	2b22      	cmp	r3, #34	; 0x22
    3bb0:	d103      	bne.n	3bba <nrfx_gpiote_input_configure+0x26>
                return NRFX_ERROR_INVALID_PARAM;
    3bb2:	484a      	ldr	r0, [pc, #296]	; (3cdc <nrfx_gpiote_input_configure+0x148>)
}
    3bb4:	b004      	add	sp, #16
    3bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    3bba:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3bbc:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    3bc0:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    3bc4:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3bc8:	f10d 020f 	add.w	r2, sp, #15
    3bcc:	460b      	mov	r3, r1
    3bce:	f10d 010e 	add.w	r1, sp, #14
    3bd2:	f003 f876 	bl	6cc2 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3bd6:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    3bda:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3bde:	f043 0301 	orr.w	r3, r3, #1
    3be2:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    3be6:	b197      	cbz	r7, 3c0e <nrfx_gpiote_input_configure+0x7a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3be8:	483b      	ldr	r0, [pc, #236]	; (3cd8 <nrfx_gpiote_input_configure+0x144>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3bea:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3bec:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3bee:	f104 0308 	add.w	r3, r4, #8
    3bf2:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
        if (pin_is_output(pin))
    3bf6:	078f      	lsls	r7, r1, #30
    3bf8:	d50c      	bpl.n	3c14 <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    3bfa:	2a00      	cmp	r2, #0
    3bfc:	d1d9      	bne.n	3bb2 <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3bfe:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
    3c02:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3c06:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    3c0a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
    if (p_handler_config)
    3c0e:	bbcd      	cbnz	r5, 3c84 <nrfx_gpiote_input_configure+0xf0>
    return NRFX_SUCCESS;
    3c10:	4833      	ldr	r0, [pc, #204]	; (3ce0 <nrfx_gpiote_input_configure+0x14c>)
    3c12:	e7cf      	b.n	3bb4 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3c14:	f021 0120 	bic.w	r1, r1, #32
    3c18:	04c9      	lsls	r1, r1, #19
    3c1a:	0cc9      	lsrs	r1, r1, #19
    3c1c:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
            if (use_evt)
    3c20:	2a00      	cmp	r2, #0
    3c22:	d0ec      	beq.n	3bfe <nrfx_gpiote_input_configure+0x6a>
                if (!edge)
    3c24:	2e03      	cmp	r6, #3
    3c26:	d8c4      	bhi.n	3bb2 <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3c28:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3c2a:	b92e      	cbnz	r6, 3c38 <nrfx_gpiote_input_configure+0xa4>
    3c2c:	4a2d      	ldr	r2, [pc, #180]	; (3ce4 <nrfx_gpiote_input_configure+0x150>)
    3c2e:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    3c32:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    3c36:	e7e2      	b.n	3bfe <nrfx_gpiote_input_configure+0x6a>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3c38:	00ba      	lsls	r2, r7, #2
    3c3a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3c3e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3c42:	ea4f 2e04 	mov.w	lr, r4, lsl #8
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3c46:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3c4a:	f02c 0c03 	bic.w	ip, ip, #3
    3c4e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    3c52:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3c56:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    3c5a:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    3c5e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3c62:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3c66:	f40e 5e7c 	and.w	lr, lr, #16128	; 0x3f00
    3c6a:	ea4c 4c06 	orr.w	ip, ip, r6, lsl #16
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3c6e:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    3c72:	ea4c 0c0e 	orr.w	ip, ip, lr
    3c76:	f041 0120 	orr.w	r1, r1, #32
    3c7a:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
    3c7e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    3c82:	e7bc      	b.n	3bfe <nrfx_gpiote_input_configure+0x6a>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    3c84:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    3c88:	4620      	mov	r0, r4
    3c8a:	f7ff ff3d 	bl	3b08 <release_handler>
    if (!handler)
    3c8e:	2e00      	cmp	r6, #0
    3c90:	d0be      	beq.n	3c10 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3c92:	4d11      	ldr	r5, [pc, #68]	; (3cd8 <nrfx_gpiote_input_configure+0x144>)
    3c94:	682b      	ldr	r3, [r5, #0]
    3c96:	429e      	cmp	r6, r3
    3c98:	d104      	bne.n	3ca4 <nrfx_gpiote_input_configure+0x110>
    3c9a:	686b      	ldr	r3, [r5, #4]
    3c9c:	429f      	cmp	r7, r3
    3c9e:	d101      	bne.n	3ca4 <nrfx_gpiote_input_configure+0x110>
    3ca0:	2200      	movs	r2, #0
    3ca2:	e00a      	b.n	3cba <nrfx_gpiote_input_configure+0x126>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    3ca4:	4810      	ldr	r0, [pc, #64]	; (3ce8 <nrfx_gpiote_input_configure+0x154>)
    3ca6:	f10d 010f 	add.w	r1, sp, #15
    3caa:	f7ff fdff 	bl	38ac <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    3cae:	4b0c      	ldr	r3, [pc, #48]	; (3ce0 <nrfx_gpiote_input_configure+0x14c>)
    3cb0:	4298      	cmp	r0, r3
    3cb2:	f47f af7f 	bne.w	3bb4 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    3cb6:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    3cba:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    3cbe:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3cc2:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    3cc4:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3cc6:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    3cca:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    3cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3cd2:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    3cd6:	e79b      	b.n	3c10 <nrfx_gpiote_input_configure+0x7c>
    3cd8:	20000040 	.word	0x20000040
    3cdc:	0bad0004 	.word	0x0bad0004
    3ce0:	0bad0000 	.word	0x0bad0000
    3ce4:	40006000 	.word	0x40006000
    3ce8:	200000b4 	.word	0x200000b4

00003cec <nrfx_gpiote_output_configure>:
{
    3cec:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cee:	4604      	mov	r4, r0
    3cf0:	b085      	sub	sp, #20
    3cf2:	4615      	mov	r5, r2
    if (p_config)
    3cf4:	b309      	cbz	r1, 3d3a <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3cf6:	f100 0708 	add.w	r7, r0, #8
    3cfa:	4e31      	ldr	r6, [pc, #196]	; (3dc0 <nrfx_gpiote_output_configure+0xd4>)
    3cfc:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3d00:	0798      	lsls	r0, r3, #30
    3d02:	d401      	bmi.n	3d08 <nrfx_gpiote_output_configure+0x1c>
    3d04:	069a      	lsls	r2, r3, #26
    3d06:	d458      	bmi.n	3dba <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3d08:	f013 0f1c 	tst.w	r3, #28
    3d0c:	d002      	beq.n	3d14 <nrfx_gpiote_output_configure+0x28>
    3d0e:	784b      	ldrb	r3, [r1, #1]
    3d10:	2b01      	cmp	r3, #1
    3d12:	d052      	beq.n	3dba <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3d14:	2301      	movs	r3, #1
    3d16:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3d1a:	2300      	movs	r3, #0
    3d1c:	e9cd 1300 	strd	r1, r3, [sp]
    3d20:	1c4a      	adds	r2, r1, #1
    3d22:	1c8b      	adds	r3, r1, #2
    3d24:	4620      	mov	r0, r4
    3d26:	f10d 010f 	add.w	r1, sp, #15
    3d2a:	f002 ffca 	bl	6cc2 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3d2e:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    3d32:	f043 0303 	orr.w	r3, r3, #3
    3d36:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    3d3a:	b915      	cbnz	r5, 3d42 <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    3d3c:	4821      	ldr	r0, [pc, #132]	; (3dc4 <nrfx_gpiote_output_configure+0xd8>)
}
    3d3e:	b005      	add	sp, #20
    3d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3d42:	4e1f      	ldr	r6, [pc, #124]	; (3dc0 <nrfx_gpiote_output_configure+0xd4>)
    3d44:	f104 0708 	add.w	r7, r4, #8
    3d48:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    3d4c:	0783      	lsls	r3, r0, #30
    3d4e:	d534      	bpl.n	3dba <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    3d50:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    3d54:	4661      	mov	r1, ip
    3d56:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3d58:	f020 0020 	bic.w	r0, r0, #32
    3d5c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    3d60:	04c0      	lsls	r0, r0, #19
    3d62:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    3d66:	0cc0      	lsrs	r0, r0, #19
    3d68:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3d6c:	2300      	movs	r3, #0
    3d6e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3d72:	786a      	ldrb	r2, [r5, #1]
    3d74:	2a00      	cmp	r2, #0
    3d76:	d0e1      	beq.n	3d3c <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    3d78:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3d7c:	78ad      	ldrb	r5, [r5, #2]
    3d7e:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    3d82:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3d86:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3d8a:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    3d8e:	0223      	lsls	r3, r4, #8
    3d90:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3d94:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3d96:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3d9a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3d9e:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3da0:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3da2:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3da6:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3daa:	432b      	orrs	r3, r5
    3dac:	f040 0020 	orr.w	r0, r0, #32
    3db0:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3db4:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    3db8:	e7c0      	b.n	3d3c <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    3dba:	4803      	ldr	r0, [pc, #12]	; (3dc8 <nrfx_gpiote_output_configure+0xdc>)
    3dbc:	e7bf      	b.n	3d3e <nrfx_gpiote_output_configure+0x52>
    3dbe:	bf00      	nop
    3dc0:	20000040 	.word	0x20000040
    3dc4:	0bad0000 	.word	0x0bad0000
    3dc8:	0bad0004 	.word	0x0bad0004

00003dcc <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3dcc:	4b01      	ldr	r3, [pc, #4]	; (3dd4 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    3dce:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    3dd2:	4770      	bx	lr
    3dd4:	20000040 	.word	0x20000040

00003dd8 <nrfx_gpiote_channel_get>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3dd8:	3008      	adds	r0, #8
    3dda:	4b05      	ldr	r3, [pc, #20]	; (3df0 <nrfx_gpiote_channel_get+0x18>)
    3ddc:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    if (pin_in_use_by_te(pin))
    3de0:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3de2:	bf43      	ittte	mi
    3de4:	0b5b      	lsrmi	r3, r3, #13
        return NRFX_SUCCESS;
    3de6:	4803      	ldrmi	r0, [pc, #12]	; (3df4 <nrfx_gpiote_channel_get+0x1c>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3de8:	700b      	strbmi	r3, [r1, #0]
        return NRFX_ERROR_INVALID_PARAM;
    3dea:	4803      	ldrpl	r0, [pc, #12]	; (3df8 <nrfx_gpiote_channel_get+0x20>)
}
    3dec:	4770      	bx	lr
    3dee:	bf00      	nop
    3df0:	20000040 	.word	0x20000040
    3df4:	0bad0000 	.word	0x0bad0000
    3df8:	0bad0004 	.word	0x0bad0004

00003dfc <nrfx_gpiote_init>:
{
    3dfc:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3dfe:	4c0e      	ldr	r4, [pc, #56]	; (3e38 <nrfx_gpiote_init+0x3c>)
    3e00:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    3e04:	b9b5      	cbnz	r5, 3e34 <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3e06:	2260      	movs	r2, #96	; 0x60
    3e08:	4629      	mov	r1, r5
    3e0a:	f104 0010 	add.w	r0, r4, #16
    3e0e:	f002 fcd8 	bl	67c2 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3e12:	2006      	movs	r0, #6
    3e14:	f7fd fe92 	bl	1b3c <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3e18:	4b08      	ldr	r3, [pc, #32]	; (3e3c <nrfx_gpiote_init+0x40>)
    return err_code;
    3e1a:	4809      	ldr	r0, [pc, #36]	; (3e40 <nrfx_gpiote_init+0x44>)
    3e1c:	601d      	str	r5, [r3, #0]
    3e1e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3e20:	4b08      	ldr	r3, [pc, #32]	; (3e44 <nrfx_gpiote_init+0x48>)
    3e22:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3e26:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3e2a:	2301      	movs	r3, #1
    3e2c:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3e30:	6763      	str	r3, [r4, #116]	; 0x74
}
    3e32:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    3e34:	4804      	ldr	r0, [pc, #16]	; (3e48 <nrfx_gpiote_init+0x4c>)
    3e36:	e7fc      	b.n	3e32 <nrfx_gpiote_init+0x36>
    3e38:	20000040 	.word	0x20000040
    3e3c:	4000617c 	.word	0x4000617c
    3e40:	0bad0000 	.word	0x0bad0000
    3e44:	40006000 	.word	0x40006000
    3e48:	0bad0005 	.word	0x0bad0005

00003e4c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3e4c:	4b03      	ldr	r3, [pc, #12]	; (3e5c <nrfx_gpiote_is_init+0x10>)
    3e4e:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    3e52:	3800      	subs	r0, #0
    3e54:	bf18      	it	ne
    3e56:	2001      	movne	r0, #1
    3e58:	4770      	bx	lr
    3e5a:	bf00      	nop
    3e5c:	20000040 	.word	0x20000040

00003e60 <nrfx_gpiote_channel_free>:
{
    3e60:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3e62:	4801      	ldr	r0, [pc, #4]	; (3e68 <nrfx_gpiote_channel_free+0x8>)
    3e64:	f7ff bd46 	b.w	38f4 <nrfx_flag32_free>
    3e68:	200000b0 	.word	0x200000b0

00003e6c <nrfx_gpiote_channel_alloc>:
{
    3e6c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3e6e:	4801      	ldr	r0, [pc, #4]	; (3e74 <nrfx_gpiote_channel_alloc+0x8>)
    3e70:	f7ff bd1c 	b.w	38ac <nrfx_flag32_alloc>
    3e74:	200000b0 	.word	0x200000b0

00003e78 <nrfx_gpiote_trigger_enable>:
{
    3e78:	b537      	push	{r0, r1, r2, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3e7a:	4b1f      	ldr	r3, [pc, #124]	; (3ef8 <nrfx_gpiote_trigger_enable+0x80>)
    3e7c:	f100 0208 	add.w	r2, r0, #8
{
    3e80:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3e82:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3e86:	069a      	lsls	r2, r3, #26
    3e88:	d51d      	bpl.n	3ec6 <nrfx_gpiote_trigger_enable+0x4e>
    3e8a:	f013 0502 	ands.w	r5, r3, #2
    3e8e:	d11a      	bne.n	3ec6 <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3e90:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    3e92:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    3e94:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    3e98:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    3e9c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3ea0:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3ea4:	6005      	str	r5, [r0, #0]
    3ea6:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3ea8:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    3eac:	f040 0001 	orr.w	r0, r0, #1
    3eb0:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    3eb4:	b129      	cbz	r1, 3ec2 <nrfx_gpiote_trigger_enable+0x4a>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3eb6:	2201      	movs	r2, #1
    3eb8:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    3ebc:	4a0f      	ldr	r2, [pc, #60]	; (3efc <nrfx_gpiote_trigger_enable+0x84>)
    3ebe:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3ec2:	b003      	add	sp, #12
    3ec4:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3ec6:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3eca:	2b04      	cmp	r3, #4
    3ecc:	d010      	beq.n	3ef0 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3ece:	2b05      	cmp	r3, #5
    3ed0:	d010      	beq.n	3ef4 <nrfx_gpiote_trigger_enable+0x7c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3ed2:	a801      	add	r0, sp, #4
    3ed4:	9401      	str	r4, [sp, #4]
    3ed6:	f7ff fdeb 	bl	3ab0 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3eda:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    3edc:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3ee0:	40d9      	lsrs	r1, r3
    3ee2:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3ee6:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3ee8:	4620      	mov	r0, r4
    3eea:	f002 ff31 	bl	6d50 <nrf_gpio_cfg_sense_set>
}
    3eee:	e7e8      	b.n	3ec2 <nrfx_gpiote_trigger_enable+0x4a>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3ef0:	2103      	movs	r1, #3
    3ef2:	e7f9      	b.n	3ee8 <nrfx_gpiote_trigger_enable+0x70>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3ef4:	2102      	movs	r1, #2
    3ef6:	e7f7      	b.n	3ee8 <nrfx_gpiote_trigger_enable+0x70>
    3ef8:	20000040 	.word	0x20000040
    3efc:	40006000 	.word	0x40006000

00003f00 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3f00:	4b0e      	ldr	r3, [pc, #56]	; (3f3c <nrfx_gpiote_trigger_disable+0x3c>)
    3f02:	f100 0208 	add.w	r2, r0, #8
    3f06:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3f0a:	0699      	lsls	r1, r3, #26
    3f0c:	d513      	bpl.n	3f36 <nrfx_gpiote_trigger_disable+0x36>
    3f0e:	079a      	lsls	r2, r3, #30
    3f10:	d411      	bmi.n	3f36 <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3f12:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3f14:	2201      	movs	r2, #1
    3f16:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    3f18:	009b      	lsls	r3, r3, #2
    3f1a:	4909      	ldr	r1, [pc, #36]	; (3f40 <nrfx_gpiote_trigger_disable+0x40>)
    3f1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3f20:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3f24:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3f28:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3f2c:	f022 0203 	bic.w	r2, r2, #3
    3f30:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    3f34:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3f36:	2100      	movs	r1, #0
    3f38:	f002 bf0a 	b.w	6d50 <nrf_gpio_cfg_sense_set>
    3f3c:	20000040 	.word	0x20000040
    3f40:	40006000 	.word	0x40006000

00003f44 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3f44:	4b0e      	ldr	r3, [pc, #56]	; (3f80 <nrfx_gpiote_pin_uninit+0x3c>)
    3f46:	f100 0208 	add.w	r2, r0, #8
{
    3f4a:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3f4c:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    3f50:	07db      	lsls	r3, r3, #31
{
    3f52:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3f54:	d511      	bpl.n	3f7a <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    3f56:	f7ff ffd3 	bl	3f00 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3f5a:	4620      	mov	r0, r4
    3f5c:	f7ff fe00 	bl	3b60 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3f60:	a801      	add	r0, sp, #4
    3f62:	9401      	str	r4, [sp, #4]
    3f64:	f7ff fda4 	bl	3ab0 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3f68:	9b01      	ldr	r3, [sp, #4]
    3f6a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3f6e:	2202      	movs	r2, #2
    3f70:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    3f74:	4803      	ldr	r0, [pc, #12]	; (3f84 <nrfx_gpiote_pin_uninit+0x40>)
}
    3f76:	b002      	add	sp, #8
    3f78:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3f7a:	4803      	ldr	r0, [pc, #12]	; (3f88 <nrfx_gpiote_pin_uninit+0x44>)
    3f7c:	e7fb      	b.n	3f76 <nrfx_gpiote_pin_uninit+0x32>
    3f7e:	bf00      	nop
    3f80:	20000040 	.word	0x20000040
    3f84:	0bad0000 	.word	0x0bad0000
    3f88:	0bad0004 	.word	0x0bad0004

00003f8c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    3f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3f90:	4b64      	ldr	r3, [pc, #400]	; (4124 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    3f92:	4865      	ldr	r0, [pc, #404]	; (4128 <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3f94:	4965      	ldr	r1, [pc, #404]	; (412c <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    3f96:	2500      	movs	r5, #0
{
    3f98:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3f9a:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3f9c:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3f9e:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3fa0:	b136      	cbz	r6, 3fb0 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    3fa2:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    3fa6:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3fa8:	bf1e      	ittt	ne
    3faa:	601c      	strne	r4, [r3, #0]
    3fac:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    3fae:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    3fb0:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3fb2:	428b      	cmp	r3, r1
        mask <<= 1;
    3fb4:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3fb8:	d1f1      	bne.n	3f9e <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3fba:	4f5d      	ldr	r7, [pc, #372]	; (4130 <nrfx_gpiote_irq_handler+0x1a4>)
    3fbc:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3fbe:	b37b      	cbz	r3, 4020 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    3fc0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3fc4:	4e5b      	ldr	r6, [pc, #364]	; (4134 <nrfx_gpiote_irq_handler+0x1a8>)
    3fc6:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    3fca:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    3fcc:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3fd0:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    3fd4:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    3fd6:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3fda:	9600      	str	r6, [sp, #0]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3fdc:	f10d 0910 	add.w	r9, sp, #16
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3fe0:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    3fe4:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    3fe8:	f8d9 3000 	ldr.w	r3, [r9]
    3fec:	b9f3      	cbnz	r3, 402c <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3fee:	f108 0820 	add.w	r8, r8, #32
    3ff2:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    3ff6:	f109 0904 	add.w	r9, r9, #4
    3ffa:	d1f5      	bne.n	3fe8 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3ffc:	603b      	str	r3, [r7, #0]
    3ffe:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    4000:	9900      	ldr	r1, [sp, #0]
        *p_masks = gpio_regs[i]->LATCH;
    4002:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4006:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    400a:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    400c:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4010:	9b00      	ldr	r3, [sp, #0]
    4012:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    4016:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    4018:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    401c:	4313      	orrs	r3, r2
    401e:	d1dd      	bne.n	3fdc <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    4020:	2401      	movs	r4, #1
    while (mask)
    4022:	2d00      	cmp	r5, #0
    4024:	d166      	bne.n	40f4 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    4026:	b007      	add	sp, #28
    4028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    402c:	fa93 f3a3 	rbit	r3, r3
    4030:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    4034:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4038:	f106 0208 	add.w	r2, r6, #8
    403c:	4b3e      	ldr	r3, [pc, #248]	; (4138 <nrfx_gpiote_irq_handler+0x1ac>)
    403e:	9603      	str	r6, [sp, #12]
    4040:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    4044:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    4048:	08f4      	lsrs	r4, r6, #3
    404a:	9301      	str	r3, [sp, #4]
    404c:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    404e:	ab04      	add	r3, sp, #16
    bit = BITMASK_RELBIT_GET(bit);
    4050:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    4054:	fa0b fc00 	lsl.w	ip, fp, r0
    4058:	5d18      	ldrb	r0, [r3, r4]
    405a:	ea20 000c 	bic.w	r0, r0, ip
    405e:	5518      	strb	r0, [r3, r4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4060:	a803      	add	r0, sp, #12
    4062:	0891      	lsrs	r1, r2, #2
    4064:	f7ff fd24 	bl	3ab0 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4068:	9c03      	ldr	r4, [sp, #12]
    406a:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    if (is_level(trigger))
    406e:	074b      	lsls	r3, r1, #29
    4070:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4074:	f3c4 4401 	ubfx	r4, r4, #16, #2
    4078:	d523      	bpl.n	40c2 <nrfx_gpiote_irq_handler+0x136>
        call_handler(pin, trigger);
    407a:	4651      	mov	r1, sl
    407c:	4630      	mov	r0, r6
    407e:	f7ff fd25 	bl	3acc <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4082:	a803      	add	r0, sp, #12
    4084:	9603      	str	r6, [sp, #12]
    4086:	f7ff fd13 	bl	3ab0 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    408a:	9a03      	ldr	r2, [sp, #12]
    408c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    4090:	b2e4      	uxtb	r4, r4
    4092:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    4096:	f3c2 4201 	ubfx	r2, r2, #16, #2
    409a:	4294      	cmp	r4, r2
    409c:	d107      	bne.n	40ae <nrfx_gpiote_irq_handler+0x122>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    409e:	2100      	movs	r1, #0
    40a0:	4630      	mov	r0, r6
    40a2:	f002 fe55 	bl	6d50 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    40a6:	4621      	mov	r1, r4
    40a8:	4630      	mov	r0, r6
    40aa:	f002 fe51 	bl	6d50 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    40ae:	a803      	add	r0, sp, #12
    40b0:	9603      	str	r6, [sp, #12]
    40b2:	f7ff fcfd 	bl	3ab0 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    40b6:	9b03      	ldr	r3, [sp, #12]
    40b8:	fa0b f303 	lsl.w	r3, fp, r3
    40bc:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    40c0:	e792      	b.n	3fe8 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    40c2:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    40c4:	bf0c      	ite	eq
    40c6:	2103      	moveq	r1, #3
    40c8:	2102      	movne	r1, #2
    40ca:	4630      	mov	r0, r6
    40cc:	f002 fe40 	bl	6d50 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    40d0:	9b01      	ldr	r3, [sp, #4]
    40d2:	2b03      	cmp	r3, #3
    40d4:	d004      	beq.n	40e0 <nrfx_gpiote_irq_handler+0x154>
    40d6:	2c02      	cmp	r4, #2
    40d8:	d107      	bne.n	40ea <nrfx_gpiote_irq_handler+0x15e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    40da:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    40de:	d1e6      	bne.n	40ae <nrfx_gpiote_irq_handler+0x122>
            call_handler(pin, trigger);
    40e0:	4651      	mov	r1, sl
    40e2:	4630      	mov	r0, r6
    40e4:	f7ff fcf2 	bl	3acc <call_handler>
    40e8:	e7e1      	b.n	40ae <nrfx_gpiote_irq_handler+0x122>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    40ea:	2c03      	cmp	r4, #3
    40ec:	d1df      	bne.n	40ae <nrfx_gpiote_irq_handler+0x122>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    40ee:	f1ba 0f02 	cmp.w	sl, #2
    40f2:	e7f4      	b.n	40de <nrfx_gpiote_irq_handler+0x152>
        uint32_t ch = NRF_CTZ(mask);
    40f4:	fa95 f3a5 	rbit	r3, r5
    40f8:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    40fc:	fa04 f203 	lsl.w	r2, r4, r3
    4100:	009b      	lsls	r3, r3, #2
    4102:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4106:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    410a:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    410e:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    4112:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    4116:	f3c0 2005 	ubfx	r0, r0, #8, #6
    411a:	f3c1 4101 	ubfx	r1, r1, #16, #2
    411e:	f7ff fcd5 	bl	3acc <call_handler>
    4122:	e77e      	b.n	4022 <nrfx_gpiote_irq_handler+0x96>
    4124:	40006100 	.word	0x40006100
    4128:	40006000 	.word	0x40006000
    412c:	40006120 	.word	0x40006120
    4130:	4000617c 	.word	0x4000617c
    4134:	50000300 	.word	0x50000300
    4138:	20000040 	.word	0x20000040

0000413c <nrfx_nvmc_page_erase>:
    return p_reg->CODEPAGESIZE;
    413c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4140:	691a      	ldr	r2, [r3, #16]
}

static bool is_page_aligned_check(uint32_t addr)
{
    /* If the modulo operation returns '0', then the address is aligned. */
    return !(addr % flash_page_size_get());
    4142:	fbb0 f3f2 	udiv	r3, r0, r2
    4146:	fb02 0313 	mls	r3, r2, r3, r0

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
    NRFX_ASSERT(is_valid_address(addr, false));

    if (!is_page_aligned_check(addr))
    414a:	b973      	cbnz	r3, 416a <nrfx_nvmc_page_erase+0x2e>
#endif

NRF_STATIC_INLINE void nrf_nvmc_mode_set(NRF_NVMC_Type * p_reg,
                                         nrf_nvmc_mode_t mode)
{
    p_reg->CONFIG = (uint32_t)mode;
    414c:	4b08      	ldr	r3, [pc, #32]	; (4170 <nrfx_nvmc_page_erase+0x34>)
    414e:	2202      	movs	r2, #2
    4150:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    else
    {
        p_reg->ERASEPCR1 = page_addr;
    }
#elif defined(NRF52_SERIES)
    p_reg->ERASEPAGE = page_addr;
    4154:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    4158:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        return NRFX_ERROR_INVALID_ADDR;
    }

    nvmc_erase_mode_set();
    nrf_nvmc_page_erase_start(NRF_NVMC, addr);
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    415c:	07d2      	lsls	r2, r2, #31
    415e:	d5fb      	bpl.n	4158 <nrfx_nvmc_page_erase+0x1c>
    p_reg->CONFIG = (uint32_t)mode;
    4160:	2200      	movs	r2, #0
    {}
    nvmc_readonly_mode_set();

    return NRFX_SUCCESS;
    4162:	4804      	ldr	r0, [pc, #16]	; (4174 <nrfx_nvmc_page_erase+0x38>)
    4164:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    4168:	4770      	bx	lr
        return NRFX_ERROR_INVALID_ADDR;
    416a:	4803      	ldr	r0, [pc, #12]	; (4178 <nrfx_nvmc_page_erase+0x3c>)
}
    416c:	4770      	bx	lr
    416e:	bf00      	nop
    4170:	4001e000 	.word	0x4001e000
    4174:	0bad0000 	.word	0x0bad0000
    4178:	0bad000a 	.word	0x0bad000a

0000417c <nrfx_nvmc_word_write>:
    417c:	4b07      	ldr	r3, [pc, #28]	; (419c <nrfx_nvmc_word_write+0x20>)
    417e:	2201      	movs	r2, #1
    4180:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    4184:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    4188:	07d2      	lsls	r2, r2, #31
    418a:	d5fb      	bpl.n	4184 <nrfx_nvmc_word_write+0x8>
    *(volatile uint32_t *)addr = value;
    418c:	6001      	str	r1, [r0, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    418e:	f3bf 8f5f 	dmb	sy
    p_reg->CONFIG = (uint32_t)mode;
    4192:	2200      	movs	r2, #0
    4194:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    nvmc_write_mode_set();

    nvmc_word_write(addr, value);

    nvmc_readonly_mode_set();
}
    4198:	4770      	bx	lr
    419a:	bf00      	nop
    419c:	4001e000 	.word	0x4001e000

000041a0 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    41a0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    41a2:	4801      	ldr	r0, [pc, #4]	; (41a8 <nrfx_ppi_channel_alloc+0x8>)
    41a4:	f7ff bb82 	b.w	38ac <nrfx_flag32_alloc>
    41a8:	200000bc 	.word	0x200000bc

000041ac <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    41ac:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    41ae:	4c14      	ldr	r4, [pc, #80]	; (4200 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    41b0:	4a14      	ldr	r2, [pc, #80]	; (4204 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    41b2:	4915      	ldr	r1, [pc, #84]	; (4208 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    41b4:	2303      	movs	r3, #3
    41b6:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    41b8:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    41ba:	4b14      	ldr	r3, [pc, #80]	; (420c <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    41bc:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    41be:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    41c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    41c4:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    41c6:	2300      	movs	r3, #0
    41c8:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    41ca:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    41cc:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    41ce:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    41d0:	4a0f      	ldr	r2, [pc, #60]	; (4210 <_DoInit+0x64>)
    41d2:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    41d4:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    41d6:	2210      	movs	r2, #16
    41d8:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    41da:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    41dc:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    41de:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    41e0:	f002 fab7 	bl	6752 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    41e4:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    41e8:	490a      	ldr	r1, [pc, #40]	; (4214 <_DoInit+0x68>)
    41ea:	4620      	mov	r0, r4
    41ec:	f002 fab1 	bl	6752 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    41f0:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    41f4:	2320      	movs	r3, #32
    41f6:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    41f8:	f3bf 8f5f 	dmb	sy
}
    41fc:	bd10      	pop	{r4, pc}
    41fe:	bf00      	nop
    4200:	20000ef8 	.word	0x20000ef8
    4204:	00007f87 	.word	0x00007f87
    4208:	00007f90 	.word	0x00007f90
    420c:	200010cf 	.word	0x200010cf
    4210:	200010bf 	.word	0x200010bf
    4214:	00007f94 	.word	0x00007f94

00004218 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4218:	4b0e      	ldr	r3, [pc, #56]	; (4254 <z_sys_init_run_level+0x3c>)
{
    421a:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    421c:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    4220:	3001      	adds	r0, #1
    4222:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    4226:	42a6      	cmp	r6, r4
    4228:	d800      	bhi.n	422c <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    422a:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    422c:	e9d4 3500 	ldrd	r3, r5, [r4]
    4230:	4628      	mov	r0, r5
    4232:	4798      	blx	r3
		if (dev != NULL) {
    4234:	b165      	cbz	r5, 4250 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    4236:	68eb      	ldr	r3, [r5, #12]
    4238:	b130      	cbz	r0, 4248 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    423a:	2800      	cmp	r0, #0
    423c:	bfb8      	it	lt
    423e:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    4240:	28ff      	cmp	r0, #255	; 0xff
    4242:	bfa8      	it	ge
    4244:	20ff      	movge	r0, #255	; 0xff
    4246:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    4248:	785a      	ldrb	r2, [r3, #1]
    424a:	f042 0201 	orr.w	r2, r2, #1
    424e:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4250:	3408      	adds	r4, #8
    4252:	e7e8      	b.n	4226 <z_sys_init_run_level+0xe>
    4254:	000072d0 	.word	0x000072d0

00004258 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    4258:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    425a:	4605      	mov	r5, r0
    425c:	b910      	cbnz	r0, 4264 <z_impl_device_get_binding+0xc>
		return NULL;
    425e:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    4260:	4620      	mov	r0, r4
    4262:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    4264:	7803      	ldrb	r3, [r0, #0]
    4266:	2b00      	cmp	r3, #0
    4268:	d0f9      	beq.n	425e <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    426a:	4a0f      	ldr	r2, [pc, #60]	; (42a8 <z_impl_device_get_binding+0x50>)
    426c:	4c0f      	ldr	r4, [pc, #60]	; (42ac <z_impl_device_get_binding+0x54>)
    426e:	4616      	mov	r6, r2
    4270:	4294      	cmp	r4, r2
    4272:	d108      	bne.n	4286 <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    4274:	4c0d      	ldr	r4, [pc, #52]	; (42ac <z_impl_device_get_binding+0x54>)
    4276:	42b4      	cmp	r4, r6
    4278:	d0f1      	beq.n	425e <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    427a:	4620      	mov	r0, r4
    427c:	f002 fd8d 	bl	6d9a <z_device_ready>
    4280:	b950      	cbnz	r0, 4298 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    4282:	3418      	adds	r4, #24
    4284:	e7f7      	b.n	4276 <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    4286:	4620      	mov	r0, r4
    4288:	f002 fd87 	bl	6d9a <z_device_ready>
    428c:	b110      	cbz	r0, 4294 <z_impl_device_get_binding+0x3c>
    428e:	6823      	ldr	r3, [r4, #0]
    4290:	42ab      	cmp	r3, r5
    4292:	d0e5      	beq.n	4260 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    4294:	3418      	adds	r4, #24
    4296:	e7eb      	b.n	4270 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4298:	6821      	ldr	r1, [r4, #0]
    429a:	4628      	mov	r0, r5
    429c:	f002 fa6a 	bl	6774 <strcmp>
    42a0:	2800      	cmp	r0, #0
    42a2:	d1ee      	bne.n	4282 <z_impl_device_get_binding+0x2a>
    42a4:	e7dc      	b.n	4260 <z_impl_device_get_binding+0x8>
    42a6:	bf00      	nop
    42a8:	00006f18 	.word	0x00006f18
    42ac:	00006e88 	.word	0x00006e88

000042b0 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    42b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    42b2:	4604      	mov	r4, r0
    42b4:	460d      	mov	r5, r1
	__asm__ volatile(
    42b6:	f04f 0320 	mov.w	r3, #32
    42ba:	f3ef 8611 	mrs	r6, BASEPRI
    42be:	f383 8812 	msr	BASEPRI_MAX, r3
    42c2:	f3bf 8f6f 	isb	sy
	switch (reason) {
    42c6:	2804      	cmp	r0, #4
    42c8:	bf96      	itet	ls
    42ca:	4b12      	ldrls	r3, [pc, #72]	; (4314 <z_fatal_error+0x64>)
    42cc:	4b12      	ldrhi	r3, [pc, #72]	; (4318 <z_fatal_error+0x68>)
	return 0;
    42ce:	f853 3020 	ldrls.w	r3, [r3, r0, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    42d2:	2200      	movs	r2, #0
    42d4:	9200      	str	r2, [sp, #0]
    42d6:	2145      	movs	r1, #69	; 0x45
    42d8:	4602      	mov	r2, r0
    42da:	4810      	ldr	r0, [pc, #64]	; (431c <z_fatal_error+0x6c>)
    42dc:	f002 f96e 	bl	65bc <z_log_minimal_printk>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    42e0:	b13d      	cbz	r5, 42f2 <z_fatal_error+0x42>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    42e2:	69eb      	ldr	r3, [r5, #28]
    42e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
    42e8:	b11b      	cbz	r3, 42f2 <z_fatal_error+0x42>
		LOG_ERR("Fault during interrupt handling\n");
    42ea:	480d      	ldr	r0, [pc, #52]	; (4320 <z_fatal_error+0x70>)
    42ec:	2145      	movs	r1, #69	; 0x45
    42ee:	f002 f965 	bl	65bc <z_log_minimal_printk>
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    42f2:	4b0c      	ldr	r3, [pc, #48]	; (4324 <z_fatal_error+0x74>)
    42f4:	480c      	ldr	r0, [pc, #48]	; (4328 <z_fatal_error+0x78>)
    42f6:	2200      	movs	r2, #0
    42f8:	2145      	movs	r1, #69	; 0x45
    42fa:	f002 f95f 	bl	65bc <z_log_minimal_printk>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    42fe:	4629      	mov	r1, r5
    4300:	4620      	mov	r0, r4
    4302:	f7ff f8d7 	bl	34b4 <k_sys_fatal_error_handler>
	__asm__ volatile(
    4306:	f386 8811 	msr	BASEPRI, r6
    430a:	f3bf 8f6f 	isb	sy
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    430e:	b002      	add	sp, #8
    4310:	bd70      	pop	{r4, r5, r6, pc}
    4312:	bf00      	nop
    4314:	000072e4 	.word	0x000072e4
    4318:	00007f9b 	.word	0x00007f9b
    431c:	00007fa9 	.word	0x00007fa9
    4320:	00007fd6 	.word	0x00007fd6
    4324:	00007ffc 	.word	0x00007ffc
    4328:	00008004 	.word	0x00008004

0000432c <bg_thread_main>:
 *
 * @return N/A
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    432c:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    432e:	4b09      	ldr	r3, [pc, #36]	; (4354 <bg_thread_main+0x28>)
    4330:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4332:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4334:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4336:	f7ff ff6f 	bl	4218 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    433a:	f000 f921 	bl	4580 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    433e:	2003      	movs	r0, #3
    4340:	f7ff ff6a 	bl	4218 <z_sys_init_run_level>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    4344:	f7fc f858 	bl	3f8 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    4348:	4a03      	ldr	r2, [pc, #12]	; (4358 <bg_thread_main+0x2c>)
    434a:	7b13      	ldrb	r3, [r2, #12]
    434c:	f023 0301 	bic.w	r3, r3, #1
    4350:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4352:	bd08      	pop	{r3, pc}
    4354:	200014cf 	.word	0x200014cf
    4358:	20000160 	.word	0x20000160

0000435c <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    435c:	4802      	ldr	r0, [pc, #8]	; (4368 <z_bss_zero+0xc>)
    435e:	4a03      	ldr	r2, [pc, #12]	; (436c <z_bss_zero+0x10>)
    4360:	2100      	movs	r1, #0
    4362:	1a12      	subs	r2, r2, r0
    4364:	f002 ba2d 	b.w	67c2 <memset>
    4368:	20000140 	.word	0x20000140
    436c:	200014d0 	.word	0x200014d0

00004370 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4370:	b508      	push	{r3, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4372:	4b19      	ldr	r3, [pc, #100]	; (43d8 <z_cstart+0x68>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4374:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4378:	4c18      	ldr	r4, [pc, #96]	; (43dc <z_cstart+0x6c>)
    437a:	6963      	ldr	r3, [r4, #20]
    437c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    4380:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4382:	2500      	movs	r5, #0
    4384:	23e0      	movs	r3, #224	; 0xe0
    4386:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    438a:	77e5      	strb	r5, [r4, #31]
    438c:	7625      	strb	r5, [r4, #24]
    438e:	7665      	strb	r5, [r4, #25]
    4390:	76a5      	strb	r5, [r4, #26]
    4392:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4396:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4398:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    439c:	6263      	str	r3, [r4, #36]	; 0x24
    439e:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    43a2:	f7fd fe6f 	bl	2084 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    43a6:	f7fd fb7d 	bl	1aa4 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    43aa:	f04f 33ff 	mov.w	r3, #4294967295
    43ae:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    43b0:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    43b2:	f7fd ff65 	bl	2280 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    43b6:	f7fd feef 	bl	2198 <z_arm_configure_static_mpu_regions>
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    43ba:	f002 fced 	bl	6d98 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    43be:	4628      	mov	r0, r5
    43c0:	f7ff ff2a 	bl	4218 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    43c4:	2001      	movs	r0, #1
    43c6:	f7ff ff27 	bl	4218 <z_sys_init_run_level>
#else
#ifdef ARCH_SWITCH_TO_MAIN_NO_MULTITHREADING
	/* Custom ARCH-specific routine to switch to main()
	 * in the case of no multi-threading.
	 */
	ARCH_SWITCH_TO_MAIN_NO_MULTITHREADING(bg_thread_main,
    43ca:	4805      	ldr	r0, [pc, #20]	; (43e0 <z_cstart+0x70>)
    43cc:	462b      	mov	r3, r5
    43ce:	462a      	mov	r2, r5
    43d0:	4629      	mov	r1, r5
    43d2:	f7fd fc45 	bl	1c60 <z_arm_switch_to_main_no_multithreading>
    43d6:	bf00      	nop
    43d8:	20004520 	.word	0x20004520
    43dc:	e000ed00 	.word	0xe000ed00
    43e0:	0000432d 	.word	0x0000432d

000043e4 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    43e4:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    43e6:	4806      	ldr	r0, [pc, #24]	; (4400 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    43e8:	4a06      	ldr	r2, [pc, #24]	; (4404 <z_data_copy+0x20>)
    43ea:	4907      	ldr	r1, [pc, #28]	; (4408 <z_data_copy+0x24>)
    43ec:	1a12      	subs	r2, r2, r0
    43ee:	f002 f9dd 	bl	67ac <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    43f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    43f6:	4a05      	ldr	r2, [pc, #20]	; (440c <z_data_copy+0x28>)
    43f8:	4905      	ldr	r1, [pc, #20]	; (4410 <z_data_copy+0x2c>)
    43fa:	4806      	ldr	r0, [pc, #24]	; (4414 <z_data_copy+0x30>)
    43fc:	f002 b9d6 	b.w	67ac <memcpy>
    4400:	20000000 	.word	0x20000000
    4404:	20000140 	.word	0x20000140
    4408:	000080a4 	.word	0x000080a4
    440c:	00000000 	.word	0x00000000
    4410:	000080a4 	.word	0x000080a4
    4414:	20000000 	.word	0x20000000

00004418 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4418:	4b03      	ldr	r3, [pc, #12]	; (4428 <elapsed+0x10>)
    441a:	681b      	ldr	r3, [r3, #0]
    441c:	b90b      	cbnz	r3, 4422 <elapsed+0xa>
    441e:	f7fe bfe9 	b.w	33f4 <sys_clock_elapsed>
}
    4422:	2000      	movs	r0, #0
    4424:	4770      	bx	lr
    4426:	bf00      	nop
    4428:	20000fa0 	.word	0x20000fa0

0000442c <remove_timeout>:
{
    442c:	b530      	push	{r4, r5, lr}
    442e:	6803      	ldr	r3, [r0, #0]
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4430:	b168      	cbz	r0, 444e <remove_timeout+0x22>
    4432:	4a0a      	ldr	r2, [pc, #40]	; (445c <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    4434:	6852      	ldr	r2, [r2, #4]
    4436:	4290      	cmp	r0, r2
    4438:	d009      	beq.n	444e <remove_timeout+0x22>
	if (next(t) != NULL) {
    443a:	b143      	cbz	r3, 444e <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    443c:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    4440:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    4444:	1912      	adds	r2, r2, r4
    4446:	eb45 0101 	adc.w	r1, r5, r1
    444a:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    444e:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    4450:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4452:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4454:	2300      	movs	r3, #0
	node->prev = NULL;
    4456:	e9c0 3300 	strd	r3, r3, [r0]
}
    445a:	bd30      	pop	{r4, r5, pc}
    445c:	200000c0 	.word	0x200000c0

00004460 <next_timeout>:
	return list->head == list;
    4460:	4b11      	ldr	r3, [pc, #68]	; (44a8 <next_timeout+0x48>)

static int32_t next_timeout(void)
{
    4462:	b510      	push	{r4, lr}
    4464:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4466:	429c      	cmp	r4, r3
    4468:	bf08      	it	eq
    446a:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    446c:	f7ff ffd4 	bl	4418 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    4470:	b1a4      	cbz	r4, 449c <next_timeout+0x3c>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    4472:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    4476:	1a12      	subs	r2, r2, r0
    4478:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    447c:	2a01      	cmp	r2, #1
    447e:	f173 0100 	sbcs.w	r1, r3, #0
    4482:	db0e      	blt.n	44a2 <next_timeout+0x42>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    4484:	4610      	mov	r0, r2
    4486:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    448a:	4619      	mov	r1, r3
    448c:	4282      	cmp	r2, r0
    448e:	f04f 0300 	mov.w	r3, #0
    4492:	eb73 0401 	sbcs.w	r4, r3, r1
    4496:	da00      	bge.n	449a <next_timeout+0x3a>
    4498:	4610      	mov	r0, r2
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    449a:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    449c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    44a0:	e7fb      	b.n	449a <next_timeout+0x3a>
    44a2:	2000      	movs	r0, #0
	return ret;
    44a4:	e7f9      	b.n	449a <next_timeout+0x3a>
    44a6:	bf00      	nop
    44a8:	200000c0 	.word	0x200000c0

000044ac <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    44ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
    44b0:	f04f 0320 	mov.w	r3, #32
    44b4:	f3ef 8411 	mrs	r4, BASEPRI
    44b8:	f383 8812 	msr	BASEPRI_MAX, r3
    44bc:	f3bf 8f6f 	isb	sy
	z_time_slice(ticks);
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    44c0:	4d2c      	ldr	r5, [pc, #176]	; (4574 <sys_clock_announce+0xc8>)
    44c2:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 4578 <sys_clock_announce+0xcc>
	return list->head == list;
    44c6:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 457c <sys_clock_announce+0xd0>
    44ca:	6028      	str	r0, [r5, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    44cc:	4651      	mov	r1, sl
    44ce:	f8d5 c000 	ldr.w	ip, [r5]
    44d2:	f8db 0000 	ldr.w	r0, [fp]
    44d6:	4662      	mov	r2, ip
    44d8:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    44da:	4558      	cmp	r0, fp
    44dc:	e9da 8900 	ldrd	r8, r9, [sl]
    44e0:	e9cd 2300 	strd	r2, r3, [sp]
    44e4:	d00d      	beq.n	4502 <sys_clock_announce+0x56>
    44e6:	b160      	cbz	r0, 4502 <sys_clock_announce+0x56>
    44e8:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    44ec:	45b4      	cmp	ip, r6
    44ee:	41bb      	sbcs	r3, r7
    44f0:	da1e      	bge.n	4530 <sys_clock_announce+0x84>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    44f2:	9b00      	ldr	r3, [sp, #0]
    44f4:	ebb6 0c03 	subs.w	ip, r6, r3
    44f8:	9b01      	ldr	r3, [sp, #4]
    44fa:	eb67 0603 	sbc.w	r6, r7, r3
    44fe:	e9c0 c604 	strd	ip, r6, [r0, #16]
	}

	curr_tick += announce_remaining;
    4502:	9b00      	ldr	r3, [sp, #0]
    4504:	eb13 0208 	adds.w	r2, r3, r8
    4508:	9b01      	ldr	r3, [sp, #4]
	announce_remaining = 0;
    450a:	f04f 0600 	mov.w	r6, #0
	curr_tick += announce_remaining;
    450e:	eb43 0309 	adc.w	r3, r3, r9
    4512:	e9c1 2300 	strd	r2, r3, [r1]
	announce_remaining = 0;
    4516:	602e      	str	r6, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4518:	f7ff ffa2 	bl	4460 <next_timeout>
    451c:	4631      	mov	r1, r6
    451e:	f7fe ff39 	bl	3394 <sys_clock_set_timeout>
	__asm__ volatile(
    4522:	f384 8811 	msr	BASEPRI, r4
    4526:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    452a:	b003      	add	sp, #12
    452c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    4530:	eb18 0806 	adds.w	r8, r8, r6
		t->dticks = 0;
    4534:	f04f 0200 	mov.w	r2, #0
    4538:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    453c:	eb49 79e6 	adc.w	r9, r9, r6, asr #31
		t->dticks = 0;
    4540:	e9c0 2304 	strd	r2, r3, [r0, #16]
		announce_remaining -= dt;
    4544:	ebac 0606 	sub.w	r6, ip, r6
		curr_tick += dt;
    4548:	e9ca 8900 	strd	r8, r9, [sl]
		announce_remaining -= dt;
    454c:	602e      	str	r6, [r5, #0]
		remove_timeout(t);
    454e:	f7ff ff6d 	bl	442c <remove_timeout>
    4552:	f384 8811 	msr	BASEPRI, r4
    4556:	f3bf 8f6f 	isb	sy
		t->fn(t);
    455a:	6883      	ldr	r3, [r0, #8]
    455c:	4798      	blx	r3
	__asm__ volatile(
    455e:	f04f 0320 	mov.w	r3, #32
    4562:	f3ef 8411 	mrs	r4, BASEPRI
    4566:	f383 8812 	msr	BASEPRI_MAX, r3
    456a:	f3bf 8f6f 	isb	sy

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
    456e:	4902      	ldr	r1, [pc, #8]	; (4578 <sys_clock_announce+0xcc>)
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    4570:	e7ad      	b.n	44ce <sys_clock_announce+0x22>
    4572:	bf00      	nop
    4574:	20000fa0 	.word	0x20000fa0
    4578:	200001e0 	.word	0x200001e0
    457c:	200000c0 	.word	0x200000c0

00004580 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    4580:	4a02      	ldr	r2, [pc, #8]	; (458c <boot_banner+0xc>)
    4582:	4903      	ldr	r1, [pc, #12]	; (4590 <boot_banner+0x10>)
    4584:	4803      	ldr	r0, [pc, #12]	; (4594 <boot_banner+0x14>)
    4586:	f001 bf5f 	b.w	6448 <printk>
    458a:	bf00      	nop
    458c:	00007ffb 	.word	0x00007ffb
    4590:	0000806e 	.word	0x0000806e
    4594:	0000807d 	.word	0x0000807d

00004598 <nrf_cc3xx_platform_init_no_rng>:
    4598:	b510      	push	{r4, lr}
    459a:	4c0a      	ldr	r4, [pc, #40]	; (45c4 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    459c:	6823      	ldr	r3, [r4, #0]
    459e:	b11b      	cbz	r3, 45a8 <nrf_cc3xx_platform_init_no_rng+0x10>
    45a0:	2301      	movs	r3, #1
    45a2:	6023      	str	r3, [r4, #0]
    45a4:	2000      	movs	r0, #0
    45a6:	bd10      	pop	{r4, pc}
    45a8:	f000 f856 	bl	4658 <CC_LibInitNoRng>
    45ac:	2800      	cmp	r0, #0
    45ae:	d0f7      	beq.n	45a0 <nrf_cc3xx_platform_init_no_rng+0x8>
    45b0:	3801      	subs	r0, #1
    45b2:	2806      	cmp	r0, #6
    45b4:	d803      	bhi.n	45be <nrf_cc3xx_platform_init_no_rng+0x26>
    45b6:	4b04      	ldr	r3, [pc, #16]	; (45c8 <nrf_cc3xx_platform_init_no_rng+0x30>)
    45b8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    45bc:	bd10      	pop	{r4, pc}
    45be:	4803      	ldr	r0, [pc, #12]	; (45cc <nrf_cc3xx_platform_init_no_rng+0x34>)
    45c0:	bd10      	pop	{r4, pc}
    45c2:	bf00      	nop
    45c4:	20000fa4 	.word	0x20000fa4
    45c8:	000072f8 	.word	0x000072f8
    45cc:	ffff8ffe 	.word	0xffff8ffe

000045d0 <nrf_cc3xx_platform_abort>:
    45d0:	f3bf 8f4f 	dsb	sy
    45d4:	4905      	ldr	r1, [pc, #20]	; (45ec <nrf_cc3xx_platform_abort+0x1c>)
    45d6:	4b06      	ldr	r3, [pc, #24]	; (45f0 <nrf_cc3xx_platform_abort+0x20>)
    45d8:	68ca      	ldr	r2, [r1, #12]
    45da:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    45de:	4313      	orrs	r3, r2
    45e0:	60cb      	str	r3, [r1, #12]
    45e2:	f3bf 8f4f 	dsb	sy
    45e6:	bf00      	nop
    45e8:	e7fd      	b.n	45e6 <nrf_cc3xx_platform_abort+0x16>
    45ea:	bf00      	nop
    45ec:	e000ed00 	.word	0xe000ed00
    45f0:	05fa0004 	.word	0x05fa0004

000045f4 <CC_PalAbort>:
    45f4:	b4f0      	push	{r4, r5, r6, r7}
    45f6:	4f09      	ldr	r7, [pc, #36]	; (461c <CC_PalAbort+0x28>)
    45f8:	4e09      	ldr	r6, [pc, #36]	; (4620 <CC_PalAbort+0x2c>)
    45fa:	4c0a      	ldr	r4, [pc, #40]	; (4624 <CC_PalAbort+0x30>)
    45fc:	4a0a      	ldr	r2, [pc, #40]	; (4628 <CC_PalAbort+0x34>)
    45fe:	4d0b      	ldr	r5, [pc, #44]	; (462c <CC_PalAbort+0x38>)
    4600:	490b      	ldr	r1, [pc, #44]	; (4630 <CC_PalAbort+0x3c>)
    4602:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    4606:	603b      	str	r3, [r7, #0]
    4608:	6852      	ldr	r2, [r2, #4]
    460a:	6033      	str	r3, [r6, #0]
    460c:	6023      	str	r3, [r4, #0]
    460e:	2400      	movs	r4, #0
    4610:	602b      	str	r3, [r5, #0]
    4612:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    4616:	bcf0      	pop	{r4, r5, r6, r7}
    4618:	4710      	bx	r2
    461a:	bf00      	nop
    461c:	5002b400 	.word	0x5002b400
    4620:	5002b404 	.word	0x5002b404
    4624:	5002b408 	.word	0x5002b408
    4628:	200000c8 	.word	0x200000c8
    462c:	5002b40c 	.word	0x5002b40c
    4630:	5002a000 	.word	0x5002a000

00004634 <nrf_cc3xx_platform_set_abort>:
    4634:	e9d0 1200 	ldrd	r1, r2, [r0]
    4638:	4b01      	ldr	r3, [pc, #4]	; (4640 <nrf_cc3xx_platform_set_abort+0xc>)
    463a:	e9c3 1200 	strd	r1, r2, [r3]
    463e:	4770      	bx	lr
    4640:	200000c8 	.word	0x200000c8

00004644 <mbedtls_platform_zeroize>:
    4644:	b138      	cbz	r0, 4656 <mbedtls_platform_zeroize+0x12>
    4646:	b131      	cbz	r1, 4656 <mbedtls_platform_zeroize+0x12>
    4648:	4401      	add	r1, r0
    464a:	2200      	movs	r2, #0
    464c:	4603      	mov	r3, r0
    464e:	3001      	adds	r0, #1
    4650:	4288      	cmp	r0, r1
    4652:	701a      	strb	r2, [r3, #0]
    4654:	d1fa      	bne.n	464c <mbedtls_platform_zeroize+0x8>
    4656:	4770      	bx	lr

00004658 <CC_LibInitNoRng>:
    4658:	b510      	push	{r4, lr}
    465a:	f000 f833 	bl	46c4 <CC_HalInit>
    465e:	b120      	cbz	r0, 466a <CC_LibInitNoRng+0x12>
    4660:	2403      	movs	r4, #3
    4662:	f000 f867 	bl	4734 <CC_PalTerminate>
    4666:	4620      	mov	r0, r4
    4668:	bd10      	pop	{r4, pc}
    466a:	f000 f835 	bl	46d8 <CC_PalInit>
    466e:	b990      	cbnz	r0, 4696 <CC_LibInitNoRng+0x3e>
    4670:	f000 f8b0 	bl	47d4 <CC_PalPowerSaveModeSelect>
    4674:	b990      	cbnz	r0, 469c <CC_LibInitNoRng+0x44>
    4676:	4b0f      	ldr	r3, [pc, #60]	; (46b4 <CC_LibInitNoRng+0x5c>)
    4678:	681b      	ldr	r3, [r3, #0]
    467a:	0e1b      	lsrs	r3, r3, #24
    467c:	2bf0      	cmp	r3, #240	; 0xf0
    467e:	d108      	bne.n	4692 <CC_LibInitNoRng+0x3a>
    4680:	4a0d      	ldr	r2, [pc, #52]	; (46b8 <CC_LibInitNoRng+0x60>)
    4682:	4b0e      	ldr	r3, [pc, #56]	; (46bc <CC_LibInitNoRng+0x64>)
    4684:	6812      	ldr	r2, [r2, #0]
    4686:	429a      	cmp	r2, r3
    4688:	d00a      	beq.n	46a0 <CC_LibInitNoRng+0x48>
    468a:	2407      	movs	r4, #7
    468c:	f000 f81c 	bl	46c8 <CC_HalTerminate>
    4690:	e7e7      	b.n	4662 <CC_LibInitNoRng+0xa>
    4692:	2406      	movs	r4, #6
    4694:	e7fa      	b.n	468c <CC_LibInitNoRng+0x34>
    4696:	2404      	movs	r4, #4
    4698:	4620      	mov	r0, r4
    469a:	bd10      	pop	{r4, pc}
    469c:	2400      	movs	r4, #0
    469e:	e7f5      	b.n	468c <CC_LibInitNoRng+0x34>
    46a0:	2001      	movs	r0, #1
    46a2:	f000 f897 	bl	47d4 <CC_PalPowerSaveModeSelect>
    46a6:	4604      	mov	r4, r0
    46a8:	2800      	cmp	r0, #0
    46aa:	d1f7      	bne.n	469c <CC_LibInitNoRng+0x44>
    46ac:	4b04      	ldr	r3, [pc, #16]	; (46c0 <CC_LibInitNoRng+0x68>)
    46ae:	6018      	str	r0, [r3, #0]
    46b0:	e7d9      	b.n	4666 <CC_LibInitNoRng+0xe>
    46b2:	bf00      	nop
    46b4:	5002b928 	.word	0x5002b928
    46b8:	5002ba24 	.word	0x5002ba24
    46bc:	20e00000 	.word	0x20e00000
    46c0:	5002ba0c 	.word	0x5002ba0c

000046c4 <CC_HalInit>:
    46c4:	2000      	movs	r0, #0
    46c6:	4770      	bx	lr

000046c8 <CC_HalTerminate>:
    46c8:	2000      	movs	r0, #0
    46ca:	4770      	bx	lr

000046cc <CC_HalMaskInterrupt>:
    46cc:	4b01      	ldr	r3, [pc, #4]	; (46d4 <CC_HalMaskInterrupt+0x8>)
    46ce:	6018      	str	r0, [r3, #0]
    46d0:	4770      	bx	lr
    46d2:	bf00      	nop
    46d4:	5002ba04 	.word	0x5002ba04

000046d8 <CC_PalInit>:
    46d8:	b510      	push	{r4, lr}
    46da:	4811      	ldr	r0, [pc, #68]	; (4720 <CC_PalInit+0x48>)
    46dc:	f000 f848 	bl	4770 <CC_PalMutexCreate>
    46e0:	b100      	cbz	r0, 46e4 <CC_PalInit+0xc>
    46e2:	bd10      	pop	{r4, pc}
    46e4:	480f      	ldr	r0, [pc, #60]	; (4724 <CC_PalInit+0x4c>)
    46e6:	f000 f843 	bl	4770 <CC_PalMutexCreate>
    46ea:	2800      	cmp	r0, #0
    46ec:	d1f9      	bne.n	46e2 <CC_PalInit+0xa>
    46ee:	4c0e      	ldr	r4, [pc, #56]	; (4728 <CC_PalInit+0x50>)
    46f0:	4620      	mov	r0, r4
    46f2:	f000 f83d 	bl	4770 <CC_PalMutexCreate>
    46f6:	2800      	cmp	r0, #0
    46f8:	d1f3      	bne.n	46e2 <CC_PalInit+0xa>
    46fa:	4b0c      	ldr	r3, [pc, #48]	; (472c <CC_PalInit+0x54>)
    46fc:	480c      	ldr	r0, [pc, #48]	; (4730 <CC_PalInit+0x58>)
    46fe:	601c      	str	r4, [r3, #0]
    4700:	f000 f836 	bl	4770 <CC_PalMutexCreate>
    4704:	4601      	mov	r1, r0
    4706:	2800      	cmp	r0, #0
    4708:	d1eb      	bne.n	46e2 <CC_PalInit+0xa>
    470a:	f000 f82d 	bl	4768 <CC_PalDmaInit>
    470e:	4604      	mov	r4, r0
    4710:	b108      	cbz	r0, 4716 <CC_PalInit+0x3e>
    4712:	4620      	mov	r0, r4
    4714:	bd10      	pop	{r4, pc}
    4716:	f000 f83f 	bl	4798 <CC_PalPowerSaveModeInit>
    471a:	4620      	mov	r0, r4
    471c:	e7fa      	b.n	4714 <CC_PalInit+0x3c>
    471e:	bf00      	nop
    4720:	200000dc 	.word	0x200000dc
    4724:	200000d0 	.word	0x200000d0
    4728:	200000d8 	.word	0x200000d8
    472c:	200000e0 	.word	0x200000e0
    4730:	200000d4 	.word	0x200000d4

00004734 <CC_PalTerminate>:
    4734:	b508      	push	{r3, lr}
    4736:	4808      	ldr	r0, [pc, #32]	; (4758 <CC_PalTerminate+0x24>)
    4738:	f000 f824 	bl	4784 <CC_PalMutexDestroy>
    473c:	4807      	ldr	r0, [pc, #28]	; (475c <CC_PalTerminate+0x28>)
    473e:	f000 f821 	bl	4784 <CC_PalMutexDestroy>
    4742:	4807      	ldr	r0, [pc, #28]	; (4760 <CC_PalTerminate+0x2c>)
    4744:	f000 f81e 	bl	4784 <CC_PalMutexDestroy>
    4748:	4806      	ldr	r0, [pc, #24]	; (4764 <CC_PalTerminate+0x30>)
    474a:	f000 f81b 	bl	4784 <CC_PalMutexDestroy>
    474e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4752:	f000 b80b 	b.w	476c <CC_PalDmaTerminate>
    4756:	bf00      	nop
    4758:	200000dc 	.word	0x200000dc
    475c:	200000d0 	.word	0x200000d0
    4760:	200000d8 	.word	0x200000d8
    4764:	200000d4 	.word	0x200000d4

00004768 <CC_PalDmaInit>:
    4768:	2000      	movs	r0, #0
    476a:	4770      	bx	lr

0000476c <CC_PalDmaTerminate>:
    476c:	4770      	bx	lr
    476e:	bf00      	nop

00004770 <CC_PalMutexCreate>:
    4770:	b508      	push	{r3, lr}
    4772:	4b03      	ldr	r3, [pc, #12]	; (4780 <CC_PalMutexCreate+0x10>)
    4774:	6802      	ldr	r2, [r0, #0]
    4776:	681b      	ldr	r3, [r3, #0]
    4778:	6810      	ldr	r0, [r2, #0]
    477a:	4798      	blx	r3
    477c:	2000      	movs	r0, #0
    477e:	bd08      	pop	{r3, pc}
    4780:	200000ec 	.word	0x200000ec

00004784 <CC_PalMutexDestroy>:
    4784:	b508      	push	{r3, lr}
    4786:	4b03      	ldr	r3, [pc, #12]	; (4794 <CC_PalMutexDestroy+0x10>)
    4788:	6802      	ldr	r2, [r0, #0]
    478a:	685b      	ldr	r3, [r3, #4]
    478c:	6810      	ldr	r0, [r2, #0]
    478e:	4798      	blx	r3
    4790:	2000      	movs	r0, #0
    4792:	bd08      	pop	{r3, pc}
    4794:	200000ec 	.word	0x200000ec

00004798 <CC_PalPowerSaveModeInit>:
    4798:	b570      	push	{r4, r5, r6, lr}
    479a:	4c09      	ldr	r4, [pc, #36]	; (47c0 <CC_PalPowerSaveModeInit+0x28>)
    479c:	4d09      	ldr	r5, [pc, #36]	; (47c4 <CC_PalPowerSaveModeInit+0x2c>)
    479e:	6920      	ldr	r0, [r4, #16]
    47a0:	68ab      	ldr	r3, [r5, #8]
    47a2:	4798      	blx	r3
    47a4:	b118      	cbz	r0, 47ae <CC_PalPowerSaveModeInit+0x16>
    47a6:	4b08      	ldr	r3, [pc, #32]	; (47c8 <CC_PalPowerSaveModeInit+0x30>)
    47a8:	4808      	ldr	r0, [pc, #32]	; (47cc <CC_PalPowerSaveModeInit+0x34>)
    47aa:	685b      	ldr	r3, [r3, #4]
    47ac:	4798      	blx	r3
    47ae:	4a08      	ldr	r2, [pc, #32]	; (47d0 <CC_PalPowerSaveModeInit+0x38>)
    47b0:	68eb      	ldr	r3, [r5, #12]
    47b2:	6920      	ldr	r0, [r4, #16]
    47b4:	2100      	movs	r1, #0
    47b6:	6011      	str	r1, [r2, #0]
    47b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    47bc:	4718      	bx	r3
    47be:	bf00      	nop
    47c0:	200000fc 	.word	0x200000fc
    47c4:	200000ec 	.word	0x200000ec
    47c8:	200000c8 	.word	0x200000c8
    47cc:	00007314 	.word	0x00007314
    47d0:	20000fa8 	.word	0x20000fa8

000047d4 <CC_PalPowerSaveModeSelect>:
    47d4:	b570      	push	{r4, r5, r6, lr}
    47d6:	4d1a      	ldr	r5, [pc, #104]	; (4840 <CC_PalPowerSaveModeSelect+0x6c>)
    47d8:	4e1a      	ldr	r6, [pc, #104]	; (4844 <CC_PalPowerSaveModeSelect+0x70>)
    47da:	4604      	mov	r4, r0
    47dc:	68b2      	ldr	r2, [r6, #8]
    47de:	6928      	ldr	r0, [r5, #16]
    47e0:	4790      	blx	r2
    47e2:	b9f0      	cbnz	r0, 4822 <CC_PalPowerSaveModeSelect+0x4e>
    47e4:	b15c      	cbz	r4, 47fe <CC_PalPowerSaveModeSelect+0x2a>
    47e6:	4c18      	ldr	r4, [pc, #96]	; (4848 <CC_PalPowerSaveModeSelect+0x74>)
    47e8:	6823      	ldr	r3, [r4, #0]
    47ea:	b1ab      	cbz	r3, 4818 <CC_PalPowerSaveModeSelect+0x44>
    47ec:	2b01      	cmp	r3, #1
    47ee:	d01a      	beq.n	4826 <CC_PalPowerSaveModeSelect+0x52>
    47f0:	3b01      	subs	r3, #1
    47f2:	6023      	str	r3, [r4, #0]
    47f4:	6928      	ldr	r0, [r5, #16]
    47f6:	68f3      	ldr	r3, [r6, #12]
    47f8:	4798      	blx	r3
    47fa:	2000      	movs	r0, #0
    47fc:	bd70      	pop	{r4, r5, r6, pc}
    47fe:	4c12      	ldr	r4, [pc, #72]	; (4848 <CC_PalPowerSaveModeSelect+0x74>)
    4800:	6821      	ldr	r1, [r4, #0]
    4802:	b939      	cbnz	r1, 4814 <CC_PalPowerSaveModeSelect+0x40>
    4804:	4b11      	ldr	r3, [pc, #68]	; (484c <CC_PalPowerSaveModeSelect+0x78>)
    4806:	4a12      	ldr	r2, [pc, #72]	; (4850 <CC_PalPowerSaveModeSelect+0x7c>)
    4808:	2001      	movs	r0, #1
    480a:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    480e:	6813      	ldr	r3, [r2, #0]
    4810:	2b00      	cmp	r3, #0
    4812:	d1fc      	bne.n	480e <CC_PalPowerSaveModeSelect+0x3a>
    4814:	3101      	adds	r1, #1
    4816:	6021      	str	r1, [r4, #0]
    4818:	68f3      	ldr	r3, [r6, #12]
    481a:	6928      	ldr	r0, [r5, #16]
    481c:	4798      	blx	r3
    481e:	2000      	movs	r0, #0
    4820:	bd70      	pop	{r4, r5, r6, pc}
    4822:	480c      	ldr	r0, [pc, #48]	; (4854 <CC_PalPowerSaveModeSelect+0x80>)
    4824:	bd70      	pop	{r4, r5, r6, pc}
    4826:	4a0a      	ldr	r2, [pc, #40]	; (4850 <CC_PalPowerSaveModeSelect+0x7c>)
    4828:	6813      	ldr	r3, [r2, #0]
    482a:	2b00      	cmp	r3, #0
    482c:	d1fc      	bne.n	4828 <CC_PalPowerSaveModeSelect+0x54>
    482e:	4a07      	ldr	r2, [pc, #28]	; (484c <CC_PalPowerSaveModeSelect+0x78>)
    4830:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    4834:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    4838:	f7ff ff48 	bl	46cc <CC_HalMaskInterrupt>
    483c:	6823      	ldr	r3, [r4, #0]
    483e:	e7d7      	b.n	47f0 <CC_PalPowerSaveModeSelect+0x1c>
    4840:	200000fc 	.word	0x200000fc
    4844:	200000ec 	.word	0x200000ec
    4848:	20000fa8 	.word	0x20000fa8
    484c:	5002a000 	.word	0x5002a000
    4850:	5002b910 	.word	0x5002b910
    4854:	ffff8fe9 	.word	0xffff8fe9

00004858 <mutex_free>:
    4858:	b510      	push	{r4, lr}
    485a:	4604      	mov	r4, r0
    485c:	b130      	cbz	r0, 486c <mutex_free+0x14>
    485e:	6863      	ldr	r3, [r4, #4]
    4860:	06db      	lsls	r3, r3, #27
    4862:	d502      	bpl.n	486a <mutex_free+0x12>
    4864:	2300      	movs	r3, #0
    4866:	6023      	str	r3, [r4, #0]
    4868:	6063      	str	r3, [r4, #4]
    486a:	bd10      	pop	{r4, pc}
    486c:	4b02      	ldr	r3, [pc, #8]	; (4878 <mutex_free+0x20>)
    486e:	4803      	ldr	r0, [pc, #12]	; (487c <mutex_free+0x24>)
    4870:	685b      	ldr	r3, [r3, #4]
    4872:	4798      	blx	r3
    4874:	e7f3      	b.n	485e <mutex_free+0x6>
    4876:	bf00      	nop
    4878:	200000c8 	.word	0x200000c8
    487c:	00007334 	.word	0x00007334

00004880 <mutex_unlock>:
    4880:	b168      	cbz	r0, 489e <mutex_unlock+0x1e>
    4882:	6843      	ldr	r3, [r0, #4]
    4884:	b13b      	cbz	r3, 4896 <mutex_unlock+0x16>
    4886:	06db      	lsls	r3, r3, #27
    4888:	d507      	bpl.n	489a <mutex_unlock+0x1a>
    488a:	f3bf 8f5f 	dmb	sy
    488e:	2300      	movs	r3, #0
    4890:	6003      	str	r3, [r0, #0]
    4892:	4618      	mov	r0, r3
    4894:	4770      	bx	lr
    4896:	4803      	ldr	r0, [pc, #12]	; (48a4 <mutex_unlock+0x24>)
    4898:	4770      	bx	lr
    489a:	4803      	ldr	r0, [pc, #12]	; (48a8 <mutex_unlock+0x28>)
    489c:	4770      	bx	lr
    489e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    48a2:	4770      	bx	lr
    48a4:	ffff8fea 	.word	0xffff8fea
    48a8:	ffff8fe9 	.word	0xffff8fe9

000048ac <mutex_init>:
    48ac:	b510      	push	{r4, lr}
    48ae:	4604      	mov	r4, r0
    48b0:	b120      	cbz	r0, 48bc <mutex_init+0x10>
    48b2:	2200      	movs	r2, #0
    48b4:	2311      	movs	r3, #17
    48b6:	6022      	str	r2, [r4, #0]
    48b8:	6063      	str	r3, [r4, #4]
    48ba:	bd10      	pop	{r4, pc}
    48bc:	4801      	ldr	r0, [pc, #4]	; (48c4 <mutex_init+0x18>)
    48be:	f7ff fe99 	bl	45f4 <CC_PalAbort>
    48c2:	e7f6      	b.n	48b2 <mutex_init+0x6>
    48c4:	0000735c 	.word	0x0000735c

000048c8 <mutex_lock>:
    48c8:	b1c0      	cbz	r0, 48fc <mutex_lock+0x34>
    48ca:	6843      	ldr	r3, [r0, #4]
    48cc:	b1a3      	cbz	r3, 48f8 <mutex_lock+0x30>
    48ce:	06db      	lsls	r3, r3, #27
    48d0:	d510      	bpl.n	48f4 <mutex_lock+0x2c>
    48d2:	2201      	movs	r2, #1
    48d4:	f3bf 8f5b 	dmb	ish
    48d8:	e850 3f00 	ldrex	r3, [r0]
    48dc:	e840 2100 	strex	r1, r2, [r0]
    48e0:	2900      	cmp	r1, #0
    48e2:	d1f9      	bne.n	48d8 <mutex_lock+0x10>
    48e4:	f3bf 8f5b 	dmb	ish
    48e8:	2b01      	cmp	r3, #1
    48ea:	d0f3      	beq.n	48d4 <mutex_lock+0xc>
    48ec:	f3bf 8f5f 	dmb	sy
    48f0:	2000      	movs	r0, #0
    48f2:	4770      	bx	lr
    48f4:	4803      	ldr	r0, [pc, #12]	; (4904 <mutex_lock+0x3c>)
    48f6:	4770      	bx	lr
    48f8:	4803      	ldr	r0, [pc, #12]	; (4908 <mutex_lock+0x40>)
    48fa:	4770      	bx	lr
    48fc:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4900:	4770      	bx	lr
    4902:	bf00      	nop
    4904:	ffff8fe9 	.word	0xffff8fe9
    4908:	ffff8fea 	.word	0xffff8fea

0000490c <verify_context_ecdsa_verify_secp256r1>:
    490c:	b130      	cbz	r0, 491c <verify_context_ecdsa_verify_secp256r1+0x10>
    490e:	6802      	ldr	r2, [r0, #0]
    4910:	4b03      	ldr	r3, [pc, #12]	; (4920 <verify_context_ecdsa_verify_secp256r1+0x14>)
    4912:	4804      	ldr	r0, [pc, #16]	; (4924 <verify_context_ecdsa_verify_secp256r1+0x18>)
    4914:	429a      	cmp	r2, r3
    4916:	bf08      	it	eq
    4918:	2000      	moveq	r0, #0
    491a:	4770      	bx	lr
    491c:	4802      	ldr	r0, [pc, #8]	; (4928 <verify_context_ecdsa_verify_secp256r1+0x1c>)
    491e:	4770      	bx	lr
    4920:	bbaa55dd 	.word	0xbbaa55dd
    4924:	00f00882 	.word	0x00f00882
    4928:	00f00871 	.word	0x00f00871

0000492c <nrf_cc310_bl_ecdsa_verify_init_secp256r1>:
    492c:	b538      	push	{r3, r4, r5, lr}
    492e:	460d      	mov	r5, r1
    4930:	4604      	mov	r4, r0
    4932:	b1b0      	cbz	r0, 4962 <nrf_cc310_bl_ecdsa_verify_init_secp256r1+0x36>
    4934:	22a0      	movs	r2, #160	; 0xa0
    4936:	2100      	movs	r1, #0
    4938:	3004      	adds	r0, #4
    493a:	f002 fa5c 	bl	6df6 <SaSi_PalMemSet>
    493e:	b195      	cbz	r5, 4966 <nrf_cc310_bl_ecdsa_verify_init_secp256r1+0x3a>
    4940:	2208      	movs	r2, #8
    4942:	4629      	mov	r1, r5
    4944:	f104 0064 	add.w	r0, r4, #100	; 0x64
    4948:	f002 fa5b 	bl	6e02 <CRYS_COMMON_ReverseMemcpy32>
    494c:	2208      	movs	r2, #8
    494e:	f105 0120 	add.w	r1, r5, #32
    4952:	f104 0084 	add.w	r0, r4, #132	; 0x84
    4956:	f002 fa54 	bl	6e02 <CRYS_COMMON_ReverseMemcpy32>
    495a:	4b04      	ldr	r3, [pc, #16]	; (496c <nrf_cc310_bl_ecdsa_verify_init_secp256r1+0x40>)
    495c:	6023      	str	r3, [r4, #0]
    495e:	2000      	movs	r0, #0
    4960:	bd38      	pop	{r3, r4, r5, pc}
    4962:	4803      	ldr	r0, [pc, #12]	; (4970 <nrf_cc310_bl_ecdsa_verify_init_secp256r1+0x44>)
    4964:	e7fc      	b.n	4960 <nrf_cc310_bl_ecdsa_verify_init_secp256r1+0x34>
    4966:	4803      	ldr	r0, [pc, #12]	; (4974 <nrf_cc310_bl_ecdsa_verify_init_secp256r1+0x48>)
    4968:	e7fa      	b.n	4960 <nrf_cc310_bl_ecdsa_verify_init_secp256r1+0x34>
    496a:	bf00      	nop
    496c:	bbaa55dd 	.word	0xbbaa55dd
    4970:	00f00871 	.word	0x00f00871
    4974:	00f00883 	.word	0x00f00883

00004978 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1>:
    4978:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    497c:	4605      	mov	r5, r0
    497e:	460e      	mov	r6, r1
    4980:	4699      	mov	r9, r3
    4982:	4611      	mov	r1, r2
    4984:	f7ff ffc2 	bl	490c <verify_context_ecdsa_verify_secp256r1>
    4988:	4604      	mov	r4, r0
    498a:	2800      	cmp	r0, #0
    498c:	f040 8084 	bne.w	4a98 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x120>
    4990:	2e00      	cmp	r6, #0
    4992:	f000 8085 	beq.w	4aa0 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x128>
    4996:	2900      	cmp	r1, #0
    4998:	f000 8084 	beq.w	4aa4 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x12c>
    499c:	f1b9 0f20 	cmp.w	r9, #32
    49a0:	f040 8082 	bne.w	4aa8 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x130>
    49a4:	f105 0444 	add.w	r4, r5, #68	; 0x44
    49a8:	2208      	movs	r2, #8
    49aa:	f105 0804 	add.w	r8, r5, #4
    49ae:	4620      	mov	r0, r4
    49b0:	f002 fa27 	bl	6e02 <CRYS_COMMON_ReverseMemcpy32>
    49b4:	f105 0724 	add.w	r7, r5, #36	; 0x24
    49b8:	2208      	movs	r2, #8
    49ba:	4631      	mov	r1, r6
    49bc:	4640      	mov	r0, r8
    49be:	f002 fa20 	bl	6e02 <CRYS_COMMON_ReverseMemcpy32>
    49c2:	f106 0120 	add.w	r1, r6, #32
    49c6:	2208      	movs	r2, #8
    49c8:	4638      	mov	r0, r7
    49ca:	f002 fa1a 	bl	6e02 <CRYS_COMMON_ReverseMemcpy32>
    49ce:	a902      	add	r1, sp, #8
    49d0:	f44f 7080 	mov.w	r0, #256	; 0x100
    49d4:	f841 9d04 	str.w	r9, [r1, #-4]!
    49d8:	f002 fa07 	bl	6dea <PkaInitAndMutexLock>
    49dc:	2800      	cmp	r0, #0
    49de:	d165      	bne.n	4aac <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x134>
    49e0:	4a33      	ldr	r2, [pc, #204]	; (4ab0 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x138>)
    49e2:	f44f 7380 	mov.w	r3, #256	; 0x100
    49e6:	6013      	str	r3, [r2, #0]
    49e8:	2101      	movs	r1, #1
    49ea:	6093      	str	r3, [r2, #8]
    49ec:	2308      	movs	r3, #8
    49ee:	4a31      	ldr	r2, [pc, #196]	; (4ab4 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x13c>)
    49f0:	f000 fb2e 	bl	5050 <PkaCopyDataIntoPkaReg>
    49f4:	2101      	movs	r1, #1
    49f6:	4608      	mov	r0, r1
    49f8:	2305      	movs	r3, #5
    49fa:	4a2f      	ldr	r2, [pc, #188]	; (4ab8 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x140>)
    49fc:	f000 fb28 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a00:	2308      	movs	r3, #8
    4a02:	4642      	mov	r2, r8
    4a04:	2101      	movs	r1, #1
    4a06:	201c      	movs	r0, #28
    4a08:	f000 fb22 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a0c:	2308      	movs	r3, #8
    4a0e:	463a      	mov	r2, r7
    4a10:	2101      	movs	r1, #1
    4a12:	2003      	movs	r0, #3
    4a14:	f000 fb1c 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a18:	4622      	mov	r2, r4
    4a1a:	2308      	movs	r3, #8
    4a1c:	2101      	movs	r1, #1
    4a1e:	2002      	movs	r0, #2
    4a20:	f000 fb16 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a24:	2308      	movs	r3, #8
    4a26:	4a25      	ldr	r2, [pc, #148]	; (4abc <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x144>)
    4a28:	2101      	movs	r1, #1
    4a2a:	201a      	movs	r0, #26
    4a2c:	f000 fb10 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a30:	2305      	movs	r3, #5
    4a32:	4a23      	ldr	r2, [pc, #140]	; (4ac0 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x148>)
    4a34:	2101      	movs	r1, #1
    4a36:	201b      	movs	r0, #27
    4a38:	f000 fb0a 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a3c:	2308      	movs	r3, #8
    4a3e:	4a21      	ldr	r2, [pc, #132]	; (4ac4 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x14c>)
    4a40:	2101      	movs	r1, #1
    4a42:	2014      	movs	r0, #20
    4a44:	f000 fb04 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a48:	2308      	movs	r3, #8
    4a4a:	4a1f      	ldr	r2, [pc, #124]	; (4ac8 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x150>)
    4a4c:	2101      	movs	r1, #1
    4a4e:	2015      	movs	r0, #21
    4a50:	f000 fafe 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a54:	2308      	movs	r3, #8
    4a56:	f105 0264 	add.w	r2, r5, #100	; 0x64
    4a5a:	2101      	movs	r1, #1
    4a5c:	2016      	movs	r0, #22
    4a5e:	f000 faf7 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a62:	2308      	movs	r3, #8
    4a64:	f105 0284 	add.w	r2, r5, #132	; 0x84
    4a68:	2101      	movs	r1, #1
    4a6a:	2017      	movs	r0, #23
    4a6c:	f000 faf0 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a70:	2308      	movs	r3, #8
    4a72:	4a16      	ldr	r2, [pc, #88]	; (4acc <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x154>)
    4a74:	2101      	movs	r1, #1
    4a76:	200b      	movs	r0, #11
    4a78:	f000 faea 	bl	5050 <PkaCopyDataIntoPkaReg>
    4a7c:	f000 fb44 	bl	5108 <PkaEcdsaVerify>
    4a80:	4604      	mov	r4, r0
    4a82:	9801      	ldr	r0, [sp, #4]
    4a84:	f000 fad2 	bl	502c <PkaFinishAndMutexUnlock>
    4a88:	4b11      	ldr	r3, [pc, #68]	; (4ad0 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x158>)
    4a8a:	2c00      	cmp	r4, #0
    4a8c:	bf18      	it	ne
    4a8e:	461c      	movne	r4, r3
    4a90:	21a4      	movs	r1, #164	; 0xa4
    4a92:	4628      	mov	r0, r5
    4a94:	f002 f9b1 	bl	6dfa <SaSi_PalMemSetZero>
    4a98:	4620      	mov	r0, r4
    4a9a:	b003      	add	sp, #12
    4a9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    4aa0:	4c0c      	ldr	r4, [pc, #48]	; (4ad4 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x15c>)
    4aa2:	e7f9      	b.n	4a98 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x120>
    4aa4:	4c0c      	ldr	r4, [pc, #48]	; (4ad8 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x160>)
    4aa6:	e7f7      	b.n	4a98 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x120>
    4aa8:	4c0c      	ldr	r4, [pc, #48]	; (4adc <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x164>)
    4aaa:	e7f5      	b.n	4a98 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x120>
    4aac:	4c08      	ldr	r4, [pc, #32]	; (4ad0 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x158>)
    4aae:	e7ef      	b.n	4a90 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1+0x118>
    4ab0:	5002b090 	.word	0x5002b090
    4ab4:	000073c0 	.word	0x000073c0
    4ab8:	00007438 	.word	0x00007438
    4abc:	00007380 	.word	0x00007380
    4ac0:	00007424 	.word	0x00007424
    4ac4:	000073e4 	.word	0x000073e4
    4ac8:	00007404 	.word	0x00007404
    4acc:	000073a0 	.word	0x000073a0
    4ad0:	00f00884 	.word	0x00f00884
    4ad4:	00f00876 	.word	0x00f00876
    4ad8:	00f00880 	.word	0x00f00880
    4adc:	00f00881 	.word	0x00f00881

00004ae0 <set_digest_in_hw_sha256>:
    4ae0:	4b0c      	ldr	r3, [pc, #48]	; (4b14 <set_digest_in_hw_sha256+0x34>)
    4ae2:	69c2      	ldr	r2, [r0, #28]
    4ae4:	601a      	str	r2, [r3, #0]
    4ae6:	6982      	ldr	r2, [r0, #24]
    4ae8:	f843 2c04 	str.w	r2, [r3, #-4]
    4aec:	6942      	ldr	r2, [r0, #20]
    4aee:	f843 2c08 	str.w	r2, [r3, #-8]
    4af2:	6902      	ldr	r2, [r0, #16]
    4af4:	f843 2c0c 	str.w	r2, [r3, #-12]
    4af8:	68c2      	ldr	r2, [r0, #12]
    4afa:	f843 2c10 	str.w	r2, [r3, #-16]
    4afe:	6882      	ldr	r2, [r0, #8]
    4b00:	f843 2c14 	str.w	r2, [r3, #-20]
    4b04:	6842      	ldr	r2, [r0, #4]
    4b06:	f843 2c18 	str.w	r2, [r3, #-24]
    4b0a:	6802      	ldr	r2, [r0, #0]
    4b0c:	f843 2c1c 	str.w	r2, [r3, #-28]
    4b10:	4770      	bx	lr
    4b12:	bf00      	nop
    4b14:	5002b65c 	.word	0x5002b65c

00004b18 <read_digest_in_hw_sha256>:
    4b18:	4b0c      	ldr	r3, [pc, #48]	; (4b4c <read_digest_in_hw_sha256+0x34>)
    4b1a:	681b      	ldr	r3, [r3, #0]
    4b1c:	61c3      	str	r3, [r0, #28]
    4b1e:	4b0c      	ldr	r3, [pc, #48]	; (4b50 <read_digest_in_hw_sha256+0x38>)
    4b20:	681b      	ldr	r3, [r3, #0]
    4b22:	6183      	str	r3, [r0, #24]
    4b24:	4b0b      	ldr	r3, [pc, #44]	; (4b54 <read_digest_in_hw_sha256+0x3c>)
    4b26:	681b      	ldr	r3, [r3, #0]
    4b28:	6143      	str	r3, [r0, #20]
    4b2a:	4b0b      	ldr	r3, [pc, #44]	; (4b58 <read_digest_in_hw_sha256+0x40>)
    4b2c:	681b      	ldr	r3, [r3, #0]
    4b2e:	6103      	str	r3, [r0, #16]
    4b30:	4b0a      	ldr	r3, [pc, #40]	; (4b5c <read_digest_in_hw_sha256+0x44>)
    4b32:	681b      	ldr	r3, [r3, #0]
    4b34:	60c3      	str	r3, [r0, #12]
    4b36:	4b0a      	ldr	r3, [pc, #40]	; (4b60 <read_digest_in_hw_sha256+0x48>)
    4b38:	681b      	ldr	r3, [r3, #0]
    4b3a:	6083      	str	r3, [r0, #8]
    4b3c:	4b09      	ldr	r3, [pc, #36]	; (4b64 <read_digest_in_hw_sha256+0x4c>)
    4b3e:	681b      	ldr	r3, [r3, #0]
    4b40:	6043      	str	r3, [r0, #4]
    4b42:	4b09      	ldr	r3, [pc, #36]	; (4b68 <read_digest_in_hw_sha256+0x50>)
    4b44:	681b      	ldr	r3, [r3, #0]
    4b46:	6003      	str	r3, [r0, #0]
    4b48:	4770      	bx	lr
    4b4a:	bf00      	nop
    4b4c:	5002b65c 	.word	0x5002b65c
    4b50:	5002b658 	.word	0x5002b658
    4b54:	5002b654 	.word	0x5002b654
    4b58:	5002b650 	.word	0x5002b650
    4b5c:	5002b64c 	.word	0x5002b64c
    4b60:	5002b648 	.word	0x5002b648
    4b64:	5002b644 	.word	0x5002b644
    4b68:	5002b640 	.word	0x5002b640

00004b6c <verify_context_hash_sha256>:
    4b6c:	b130      	cbz	r0, 4b7c <verify_context_hash_sha256+0x10>
    4b6e:	6802      	ldr	r2, [r0, #0]
    4b70:	4b03      	ldr	r3, [pc, #12]	; (4b80 <verify_context_hash_sha256+0x14>)
    4b72:	4804      	ldr	r0, [pc, #16]	; (4b84 <verify_context_hash_sha256+0x18>)
    4b74:	429a      	cmp	r2, r3
    4b76:	bf08      	it	eq
    4b78:	2000      	moveq	r0, #0
    4b7a:	4770      	bx	lr
    4b7c:	4802      	ldr	r0, [pc, #8]	; (4b88 <verify_context_hash_sha256+0x1c>)
    4b7e:	4770      	bx	lr
    4b80:	bbaa55dd 	.word	0xbbaa55dd
    4b84:	00f00202 	.word	0x00f00202
    4b88:	00f00200 	.word	0x00f00200

00004b8c <nrf_cc310_bl_hash_sha256_init>:
    4b8c:	b538      	push	{r3, r4, r5, lr}
    4b8e:	4604      	mov	r4, r0
    4b90:	b168      	cbz	r0, 4bae <nrf_cc310_bl_hash_sha256_init+0x22>
    4b92:	1d05      	adds	r5, r0, #4
    4b94:	2170      	movs	r1, #112	; 0x70
    4b96:	4628      	mov	r0, r5
    4b98:	f002 f92f 	bl	6dfa <SaSi_PalMemSetZero>
    4b9c:	4628      	mov	r0, r5
    4b9e:	2220      	movs	r2, #32
    4ba0:	4904      	ldr	r1, [pc, #16]	; (4bb4 <nrf_cc310_bl_hash_sha256_init+0x28>)
    4ba2:	f002 f926 	bl	6df2 <SaSi_PalMemCopy>
    4ba6:	4b04      	ldr	r3, [pc, #16]	; (4bb8 <nrf_cc310_bl_hash_sha256_init+0x2c>)
    4ba8:	6023      	str	r3, [r4, #0]
    4baa:	2000      	movs	r0, #0
    4bac:	bd38      	pop	{r3, r4, r5, pc}
    4bae:	4803      	ldr	r0, [pc, #12]	; (4bbc <nrf_cc310_bl_hash_sha256_init+0x30>)
    4bb0:	e7fc      	b.n	4bac <nrf_cc310_bl_hash_sha256_init+0x20>
    4bb2:	bf00      	nop
    4bb4:	0000744c 	.word	0x0000744c
    4bb8:	bbaa55dd 	.word	0xbbaa55dd
    4bbc:	00f00200 	.word	0x00f00200

00004bc0 <nrf_cc310_bl_hash_sha256_update>:
    4bc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4bc4:	4b28      	ldr	r3, [pc, #160]	; (4c68 <nrf_cc310_bl_hash_sha256_update+0xa8>)
    4bc6:	4604      	mov	r4, r0
    4bc8:	460e      	mov	r6, r1
    4bca:	4615      	mov	r5, r2
    4bcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4bce:	b085      	sub	sp, #20
    4bd0:	466f      	mov	r7, sp
    4bd2:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
    4bd6:	b92d      	cbnz	r5, 4be4 <nrf_cc310_bl_hash_sha256_update+0x24>
    4bd8:	f04f 0900 	mov.w	r9, #0
    4bdc:	4648      	mov	r0, r9
    4bde:	b005      	add	sp, #20
    4be0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    4be4:	4620      	mov	r0, r4
    4be6:	f7ff ffc1 	bl	4b6c <verify_context_hash_sha256>
    4bea:	4681      	mov	r9, r0
    4bec:	2800      	cmp	r0, #0
    4bee:	d1f5      	bne.n	4bdc <nrf_cc310_bl_hash_sha256_update+0x1c>
    4bf0:	1d23      	adds	r3, r4, #4
    4bf2:	9301      	str	r3, [sp, #4]
    4bf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4bf6:	bba3      	cbnz	r3, 4c62 <nrf_cc310_bl_hash_sha256_update+0xa2>
    4bf8:	6f23      	ldr	r3, [r4, #112]	; 0x70
    4bfa:	b18b      	cbz	r3, 4c20 <nrf_cc310_bl_hash_sha256_update+0x60>
    4bfc:	f1c3 0840 	rsb	r8, r3, #64	; 0x40
    4c00:	45a8      	cmp	r8, r5
    4c02:	bf28      	it	cs
    4c04:	46a8      	movcs	r8, r5
    4c06:	f104 0030 	add.w	r0, r4, #48	; 0x30
    4c0a:	4631      	mov	r1, r6
    4c0c:	4418      	add	r0, r3
    4c0e:	4642      	mov	r2, r8
    4c10:	f002 f8ef 	bl	6df2 <SaSi_PalMemCopy>
    4c14:	6f23      	ldr	r3, [r4, #112]	; 0x70
    4c16:	4443      	add	r3, r8
    4c18:	4446      	add	r6, r8
    4c1a:	6723      	str	r3, [r4, #112]	; 0x70
    4c1c:	eba5 0508 	sub.w	r5, r5, r8
    4c20:	6f22      	ldr	r2, [r4, #112]	; 0x70
    4c22:	2a40      	cmp	r2, #64	; 0x40
    4c24:	d106      	bne.n	4c34 <nrf_cc310_bl_hash_sha256_update+0x74>
    4c26:	f104 0130 	add.w	r1, r4, #48	; 0x30
    4c2a:	4638      	mov	r0, r7
    4c2c:	f000 fbae 	bl	538c <nrf_cc310_bl_hash_update_internal>
    4c30:	2300      	movs	r3, #0
    4c32:	6723      	str	r3, [r4, #112]	; 0x70
    4c34:	f005 083f 	and.w	r8, r5, #63	; 0x3f
    4c38:	f035 053f 	bics.w	r5, r5, #63	; 0x3f
    4c3c:	d005      	beq.n	4c4a <nrf_cc310_bl_hash_sha256_update+0x8a>
    4c3e:	4631      	mov	r1, r6
    4c40:	462a      	mov	r2, r5
    4c42:	4638      	mov	r0, r7
    4c44:	f000 fba2 	bl	538c <nrf_cc310_bl_hash_update_internal>
    4c48:	442e      	add	r6, r5
    4c4a:	f1b8 0f00 	cmp.w	r8, #0
    4c4e:	d0c3      	beq.n	4bd8 <nrf_cc310_bl_hash_sha256_update+0x18>
    4c50:	4642      	mov	r2, r8
    4c52:	4631      	mov	r1, r6
    4c54:	f104 0030 	add.w	r0, r4, #48	; 0x30
    4c58:	f002 f8cb 	bl	6df2 <SaSi_PalMemCopy>
    4c5c:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
    4c60:	e7bc      	b.n	4bdc <nrf_cc310_bl_hash_sha256_update+0x1c>
    4c62:	f8df 9008 	ldr.w	r9, [pc, #8]	; 4c6c <nrf_cc310_bl_hash_sha256_update+0xac>
    4c66:	e7b9      	b.n	4bdc <nrf_cc310_bl_hash_sha256_update+0x1c>
    4c68:	00007100 	.word	0x00007100
    4c6c:	00f0020c 	.word	0x00f0020c

00004c70 <nrf_cc310_bl_hash_sha256_finalize>:
    4c70:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    4c74:	4b14      	ldr	r3, [pc, #80]	; (4cc8 <nrf_cc310_bl_hash_sha256_finalize+0x58>)
    4c76:	4604      	mov	r4, r0
    4c78:	460e      	mov	r6, r1
    4c7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4c7c:	466f      	mov	r7, sp
    4c7e:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
    4c82:	4620      	mov	r0, r4
    4c84:	f7ff ff72 	bl	4b6c <verify_context_hash_sha256>
    4c88:	4680      	mov	r8, r0
    4c8a:	b9b0      	cbnz	r0, 4cba <nrf_cc310_bl_hash_sha256_finalize+0x4a>
    4c8c:	b1ce      	cbz	r6, 4cc2 <nrf_cc310_bl_hash_sha256_finalize+0x52>
    4c8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4c90:	1d25      	adds	r5, r4, #4
    4c92:	9501      	str	r5, [sp, #4]
    4c94:	b93b      	cbnz	r3, 4ca6 <nrf_cc310_bl_hash_sha256_finalize+0x36>
    4c96:	2301      	movs	r3, #1
    4c98:	6263      	str	r3, [r4, #36]	; 0x24
    4c9a:	6f22      	ldr	r2, [r4, #112]	; 0x70
    4c9c:	f104 0130 	add.w	r1, r4, #48	; 0x30
    4ca0:	4638      	mov	r0, r7
    4ca2:	f000 fb73 	bl	538c <nrf_cc310_bl_hash_update_internal>
    4ca6:	462b      	mov	r3, r5
    4ca8:	3e04      	subs	r6, #4
    4caa:	3424      	adds	r4, #36	; 0x24
    4cac:	f853 2b04 	ldr.w	r2, [r3], #4
    4cb0:	ba12      	rev	r2, r2
    4cb2:	42a3      	cmp	r3, r4
    4cb4:	f846 2f04 	str.w	r2, [r6, #4]!
    4cb8:	d1f8      	bne.n	4cac <nrf_cc310_bl_hash_sha256_finalize+0x3c>
    4cba:	4640      	mov	r0, r8
    4cbc:	b004      	add	sp, #16
    4cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4cc2:	f8df 8008 	ldr.w	r8, [pc, #8]	; 4ccc <nrf_cc310_bl_hash_sha256_finalize+0x5c>
    4cc6:	e7f8      	b.n	4cba <nrf_cc310_bl_hash_sha256_finalize+0x4a>
    4cc8:	00007100 	.word	0x00007100
    4ccc:	00f00205 	.word	0x00f00205

00004cd0 <nrf_cc310_bl_init>:
    4cd0:	4b08      	ldr	r3, [pc, #32]	; (4cf4 <nrf_cc310_bl_init+0x24>)
    4cd2:	681b      	ldr	r3, [r3, #0]
    4cd4:	0e1b      	lsrs	r3, r3, #24
    4cd6:	2bf0      	cmp	r3, #240	; 0xf0
    4cd8:	d108      	bne.n	4cec <nrf_cc310_bl_init+0x1c>
    4cda:	4b07      	ldr	r3, [pc, #28]	; (4cf8 <nrf_cc310_bl_init+0x28>)
    4cdc:	681a      	ldr	r2, [r3, #0]
    4cde:	4b07      	ldr	r3, [pc, #28]	; (4cfc <nrf_cc310_bl_init+0x2c>)
    4ce0:	429a      	cmp	r2, r3
    4ce2:	d105      	bne.n	4cf0 <nrf_cc310_bl_init+0x20>
    4ce4:	4b06      	ldr	r3, [pc, #24]	; (4d00 <nrf_cc310_bl_init+0x30>)
    4ce6:	2000      	movs	r0, #0
    4ce8:	6018      	str	r0, [r3, #0]
    4cea:	4770      	bx	lr
    4cec:	2005      	movs	r0, #5
    4cee:	4770      	bx	lr
    4cf0:	2006      	movs	r0, #6
    4cf2:	4770      	bx	lr
    4cf4:	5002b928 	.word	0x5002b928
    4cf8:	5002ba24 	.word	0x5002ba24
    4cfc:	20e00000 	.word	0x20e00000
    4d00:	5002ba0c 	.word	0x5002ba0c

00004d04 <PkaSetRegsMapTab>:
    4d04:	2200      	movs	r2, #0
    4d06:	b530      	push	{r4, r5, lr}
    4d08:	0049      	lsls	r1, r1, #1
    4d0a:	4613      	mov	r3, r2
    4d0c:	3802      	subs	r0, #2
    4d0e:	f640 75fc 	movw	r5, #4092	; 0xffc
    4d12:	f102 54a0 	add.w	r4, r2, #335544320	; 0x14000000
    4d16:	f504 442c 	add.w	r4, r4, #44032	; 0xac00
    4d1a:	00a4      	lsls	r4, r4, #2
    4d1c:	4290      	cmp	r0, r2
    4d1e:	f102 0201 	add.w	r2, r2, #1
    4d22:	bfca      	itet	gt
    4d24:	6023      	strgt	r3, [r4, #0]
    4d26:	6025      	strle	r5, [r4, #0]
    4d28:	185b      	addgt	r3, r3, r1
    4d2a:	2a1e      	cmp	r2, #30
    4d2c:	d1f1      	bne.n	4d12 <PkaSetRegsMapTab+0xe>
    4d2e:	4a04      	ldr	r2, [pc, #16]	; (4d40 <PkaSetRegsMapTab+0x3c>)
    4d30:	6013      	str	r3, [r2, #0]
    4d32:	440b      	add	r3, r1
    4d34:	6053      	str	r3, [r2, #4]
    4d36:	4b03      	ldr	r3, [pc, #12]	; (4d44 <PkaSetRegsMapTab+0x40>)
    4d38:	4a03      	ldr	r2, [pc, #12]	; (4d48 <PkaSetRegsMapTab+0x44>)
    4d3a:	601a      	str	r2, [r3, #0]
    4d3c:	bd30      	pop	{r4, r5, pc}
    4d3e:	bf00      	nop
    4d40:	5002b078 	.word	0x5002b078
    4d44:	5002b084 	.word	0x5002b084
    4d48:	000ff820 	.word	0x000ff820

00004d4c <PkaGetRegEffectiveSizeInBits>:
    4d4c:	b530      	push	{r4, r5, lr}
    4d4e:	4b1e      	ldr	r3, [pc, #120]	; (4dc8 <PkaGetRegEffectiveSizeInBits+0x7c>)
    4d50:	b085      	sub	sp, #20
    4d52:	461a      	mov	r2, r3
    4d54:	6819      	ldr	r1, [r3, #0]
    4d56:	9100      	str	r1, [sp, #0]
    4d58:	9900      	ldr	r1, [sp, #0]
    4d5a:	07cc      	lsls	r4, r1, #31
    4d5c:	d5fa      	bpl.n	4d54 <PkaGetRegEffectiveSizeInBits+0x8>
    4d5e:	f100 50a0 	add.w	r0, r0, #335544320	; 0x14000000
    4d62:	f500 402c 	add.w	r0, r0, #44032	; 0xac00
    4d66:	0080      	lsls	r0, r0, #2
    4d68:	6801      	ldr	r1, [r0, #0]
    4d6a:	6813      	ldr	r3, [r2, #0]
    4d6c:	9301      	str	r3, [sp, #4]
    4d6e:	9b01      	ldr	r3, [sp, #4]
    4d70:	07d8      	lsls	r0, r3, #31
    4d72:	d5fa      	bpl.n	4d6a <PkaGetRegEffectiveSizeInBits+0x1e>
    4d74:	4b15      	ldr	r3, [pc, #84]	; (4dcc <PkaGetRegEffectiveSizeInBits+0x80>)
    4d76:	4c16      	ldr	r4, [pc, #88]	; (4dd0 <PkaGetRegEffectiveSizeInBits+0x84>)
    4d78:	6818      	ldr	r0, [r3, #0]
    4d7a:	4d16      	ldr	r5, [pc, #88]	; (4dd4 <PkaGetRegEffectiveSizeInBits+0x88>)
    4d7c:	301f      	adds	r0, #31
    4d7e:	2320      	movs	r3, #32
    4d80:	fb90 f0f3 	sdiv	r0, r0, r3
    4d84:	3801      	subs	r0, #1
    4d86:	2800      	cmp	r0, #0
    4d88:	da10      	bge.n	4dac <PkaGetRegEffectiveSizeInBits+0x60>
    4d8a:	2300      	movs	r3, #0
    4d8c:	3001      	adds	r0, #1
    4d8e:	0140      	lsls	r0, r0, #5
    4d90:	b153      	cbz	r3, 4da8 <PkaGetRegEffectiveSizeInBits+0x5c>
    4d92:	f1a0 0120 	sub.w	r1, r0, #32
    4d96:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4d9a:	4213      	tst	r3, r2
    4d9c:	d104      	bne.n	4da8 <PkaGetRegEffectiveSizeInBits+0x5c>
    4d9e:	3801      	subs	r0, #1
    4da0:	4288      	cmp	r0, r1
    4da2:	ea4f 0252 	mov.w	r2, r2, lsr #1
    4da6:	d1f8      	bne.n	4d9a <PkaGetRegEffectiveSizeInBits+0x4e>
    4da8:	b005      	add	sp, #20
    4daa:	bd30      	pop	{r4, r5, pc}
    4dac:	6813      	ldr	r3, [r2, #0]
    4dae:	9303      	str	r3, [sp, #12]
    4db0:	9b03      	ldr	r3, [sp, #12]
    4db2:	07db      	lsls	r3, r3, #31
    4db4:	d5fa      	bpl.n	4dac <PkaGetRegEffectiveSizeInBits+0x60>
    4db6:	1843      	adds	r3, r0, r1
    4db8:	6023      	str	r3, [r4, #0]
    4dba:	682b      	ldr	r3, [r5, #0]
    4dbc:	9302      	str	r3, [sp, #8]
    4dbe:	9b02      	ldr	r3, [sp, #8]
    4dc0:	2b00      	cmp	r3, #0
    4dc2:	d1e3      	bne.n	4d8c <PkaGetRegEffectiveSizeInBits+0x40>
    4dc4:	3801      	subs	r0, #1
    4dc6:	e7de      	b.n	4d86 <PkaGetRegEffectiveSizeInBits+0x3a>
    4dc8:	5002b0b4 	.word	0x5002b0b4
    4dcc:	5002b0ac 	.word	0x5002b0ac
    4dd0:	5002b0e4 	.word	0x5002b0e4
    4dd4:	5002b0dc 	.word	0x5002b0dc

00004dd8 <PkaGetNextMsBit>:
    4dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dda:	681d      	ldr	r5, [r3, #0]
    4ddc:	b085      	sub	sp, #20
    4dde:	f001 041f 	and.w	r4, r1, #31
    4de2:	b90d      	cbnz	r5, 4de8 <PkaGetNextMsBit+0x10>
    4de4:	2c1f      	cmp	r4, #31
    4de6:	d125      	bne.n	4e34 <PkaGetNextMsBit+0x5c>
    4de8:	4d15      	ldr	r5, [pc, #84]	; (4e40 <PkaGetNextMsBit+0x68>)
    4dea:	462e      	mov	r6, r5
    4dec:	682f      	ldr	r7, [r5, #0]
    4dee:	9701      	str	r7, [sp, #4]
    4df0:	9f01      	ldr	r7, [sp, #4]
    4df2:	07ff      	lsls	r7, r7, #31
    4df4:	d5fa      	bpl.n	4dec <PkaGetNextMsBit+0x14>
    4df6:	f100 50a0 	add.w	r0, r0, #335544320	; 0x14000000
    4dfa:	f500 402c 	add.w	r0, r0, #44032	; 0xac00
    4dfe:	0080      	lsls	r0, r0, #2
    4e00:	6800      	ldr	r0, [r0, #0]
    4e02:	6835      	ldr	r5, [r6, #0]
    4e04:	9503      	str	r5, [sp, #12]
    4e06:	9d03      	ldr	r5, [sp, #12]
    4e08:	07ed      	lsls	r5, r5, #31
    4e0a:	d5fa      	bpl.n	4e02 <PkaGetNextMsBit+0x2a>
    4e0c:	4d0d      	ldr	r5, [pc, #52]	; (4e44 <PkaGetNextMsBit+0x6c>)
    4e0e:	eb00 1061 	add.w	r0, r0, r1, asr #5
    4e12:	6028      	str	r0, [r5, #0]
    4e14:	480c      	ldr	r0, [pc, #48]	; (4e48 <PkaGetNextMsBit+0x70>)
    4e16:	6800      	ldr	r0, [r0, #0]
    4e18:	9002      	str	r0, [sp, #8]
    4e1a:	2c1f      	cmp	r4, #31
    4e1c:	bf18      	it	ne
    4e1e:	43c9      	mvnne	r1, r1
    4e20:	9802      	ldr	r0, [sp, #8]
    4e22:	bf0f      	iteee	eq
    4e24:	6010      	streq	r0, [r2, #0]
    4e26:	f001 011f 	andne.w	r1, r1, #31
    4e2a:	fa00 f101 	lslne.w	r1, r0, r1
    4e2e:	6011      	strne	r1, [r2, #0]
    4e30:	2100      	movs	r1, #0
    4e32:	6019      	str	r1, [r3, #0]
    4e34:	6810      	ldr	r0, [r2, #0]
    4e36:	0043      	lsls	r3, r0, #1
    4e38:	0fc0      	lsrs	r0, r0, #31
    4e3a:	6013      	str	r3, [r2, #0]
    4e3c:	b005      	add	sp, #20
    4e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4e40:	5002b0b4 	.word	0x5002b0b4
    4e44:	5002b0e4 	.word	0x5002b0e4
    4e48:	5002b0dc 	.word	0x5002b0dc

00004e4c <PkaSetRegsSizesTab>:
    4e4c:	4b0c      	ldr	r3, [pc, #48]	; (4e80 <PkaSetRegsSizesTab+0x34>)
    4e4e:	6018      	str	r0, [r3, #0]
    4e50:	303f      	adds	r0, #63	; 0x3f
    4e52:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
    4e56:	0189      	lsls	r1, r1, #6
    4e58:	3040      	adds	r0, #64	; 0x40
    4e5a:	6058      	str	r0, [r3, #4]
    4e5c:	6099      	str	r1, [r3, #8]
    4e5e:	60d9      	str	r1, [r3, #12]
    4e60:	6119      	str	r1, [r3, #16]
    4e62:	6159      	str	r1, [r3, #20]
    4e64:	6199      	str	r1, [r3, #24]
    4e66:	331c      	adds	r3, #28
    4e68:	4806      	ldr	r0, [pc, #24]	; (4e84 <PkaSetRegsSizesTab+0x38>)
    4e6a:	6019      	str	r1, [r3, #0]
    4e6c:	b082      	sub	sp, #8
    4e6e:	6802      	ldr	r2, [r0, #0]
    4e70:	9201      	str	r2, [sp, #4]
    4e72:	9a01      	ldr	r2, [sp, #4]
    4e74:	07d2      	lsls	r2, r2, #31
    4e76:	d5fa      	bpl.n	4e6e <PkaSetRegsSizesTab+0x22>
    4e78:	6019      	str	r1, [r3, #0]
    4e7a:	b002      	add	sp, #8
    4e7c:	4770      	bx	lr
    4e7e:	bf00      	nop
    4e80:	5002b090 	.word	0x5002b090
    4e84:	5002b0b4 	.word	0x5002b0b4

00004e88 <PkaInitPka>:
    4e88:	b538      	push	{r3, r4, r5, lr}
    4e8a:	f1a0 0320 	sub.w	r3, r0, #32
    4e8e:	f5b3 6f42 	cmp.w	r3, #3104	; 0xc20
    4e92:	4605      	mov	r5, r0
    4e94:	d82c      	bhi.n	4ef0 <PkaInitPka+0x68>
    4e96:	288f      	cmp	r0, #143	; 0x8f
    4e98:	d826      	bhi.n	4ee8 <PkaInitPka+0x60>
    4e9a:	f100 0347 	add.w	r3, r0, #71	; 0x47
    4e9e:	f100 0466 	add.w	r4, r0, #102	; 0x66
    4ea2:	06db      	lsls	r3, r3, #27
    4ea4:	ea4f 1454 	mov.w	r4, r4, lsr #5
    4ea8:	d000      	beq.n	4eac <PkaInitPka+0x24>
    4eaa:	3401      	adds	r4, #1
    4eac:	0164      	lsls	r4, r4, #5
    4eae:	343f      	adds	r4, #63	; 0x3f
    4eb0:	09a4      	lsrs	r4, r4, #6
    4eb2:	3401      	adds	r4, #1
    4eb4:	b111      	cbz	r1, 4ebc <PkaInitPka+0x34>
    4eb6:	42a1      	cmp	r1, r4
    4eb8:	d31a      	bcc.n	4ef0 <PkaInitPka+0x68>
    4eba:	460c      	mov	r4, r1
    4ebc:	00e3      	lsls	r3, r4, #3
    4ebe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4ec2:	fbb0 f0f3 	udiv	r0, r0, r3
    4ec6:	2820      	cmp	r0, #32
    4ec8:	bf28      	it	cs
    4eca:	2020      	movcs	r0, #32
    4ecc:	b102      	cbz	r2, 4ed0 <PkaInitPka+0x48>
    4ece:	6010      	str	r0, [r2, #0]
    4ed0:	4b08      	ldr	r3, [pc, #32]	; (4ef4 <PkaInitPka+0x6c>)
    4ed2:	2201      	movs	r2, #1
    4ed4:	601a      	str	r2, [r3, #0]
    4ed6:	4621      	mov	r1, r4
    4ed8:	f7ff ff14 	bl	4d04 <PkaSetRegsMapTab>
    4edc:	4628      	mov	r0, r5
    4ede:	4621      	mov	r1, r4
    4ee0:	f7ff ffb4 	bl	4e4c <PkaSetRegsSizesTab>
    4ee4:	2000      	movs	r0, #0
    4ee6:	bd38      	pop	{r3, r4, r5, pc}
    4ee8:	f100 041f 	add.w	r4, r0, #31
    4eec:	0964      	lsrs	r4, r4, #5
    4eee:	e7dd      	b.n	4eac <PkaInitPka+0x24>
    4ef0:	4801      	ldr	r0, [pc, #4]	; (4ef8 <PkaInitPka+0x70>)
    4ef2:	e7f8      	b.n	4ee6 <PkaInitPka+0x5e>
    4ef4:	5002b81c 	.word	0x5002b81c
    4ef8:	00f02122 	.word	0x00f02122

00004efc <PkaClearBlockOfRegs>:
    4efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4efe:	4b45      	ldr	r3, [pc, #276]	; (5014 <PkaClearBlockOfRegs+0x118>)
    4f00:	b089      	sub	sp, #36	; 0x24
    4f02:	461d      	mov	r5, r3
    4f04:	681c      	ldr	r4, [r3, #0]
    4f06:	9401      	str	r4, [sp, #4]
    4f08:	9c01      	ldr	r4, [sp, #4]
    4f0a:	07e4      	lsls	r4, r4, #31
    4f0c:	d5fa      	bpl.n	4f04 <PkaClearBlockOfRegs+0x8>
    4f0e:	4b42      	ldr	r3, [pc, #264]	; (5018 <PkaClearBlockOfRegs+0x11c>)
    4f10:	f8df e10c 	ldr.w	lr, [pc, #268]	; 5020 <PkaClearBlockOfRegs+0x124>
    4f14:	f8df c10c 	ldr.w	ip, [pc, #268]	; 5024 <PkaClearBlockOfRegs+0x128>
    4f18:	4413      	add	r3, r2
    4f1a:	009b      	lsls	r3, r3, #2
    4f1c:	2400      	movs	r4, #0
    4f1e:	681a      	ldr	r2, [r3, #0]
    4f20:	180b      	adds	r3, r1, r0
    4f22:	2b1e      	cmp	r3, #30
    4f24:	bf88      	it	hi
    4f26:	f1c0 011e 	rsbhi	r1, r0, #30
    4f2a:	321f      	adds	r2, #31
    4f2c:	180b      	adds	r3, r1, r0
    4f2e:	0952      	lsrs	r2, r2, #5
    4f30:	4353      	muls	r3, r2
    4f32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    4f36:	bf82      	ittt	hi
    4f38:	f44f 6180 	movhi.w	r1, #1024	; 0x400
    4f3c:	fbb1 f1f2 	udivhi	r1, r1, r2
    4f40:	1a09      	subhi	r1, r1, r0
    4f42:	f100 50a0 	add.w	r0, r0, #335544320	; 0x14000000
    4f46:	f500 402c 	add.w	r0, r0, #44032	; 0xac00
    4f4a:	4627      	mov	r7, r4
    4f4c:	42a1      	cmp	r1, r4
    4f4e:	dc33      	bgt.n	4fb8 <PkaClearBlockOfRegs+0xbc>
    4f50:	682b      	ldr	r3, [r5, #0]
    4f52:	9304      	str	r3, [sp, #16]
    4f54:	9b04      	ldr	r3, [sp, #16]
    4f56:	07db      	lsls	r3, r3, #31
    4f58:	d5fa      	bpl.n	4f50 <PkaClearBlockOfRegs+0x54>
    4f5a:	4b30      	ldr	r3, [pc, #192]	; (501c <PkaClearBlockOfRegs+0x120>)
    4f5c:	681b      	ldr	r3, [r3, #0]
    4f5e:	6829      	ldr	r1, [r5, #0]
    4f60:	9105      	str	r1, [sp, #20]
    4f62:	9905      	ldr	r1, [sp, #20]
    4f64:	07cf      	lsls	r7, r1, #31
    4f66:	d5fa      	bpl.n	4f5e <PkaClearBlockOfRegs+0x62>
    4f68:	4c2d      	ldr	r4, [pc, #180]	; (5020 <PkaClearBlockOfRegs+0x124>)
    4f6a:	492e      	ldr	r1, [pc, #184]	; (5024 <PkaClearBlockOfRegs+0x128>)
    4f6c:	6023      	str	r3, [r4, #0]
    4f6e:	2300      	movs	r3, #0
    4f70:	461e      	mov	r6, r3
    4f72:	4293      	cmp	r3, r2
    4f74:	f103 0001 	add.w	r0, r3, #1
    4f78:	d140      	bne.n	4ffc <PkaClearBlockOfRegs+0x100>
    4f7a:	f020 0201 	bic.w	r2, r0, #1
    4f7e:	4829      	ldr	r0, [pc, #164]	; (5024 <PkaClearBlockOfRegs+0x128>)
    4f80:	4619      	mov	r1, r3
    4f82:	2600      	movs	r6, #0
    4f84:	428a      	cmp	r2, r1
    4f86:	d83c      	bhi.n	5002 <PkaClearBlockOfRegs+0x106>
    4f88:	6829      	ldr	r1, [r5, #0]
    4f8a:	9106      	str	r1, [sp, #24]
    4f8c:	9906      	ldr	r1, [sp, #24]
    4f8e:	07ce      	lsls	r6, r1, #31
    4f90:	d5fa      	bpl.n	4f88 <PkaClearBlockOfRegs+0x8c>
    4f92:	4925      	ldr	r1, [pc, #148]	; (5028 <PkaClearBlockOfRegs+0x12c>)
    4f94:	6809      	ldr	r1, [r1, #0]
    4f96:	6828      	ldr	r0, [r5, #0]
    4f98:	9007      	str	r0, [sp, #28]
    4f9a:	9807      	ldr	r0, [sp, #28]
    4f9c:	07c0      	lsls	r0, r0, #31
    4f9e:	d5fa      	bpl.n	4f96 <PkaClearBlockOfRegs+0x9a>
    4fa0:	6021      	str	r1, [r4, #0]
    4fa2:	4820      	ldr	r0, [pc, #128]	; (5024 <PkaClearBlockOfRegs+0x128>)
    4fa4:	2100      	movs	r1, #0
    4fa6:	460c      	mov	r4, r1
    4fa8:	428b      	cmp	r3, r1
    4faa:	d12d      	bne.n	5008 <PkaClearBlockOfRegs+0x10c>
    4fac:	491d      	ldr	r1, [pc, #116]	; (5024 <PkaClearBlockOfRegs+0x128>)
    4fae:	2000      	movs	r0, #0
    4fb0:	429a      	cmp	r2, r3
    4fb2:	d82c      	bhi.n	500e <PkaClearBlockOfRegs+0x112>
    4fb4:	b009      	add	sp, #36	; 0x24
    4fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fb8:	682b      	ldr	r3, [r5, #0]
    4fba:	9302      	str	r3, [sp, #8]
    4fbc:	9b02      	ldr	r3, [sp, #8]
    4fbe:	07db      	lsls	r3, r3, #31
    4fc0:	d5fa      	bpl.n	4fb8 <PkaClearBlockOfRegs+0xbc>
    4fc2:	1903      	adds	r3, r0, r4
    4fc4:	009b      	lsls	r3, r3, #2
    4fc6:	681b      	ldr	r3, [r3, #0]
    4fc8:	682e      	ldr	r6, [r5, #0]
    4fca:	9603      	str	r6, [sp, #12]
    4fcc:	9e03      	ldr	r6, [sp, #12]
    4fce:	07f6      	lsls	r6, r6, #31
    4fd0:	d5fa      	bpl.n	4fc8 <PkaClearBlockOfRegs+0xcc>
    4fd2:	f8ce 3000 	str.w	r3, [lr]
    4fd6:	2300      	movs	r3, #0
    4fd8:	4293      	cmp	r3, r2
    4fda:	f103 0301 	add.w	r3, r3, #1
    4fde:	d106      	bne.n	4fee <PkaClearBlockOfRegs+0xf2>
    4fe0:	4616      	mov	r6, r2
    4fe2:	f023 0301 	bic.w	r3, r3, #1
    4fe6:	42b3      	cmp	r3, r6
    4fe8:	d804      	bhi.n	4ff4 <PkaClearBlockOfRegs+0xf8>
    4fea:	3401      	adds	r4, #1
    4fec:	e7ae      	b.n	4f4c <PkaClearBlockOfRegs+0x50>
    4fee:	f8cc 7000 	str.w	r7, [ip]
    4ff2:	e7f1      	b.n	4fd8 <PkaClearBlockOfRegs+0xdc>
    4ff4:	f8cc 7000 	str.w	r7, [ip]
    4ff8:	3601      	adds	r6, #1
    4ffa:	e7f4      	b.n	4fe6 <PkaClearBlockOfRegs+0xea>
    4ffc:	600e      	str	r6, [r1, #0]
    4ffe:	4603      	mov	r3, r0
    5000:	e7b7      	b.n	4f72 <PkaClearBlockOfRegs+0x76>
    5002:	6006      	str	r6, [r0, #0]
    5004:	3101      	adds	r1, #1
    5006:	e7bd      	b.n	4f84 <PkaClearBlockOfRegs+0x88>
    5008:	6004      	str	r4, [r0, #0]
    500a:	3101      	adds	r1, #1
    500c:	e7cc      	b.n	4fa8 <PkaClearBlockOfRegs+0xac>
    500e:	6008      	str	r0, [r1, #0]
    5010:	3301      	adds	r3, #1
    5012:	e7cd      	b.n	4fb0 <PkaClearBlockOfRegs+0xb4>
    5014:	5002b0b4 	.word	0x5002b0b4
    5018:	1400ac24 	.word	0x1400ac24
    501c:	5002b07c 	.word	0x5002b07c
    5020:	5002b0d4 	.word	0x5002b0d4
    5024:	5002b0d8 	.word	0x5002b0d8
    5028:	5002b078 	.word	0x5002b078

0000502c <PkaFinishAndMutexUnlock>:
    502c:	b508      	push	{r3, lr}
    502e:	b140      	cbz	r0, 5042 <PkaFinishAndMutexUnlock+0x16>
    5030:	2820      	cmp	r0, #32
    5032:	4601      	mov	r1, r0
    5034:	f04f 0207 	mov.w	r2, #7
    5038:	bf28      	it	cs
    503a:	2120      	movcs	r1, #32
    503c:	2000      	movs	r0, #0
    503e:	f7ff ff5d 	bl	4efc <PkaClearBlockOfRegs>
    5042:	4b02      	ldr	r3, [pc, #8]	; (504c <PkaFinishAndMutexUnlock+0x20>)
    5044:	2200      	movs	r2, #0
    5046:	601a      	str	r2, [r3, #0]
    5048:	bd08      	pop	{r3, pc}
    504a:	bf00      	nop
    504c:	5002b81c 	.word	0x5002b81c

00005050 <PkaCopyDataIntoPkaReg>:
    5050:	b5f0      	push	{r4, r5, r6, r7, lr}
    5052:	4d29      	ldr	r5, [pc, #164]	; (50f8 <PkaCopyDataIntoPkaReg+0xa8>)
    5054:	b085      	sub	sp, #20
    5056:	462c      	mov	r4, r5
    5058:	682e      	ldr	r6, [r5, #0]
    505a:	9600      	str	r6, [sp, #0]
    505c:	9e00      	ldr	r6, [sp, #0]
    505e:	07f6      	lsls	r6, r6, #31
    5060:	d5fa      	bpl.n	5058 <PkaCopyDataIntoPkaReg+0x8>
    5062:	f100 50a0 	add.w	r0, r0, #335544320	; 0x14000000
    5066:	f500 402c 	add.w	r0, r0, #44032	; 0xac00
    506a:	0080      	lsls	r0, r0, #2
    506c:	6805      	ldr	r5, [r0, #0]
    506e:	6820      	ldr	r0, [r4, #0]
    5070:	9001      	str	r0, [sp, #4]
    5072:	9801      	ldr	r0, [sp, #4]
    5074:	07c7      	lsls	r7, r0, #31
    5076:	d5fa      	bpl.n	506e <PkaCopyDataIntoPkaReg+0x1e>
    5078:	4820      	ldr	r0, [pc, #128]	; (50fc <PkaCopyDataIntoPkaReg+0xac>)
    507a:	4f21      	ldr	r7, [pc, #132]	; (5100 <PkaCopyDataIntoPkaReg+0xb0>)
    507c:	6005      	str	r5, [r0, #0]
    507e:	eb02 0683 	add.w	r6, r2, r3, lsl #2
    5082:	42b2      	cmp	r2, r6
    5084:	d129      	bne.n	50da <PkaCopyDataIntoPkaReg+0x8a>
    5086:	1c5a      	adds	r2, r3, #1
    5088:	4e1d      	ldr	r6, [pc, #116]	; (5100 <PkaCopyDataIntoPkaReg+0xb0>)
    508a:	f022 0201 	bic.w	r2, r2, #1
    508e:	2700      	movs	r7, #0
    5090:	429a      	cmp	r2, r3
    5092:	d827      	bhi.n	50e4 <PkaCopyDataIntoPkaReg+0x94>
    5094:	6823      	ldr	r3, [r4, #0]
    5096:	9302      	str	r3, [sp, #8]
    5098:	9b02      	ldr	r3, [sp, #8]
    509a:	07de      	lsls	r6, r3, #31
    509c:	d5fa      	bpl.n	5094 <PkaCopyDataIntoPkaReg+0x44>
    509e:	4b19      	ldr	r3, [pc, #100]	; (5104 <PkaCopyDataIntoPkaReg+0xb4>)
    50a0:	440b      	add	r3, r1
    50a2:	009b      	lsls	r3, r3, #2
    50a4:	681b      	ldr	r3, [r3, #0]
    50a6:	331f      	adds	r3, #31
    50a8:	095b      	lsrs	r3, r3, #5
    50aa:	429a      	cmp	r2, r3
    50ac:	d213      	bcs.n	50d6 <PkaCopyDataIntoPkaReg+0x86>
    50ae:	6821      	ldr	r1, [r4, #0]
    50b0:	9103      	str	r1, [sp, #12]
    50b2:	9903      	ldr	r1, [sp, #12]
    50b4:	07c9      	lsls	r1, r1, #31
    50b6:	d5fa      	bpl.n	50ae <PkaCopyDataIntoPkaReg+0x5e>
    50b8:	4415      	add	r5, r2
    50ba:	2100      	movs	r1, #0
    50bc:	1a9b      	subs	r3, r3, r2
    50be:	4a10      	ldr	r2, [pc, #64]	; (5100 <PkaCopyDataIntoPkaReg+0xb0>)
    50c0:	6005      	str	r5, [r0, #0]
    50c2:	4608      	mov	r0, r1
    50c4:	428b      	cmp	r3, r1
    50c6:	d810      	bhi.n	50ea <PkaCopyDataIntoPkaReg+0x9a>
    50c8:	1c5a      	adds	r2, r3, #1
    50ca:	490d      	ldr	r1, [pc, #52]	; (5100 <PkaCopyDataIntoPkaReg+0xb0>)
    50cc:	f022 0201 	bic.w	r2, r2, #1
    50d0:	2000      	movs	r0, #0
    50d2:	429a      	cmp	r2, r3
    50d4:	d80c      	bhi.n	50f0 <PkaCopyDataIntoPkaReg+0xa0>
    50d6:	b005      	add	sp, #20
    50d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    50da:	f852 cb04 	ldr.w	ip, [r2], #4
    50de:	f8c7 c000 	str.w	ip, [r7]
    50e2:	e7ce      	b.n	5082 <PkaCopyDataIntoPkaReg+0x32>
    50e4:	6037      	str	r7, [r6, #0]
    50e6:	3301      	adds	r3, #1
    50e8:	e7d2      	b.n	5090 <PkaCopyDataIntoPkaReg+0x40>
    50ea:	6010      	str	r0, [r2, #0]
    50ec:	3101      	adds	r1, #1
    50ee:	e7e9      	b.n	50c4 <PkaCopyDataIntoPkaReg+0x74>
    50f0:	6008      	str	r0, [r1, #0]
    50f2:	3301      	adds	r3, #1
    50f4:	e7ed      	b.n	50d2 <PkaCopyDataIntoPkaReg+0x82>
    50f6:	bf00      	nop
    50f8:	5002b0b4 	.word	0x5002b0b4
    50fc:	5002b0d4 	.word	0x5002b0d4
    5100:	5002b0d8 	.word	0x5002b0d8
    5104:	1400ac24 	.word	0x1400ac24

00005108 <PkaEcdsaVerify>:
    5108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    510c:	4b81      	ldr	r3, [pc, #516]	; (5314 <PkaEcdsaVerify+0x20c>)
    510e:	681d      	ldr	r5, [r3, #0]
    5110:	6898      	ldr	r0, [r3, #8]
    5112:	3320      	adds	r3, #32
    5114:	b0a0      	sub	sp, #128	; 0x80
    5116:	461e      	mov	r6, r3
    5118:	681a      	ldr	r2, [r3, #0]
    511a:	9201      	str	r2, [sp, #4]
    511c:	9a01      	ldr	r2, [sp, #4]
    511e:	07d7      	lsls	r7, r2, #31
    5120:	d5fa      	bpl.n	5118 <PkaEcdsaVerify+0x10>
    5122:	4b7d      	ldr	r3, [pc, #500]	; (5318 <PkaEcdsaVerify+0x210>)
    5124:	4a7d      	ldr	r2, [pc, #500]	; (531c <PkaEcdsaVerify+0x214>)
    5126:	601a      	str	r2, [r3, #0]
    5128:	6832      	ldr	r2, [r6, #0]
    512a:	9202      	str	r2, [sp, #8]
    512c:	9a02      	ldr	r2, [sp, #8]
    512e:	07d4      	lsls	r4, r2, #31
    5130:	d5fa      	bpl.n	5128 <PkaEcdsaVerify+0x20>
    5132:	4a7b      	ldr	r2, [pc, #492]	; (5320 <PkaEcdsaVerify+0x218>)
    5134:	601a      	str	r2, [r3, #0]
    5136:	4a7b      	ldr	r2, [pc, #492]	; (5324 <PkaEcdsaVerify+0x21c>)
    5138:	4614      	mov	r4, r2
    513a:	6811      	ldr	r1, [r2, #0]
    513c:	9103      	str	r1, [sp, #12]
    513e:	9903      	ldr	r1, [sp, #12]
    5140:	07c9      	lsls	r1, r1, #31
    5142:	d5fa      	bpl.n	513a <PkaEcdsaVerify+0x32>
    5144:	4a78      	ldr	r2, [pc, #480]	; (5328 <PkaEcdsaVerify+0x220>)
    5146:	6811      	ldr	r1, [r2, #0]
    5148:	f3c1 2140 	ubfx	r1, r1, #9, #1
    514c:	6837      	ldr	r7, [r6, #0]
    514e:	9704      	str	r7, [sp, #16]
    5150:	9f04      	ldr	r7, [sp, #16]
    5152:	07ff      	lsls	r7, r7, #31
    5154:	d5fa      	bpl.n	514c <PkaEcdsaVerify+0x44>
    5156:	4f75      	ldr	r7, [pc, #468]	; (532c <PkaEcdsaVerify+0x224>)
    5158:	601f      	str	r7, [r3, #0]
    515a:	6827      	ldr	r7, [r4, #0]
    515c:	9705      	str	r7, [sp, #20]
    515e:	9f05      	ldr	r7, [sp, #20]
    5160:	07ff      	lsls	r7, r7, #31
    5162:	d5fa      	bpl.n	515a <PkaEcdsaVerify+0x52>
    5164:	6817      	ldr	r7, [r2, #0]
    5166:	2900      	cmp	r1, #0
    5168:	f000 80cf 	beq.w	530a <PkaEcdsaVerify+0x202>
    516c:	05b9      	lsls	r1, r7, #22
    516e:	f140 80cc 	bpl.w	530a <PkaEcdsaVerify+0x202>
    5172:	6831      	ldr	r1, [r6, #0]
    5174:	9106      	str	r1, [sp, #24]
    5176:	9906      	ldr	r1, [sp, #24]
    5178:	07cf      	lsls	r7, r1, #31
    517a:	d5fa      	bpl.n	5172 <PkaEcdsaVerify+0x6a>
    517c:	496c      	ldr	r1, [pc, #432]	; (5330 <PkaEcdsaVerify+0x228>)
    517e:	6019      	str	r1, [r3, #0]
    5180:	6821      	ldr	r1, [r4, #0]
    5182:	9107      	str	r1, [sp, #28]
    5184:	9907      	ldr	r1, [sp, #28]
    5186:	07c9      	lsls	r1, r1, #31
    5188:	d5fa      	bpl.n	5180 <PkaEcdsaVerify+0x78>
    518a:	6811      	ldr	r1, [r2, #0]
    518c:	f3c1 2140 	ubfx	r1, r1, #9, #1
    5190:	6837      	ldr	r7, [r6, #0]
    5192:	9708      	str	r7, [sp, #32]
    5194:	9f08      	ldr	r7, [sp, #32]
    5196:	07ff      	lsls	r7, r7, #31
    5198:	d5fa      	bpl.n	5190 <PkaEcdsaVerify+0x88>
    519a:	4f66      	ldr	r7, [pc, #408]	; (5334 <PkaEcdsaVerify+0x22c>)
    519c:	601f      	str	r7, [r3, #0]
    519e:	6827      	ldr	r7, [r4, #0]
    51a0:	9709      	str	r7, [sp, #36]	; 0x24
    51a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
    51a4:	07ff      	lsls	r7, r7, #31
    51a6:	d5fa      	bpl.n	519e <PkaEcdsaVerify+0x96>
    51a8:	6812      	ldr	r2, [r2, #0]
    51aa:	2900      	cmp	r1, #0
    51ac:	f000 80af 	beq.w	530e <PkaEcdsaVerify+0x206>
    51b0:	0591      	lsls	r1, r2, #22
    51b2:	f140 80ac 	bpl.w	530e <PkaEcdsaVerify+0x206>
    51b6:	6832      	ldr	r2, [r6, #0]
    51b8:	920a      	str	r2, [sp, #40]	; 0x28
    51ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    51bc:	07d2      	lsls	r2, r2, #31
    51be:	d5fa      	bpl.n	51b6 <PkaEcdsaVerify+0xae>
    51c0:	4a56      	ldr	r2, [pc, #344]	; (531c <PkaEcdsaVerify+0x214>)
    51c2:	601a      	str	r2, [r3, #0]
    51c4:	6832      	ldr	r2, [r6, #0]
    51c6:	920b      	str	r2, [sp, #44]	; 0x2c
    51c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    51ca:	07d7      	lsls	r7, r2, #31
    51cc:	d5fa      	bpl.n	51c4 <PkaEcdsaVerify+0xbc>
    51ce:	4a5a      	ldr	r2, [pc, #360]	; (5338 <PkaEcdsaVerify+0x230>)
    51d0:	601a      	str	r2, [r3, #0]
    51d2:	6831      	ldr	r1, [r6, #0]
    51d4:	910c      	str	r1, [sp, #48]	; 0x30
    51d6:	990c      	ldr	r1, [sp, #48]	; 0x30
    51d8:	07cc      	lsls	r4, r1, #31
    51da:	d5fa      	bpl.n	51d2 <PkaEcdsaVerify+0xca>
    51dc:	4957      	ldr	r1, [pc, #348]	; (533c <PkaEcdsaVerify+0x234>)
    51de:	6019      	str	r1, [r3, #0]
    51e0:	6831      	ldr	r1, [r6, #0]
    51e2:	910d      	str	r1, [sp, #52]	; 0x34
    51e4:	990d      	ldr	r1, [sp, #52]	; 0x34
    51e6:	07c9      	lsls	r1, r1, #31
    51e8:	d5fa      	bpl.n	51e0 <PkaEcdsaVerify+0xd8>
    51ea:	4955      	ldr	r1, [pc, #340]	; (5340 <PkaEcdsaVerify+0x238>)
    51ec:	6019      	str	r1, [r3, #0]
    51ee:	6831      	ldr	r1, [r6, #0]
    51f0:	910e      	str	r1, [sp, #56]	; 0x38
    51f2:	990e      	ldr	r1, [sp, #56]	; 0x38
    51f4:	07cf      	lsls	r7, r1, #31
    51f6:	d5fa      	bpl.n	51ee <PkaEcdsaVerify+0xe6>
    51f8:	4952      	ldr	r1, [pc, #328]	; (5344 <PkaEcdsaVerify+0x23c>)
    51fa:	6019      	str	r1, [r3, #0]
    51fc:	6831      	ldr	r1, [r6, #0]
    51fe:	910f      	str	r1, [sp, #60]	; 0x3c
    5200:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5202:	07cc      	lsls	r4, r1, #31
    5204:	d5fa      	bpl.n	51fc <PkaEcdsaVerify+0xf4>
    5206:	4950      	ldr	r1, [pc, #320]	; (5348 <PkaEcdsaVerify+0x240>)
    5208:	6019      	str	r1, [r3, #0]
    520a:	4b50      	ldr	r3, [pc, #320]	; (534c <PkaEcdsaVerify+0x244>)
    520c:	461e      	mov	r6, r3
    520e:	6819      	ldr	r1, [r3, #0]
    5210:	9110      	str	r1, [sp, #64]	; 0x40
    5212:	9910      	ldr	r1, [sp, #64]	; 0x40
    5214:	07c9      	lsls	r1, r1, #31
    5216:	d5fa      	bpl.n	520e <PkaEcdsaVerify+0x106>
    5218:	4c3f      	ldr	r4, [pc, #252]	; (5318 <PkaEcdsaVerify+0x210>)
    521a:	4b4d      	ldr	r3, [pc, #308]	; (5350 <PkaEcdsaVerify+0x248>)
    521c:	6023      	str	r3, [r4, #0]
    521e:	6833      	ldr	r3, [r6, #0]
    5220:	9311      	str	r3, [sp, #68]	; 0x44
    5222:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5224:	07db      	lsls	r3, r3, #31
    5226:	d5fa      	bpl.n	521e <PkaEcdsaVerify+0x116>
    5228:	4b4a      	ldr	r3, [pc, #296]	; (5354 <PkaEcdsaVerify+0x24c>)
    522a:	6023      	str	r3, [r4, #0]
    522c:	6833      	ldr	r3, [r6, #0]
    522e:	9312      	str	r3, [sp, #72]	; 0x48
    5230:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5232:	07df      	lsls	r7, r3, #31
    5234:	d5fa      	bpl.n	522c <PkaEcdsaVerify+0x124>
    5236:	4b48      	ldr	r3, [pc, #288]	; (5358 <PkaEcdsaVerify+0x250>)
    5238:	6023      	str	r3, [r4, #0]
    523a:	4b3a      	ldr	r3, [pc, #232]	; (5324 <PkaEcdsaVerify+0x21c>)
    523c:	4698      	mov	r8, r3
    523e:	6819      	ldr	r1, [r3, #0]
    5240:	9113      	str	r1, [sp, #76]	; 0x4c
    5242:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5244:	07c9      	lsls	r1, r1, #31
    5246:	d5fa      	bpl.n	523e <PkaEcdsaVerify+0x136>
    5248:	4f32      	ldr	r7, [pc, #200]	; (5314 <PkaEcdsaVerify+0x20c>)
    524a:	6038      	str	r0, [r7, #0]
    524c:	6833      	ldr	r3, [r6, #0]
    524e:	9314      	str	r3, [sp, #80]	; 0x50
    5250:	9b14      	ldr	r3, [sp, #80]	; 0x50
    5252:	07db      	lsls	r3, r3, #31
    5254:	d5fa      	bpl.n	524c <PkaEcdsaVerify+0x144>
    5256:	6022      	str	r2, [r4, #0]
    5258:	6833      	ldr	r3, [r6, #0]
    525a:	9315      	str	r3, [sp, #84]	; 0x54
    525c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    525e:	07d8      	lsls	r0, r3, #31
    5260:	d5fa      	bpl.n	5258 <PkaEcdsaVerify+0x150>
    5262:	4b3e      	ldr	r3, [pc, #248]	; (535c <PkaEcdsaVerify+0x254>)
    5264:	6023      	str	r3, [r4, #0]
    5266:	6833      	ldr	r3, [r6, #0]
    5268:	9316      	str	r3, [sp, #88]	; 0x58
    526a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    526c:	07d9      	lsls	r1, r3, #31
    526e:	d5fa      	bpl.n	5266 <PkaEcdsaVerify+0x15e>
    5270:	4b3b      	ldr	r3, [pc, #236]	; (5360 <PkaEcdsaVerify+0x258>)
    5272:	6023      	str	r3, [r4, #0]
    5274:	6833      	ldr	r3, [r6, #0]
    5276:	9317      	str	r3, [sp, #92]	; 0x5c
    5278:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    527a:	07da      	lsls	r2, r3, #31
    527c:	d5fa      	bpl.n	5274 <PkaEcdsaVerify+0x16c>
    527e:	4b39      	ldr	r3, [pc, #228]	; (5364 <PkaEcdsaVerify+0x25c>)
    5280:	6023      	str	r3, [r4, #0]
    5282:	6833      	ldr	r3, [r6, #0]
    5284:	9318      	str	r3, [sp, #96]	; 0x60
    5286:	9b18      	ldr	r3, [sp, #96]	; 0x60
    5288:	07db      	lsls	r3, r3, #31
    528a:	d5fa      	bpl.n	5282 <PkaEcdsaVerify+0x17a>
    528c:	4b36      	ldr	r3, [pc, #216]	; (5368 <PkaEcdsaVerify+0x260>)
    528e:	6023      	str	r3, [r4, #0]
    5290:	6833      	ldr	r3, [r6, #0]
    5292:	9319      	str	r3, [sp, #100]	; 0x64
    5294:	9b19      	ldr	r3, [sp, #100]	; 0x64
    5296:	07d8      	lsls	r0, r3, #31
    5298:	d5fa      	bpl.n	5290 <PkaEcdsaVerify+0x188>
    529a:	4b34      	ldr	r3, [pc, #208]	; (536c <PkaEcdsaVerify+0x264>)
    529c:	6023      	str	r3, [r4, #0]
    529e:	6833      	ldr	r3, [r6, #0]
    52a0:	931a      	str	r3, [sp, #104]	; 0x68
    52a2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    52a4:	07d9      	lsls	r1, r3, #31
    52a6:	d5fa      	bpl.n	529e <PkaEcdsaVerify+0x196>
    52a8:	4b31      	ldr	r3, [pc, #196]	; (5370 <PkaEcdsaVerify+0x268>)
    52aa:	6023      	str	r3, [r4, #0]
    52ac:	6833      	ldr	r3, [r6, #0]
    52ae:	931b      	str	r3, [sp, #108]	; 0x6c
    52b0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    52b2:	07da      	lsls	r2, r3, #31
    52b4:	d5fa      	bpl.n	52ac <PkaEcdsaVerify+0x1a4>
    52b6:	4b2f      	ldr	r3, [pc, #188]	; (5374 <PkaEcdsaVerify+0x26c>)
    52b8:	6023      	str	r3, [r4, #0]
    52ba:	f000 fc1d 	bl	5af8 <PkaSum2ScalarMullt>
    52be:	bb08      	cbnz	r0, 5304 <PkaEcdsaVerify+0x1fc>
    52c0:	f8d8 3000 	ldr.w	r3, [r8]
    52c4:	931c      	str	r3, [sp, #112]	; 0x70
    52c6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    52c8:	07db      	lsls	r3, r3, #31
    52ca:	d5f9      	bpl.n	52c0 <PkaEcdsaVerify+0x1b8>
    52cc:	603d      	str	r5, [r7, #0]
    52ce:	6833      	ldr	r3, [r6, #0]
    52d0:	931d      	str	r3, [sp, #116]	; 0x74
    52d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    52d4:	07d9      	lsls	r1, r3, #31
    52d6:	d5fa      	bpl.n	52ce <PkaEcdsaVerify+0x1c6>
    52d8:	4b27      	ldr	r3, [pc, #156]	; (5378 <PkaEcdsaVerify+0x270>)
    52da:	6023      	str	r3, [r4, #0]
    52dc:	6833      	ldr	r3, [r6, #0]
    52de:	931e      	str	r3, [sp, #120]	; 0x78
    52e0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    52e2:	07da      	lsls	r2, r3, #31
    52e4:	d5fa      	bpl.n	52dc <PkaEcdsaVerify+0x1d4>
    52e6:	4b25      	ldr	r3, [pc, #148]	; (537c <PkaEcdsaVerify+0x274>)
    52e8:	6023      	str	r3, [r4, #0]
    52ea:	f8d8 3000 	ldr.w	r3, [r8]
    52ee:	931f      	str	r3, [sp, #124]	; 0x7c
    52f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    52f2:	07db      	lsls	r3, r3, #31
    52f4:	d5f9      	bpl.n	52ea <PkaEcdsaVerify+0x1e2>
    52f6:	4b0c      	ldr	r3, [pc, #48]	; (5328 <PkaEcdsaVerify+0x220>)
    52f8:	681b      	ldr	r3, [r3, #0]
    52fa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    52fe:	4b20      	ldr	r3, [pc, #128]	; (5380 <PkaEcdsaVerify+0x278>)
    5300:	bf08      	it	eq
    5302:	4618      	moveq	r0, r3
    5304:	b020      	add	sp, #128	; 0x80
    5306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    530a:	481e      	ldr	r0, [pc, #120]	; (5384 <PkaEcdsaVerify+0x27c>)
    530c:	e7fa      	b.n	5304 <PkaEcdsaVerify+0x1fc>
    530e:	481e      	ldr	r0, [pc, #120]	; (5388 <PkaEcdsaVerify+0x280>)
    5310:	e7f8      	b.n	5304 <PkaEcdsaVerify+0x1fc>
    5312:	bf00      	nop
    5314:	5002b090 	.word	0x5002b090
    5318:	5002b080 	.word	0x5002b080
    531c:	51021000 	.word	0x51021000
    5320:	29721fc0 	.word	0x29721fc0
    5324:	5002b0b4 	.word	0x5002b0b4
    5328:	5002b088 	.word	0x5002b088
    532c:	2901cfc0 	.word	0x2901cfc0
    5330:	290e1fc0 	.word	0x290e1fc0
    5334:	29003fc0 	.word	0x29003fc0
    5338:	49020140 	.word	0x49020140
    533c:	a8843100 	.word	0xa8843100
    5340:	49160000 	.word	0x49160000
    5344:	a1080140 	.word	0xa1080140
    5348:	88084480 	.word	0x88084480
    534c:	5002b0b0 	.word	0x5002b0b0
    5350:	887044c0 	.word	0x887044c0
    5354:	417a0780 	.word	0x417a0780
    5358:	417e07c0 	.word	0x417e07c0
    535c:	496a0000 	.word	0x496a0000
    5360:	49160680 	.word	0x49160680
    5364:	496e0040 	.word	0x496e0040
    5368:	21000200 	.word	0x21000200
    536c:	21208200 	.word	0x21208200
    5370:	21208240 	.word	0x21208240
    5374:	21248280 	.word	0x21248280
    5378:	a161a140 	.word	0xa161a140
    537c:	5161c800 	.word	0x5161c800
    5380:	00f10803 	.word	0x00f10803
    5384:	00f10801 	.word	0x00f10801
    5388:	00f10802 	.word	0x00f10802

0000538c <nrf_cc310_bl_hash_update_internal>:
    538c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5390:	4b31      	ldr	r3, [pc, #196]	; (5458 <nrf_cc310_bl_hash_update_internal+0xcc>)
    5392:	6844      	ldr	r4, [r0, #4]
    5394:	4680      	mov	r8, r0
    5396:	4692      	mov	sl, r2
    5398:	4699      	mov	r9, r3
    539a:	681a      	ldr	r2, [r3, #0]
    539c:	2a00      	cmp	r2, #0
    539e:	d1fc      	bne.n	539a <nrf_cc310_bl_hash_update_internal+0xe>
    53a0:	4b2e      	ldr	r3, [pc, #184]	; (545c <nrf_cc310_bl_hash_update_internal+0xd0>)
    53a2:	469b      	mov	fp, r3
    53a4:	681a      	ldr	r2, [r3, #0]
    53a6:	2a00      	cmp	r2, #0
    53a8:	d1fc      	bne.n	53a4 <nrf_cc310_bl_hash_update_internal+0x18>
    53aa:	f04f 30ff 	mov.w	r0, #4294967295
    53ae:	9101      	str	r1, [sp, #4]
    53b0:	f000 fc94 	bl	5cdc <SaSi_HalClearInterruptBit>
    53b4:	2080      	movs	r0, #128	; 0x80
    53b6:	f000 fc97 	bl	5ce8 <SaSi_HalMaskInterrupt>
    53ba:	4d29      	ldr	r5, [pc, #164]	; (5460 <nrf_cc310_bl_hash_update_internal+0xd4>)
    53bc:	4a29      	ldr	r2, [pc, #164]	; (5464 <nrf_cc310_bl_hash_update_internal+0xd8>)
    53be:	4f2a      	ldr	r7, [pc, #168]	; (5468 <nrf_cc310_bl_hash_update_internal+0xdc>)
    53c0:	4e2a      	ldr	r6, [pc, #168]	; (546c <nrf_cc310_bl_hash_update_internal+0xe0>)
    53c2:	2301      	movs	r3, #1
    53c4:	2007      	movs	r0, #7
    53c6:	602b      	str	r3, [r5, #0]
    53c8:	f5a2 729e 	sub.w	r2, r2, #316	; 0x13c
    53cc:	f8c2 013c 	str.w	r0, [r2, #316]	; 0x13c
    53d0:	6013      	str	r3, [r2, #0]
    53d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    53d4:	603b      	str	r3, [r7, #0]
    53d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    53d8:	6033      	str	r3, [r6, #0]
    53da:	f8d8 3000 	ldr.w	r3, [r8]
    53de:	f842 3c04 	str.w	r3, [r2, #-4]
    53e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
    53e6:	4620      	mov	r0, r4
    53e8:	4798      	blx	r3
    53ea:	9901      	ldr	r1, [sp, #4]
    53ec:	f8d9 3000 	ldr.w	r3, [r9]
    53f0:	2b00      	cmp	r3, #0
    53f2:	d1fb      	bne.n	53ec <nrf_cc310_bl_hash_update_internal+0x60>
    53f4:	f1ba 0f00 	cmp.w	sl, #0
    53f8:	d120      	bne.n	543c <nrf_cc310_bl_hash_update_internal+0xb0>
    53fa:	4b1d      	ldr	r3, [pc, #116]	; (5470 <nrf_cc310_bl_hash_update_internal+0xe4>)
    53fc:	2204      	movs	r2, #4
    53fe:	601a      	str	r2, [r3, #0]
    5400:	f8d9 3000 	ldr.w	r3, [r9]
    5404:	2b00      	cmp	r3, #0
    5406:	d1fb      	bne.n	5400 <nrf_cc310_bl_hash_update_internal+0x74>
    5408:	f8db a000 	ldr.w	sl, [fp]
    540c:	f1ba 0f00 	cmp.w	sl, #0
    5410:	d1fa      	bne.n	5408 <nrf_cc310_bl_hash_update_internal+0x7c>
    5412:	f8d8 300c 	ldr.w	r3, [r8, #12]
    5416:	4620      	mov	r0, r4
    5418:	4798      	blx	r3
    541a:	683b      	ldr	r3, [r7, #0]
    541c:	6263      	str	r3, [r4, #36]	; 0x24
    541e:	6833      	ldr	r3, [r6, #0]
    5420:	62a3      	str	r3, [r4, #40]	; 0x28
    5422:	4b14      	ldr	r3, [pc, #80]	; (5474 <nrf_cc310_bl_hash_update_internal+0xe8>)
    5424:	f8c3 a000 	str.w	sl, [r3]
    5428:	f8c3 a144 	str.w	sl, [r3, #324]	; 0x144
    542c:	f8d9 3000 	ldr.w	r3, [r9]
    5430:	2b00      	cmp	r3, #0
    5432:	d1fb      	bne.n	542c <nrf_cc310_bl_hash_update_internal+0xa0>
    5434:	602b      	str	r3, [r5, #0]
    5436:	b003      	add	sp, #12
    5438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    543c:	6a23      	ldr	r3, [r4, #32]
    543e:	2b01      	cmp	r3, #1
    5440:	bf04      	itt	eq
    5442:	4a0c      	ldreq	r2, [pc, #48]	; (5474 <nrf_cc310_bl_hash_update_internal+0xe8>)
    5444:	6013      	streq	r3, [r2, #0]
    5446:	4b0c      	ldr	r3, [pc, #48]	; (5478 <nrf_cc310_bl_hash_update_internal+0xec>)
    5448:	2040      	movs	r0, #64	; 0x40
    544a:	6019      	str	r1, [r3, #0]
    544c:	f8c3 a004 	str.w	sl, [r3, #4]
    5450:	f000 fc50 	bl	5cf4 <SaSi_HalWaitInterrupt>
    5454:	e7d4      	b.n	5400 <nrf_cc310_bl_hash_update_internal+0x74>
    5456:	bf00      	nop
    5458:	5002b910 	.word	0x5002b910
    545c:	5002bc20 	.word	0x5002bc20
    5460:	5002b818 	.word	0x5002b818
    5464:	5002b900 	.word	0x5002b900
    5468:	5002b7cc 	.word	0x5002b7cc
    546c:	5002b7d0 	.word	0x5002b7d0
    5470:	5002b7c8 	.word	0x5002b7c8
    5474:	5002b684 	.word	0x5002b684
    5478:	5002bc28 	.word	0x5002bc28

0000547c <PkaDoubleMdf2Mdf>:
    547c:	b510      	push	{r4, lr}
    547e:	4b54      	ldr	r3, [pc, #336]	; (55d0 <PkaDoubleMdf2Mdf+0x154>)
    5480:	b098      	sub	sp, #96	; 0x60
    5482:	4619      	mov	r1, r3
    5484:	681a      	ldr	r2, [r3, #0]
    5486:	9201      	str	r2, [sp, #4]
    5488:	9a01      	ldr	r2, [sp, #4]
    548a:	07d2      	lsls	r2, r2, #31
    548c:	d5fa      	bpl.n	5484 <PkaDoubleMdf2Mdf+0x8>
    548e:	4b51      	ldr	r3, [pc, #324]	; (55d4 <PkaDoubleMdf2Mdf+0x158>)
    5490:	4a51      	ldr	r2, [pc, #324]	; (55d8 <PkaDoubleMdf2Mdf+0x15c>)
    5492:	601a      	str	r2, [r3, #0]
    5494:	680a      	ldr	r2, [r1, #0]
    5496:	9202      	str	r2, [sp, #8]
    5498:	9a02      	ldr	r2, [sp, #8]
    549a:	07d4      	lsls	r4, r2, #31
    549c:	d5fa      	bpl.n	5494 <PkaDoubleMdf2Mdf+0x18>
    549e:	4a4f      	ldr	r2, [pc, #316]	; (55dc <PkaDoubleMdf2Mdf+0x160>)
    54a0:	601a      	str	r2, [r3, #0]
    54a2:	680a      	ldr	r2, [r1, #0]
    54a4:	9203      	str	r2, [sp, #12]
    54a6:	9a03      	ldr	r2, [sp, #12]
    54a8:	07d0      	lsls	r0, r2, #31
    54aa:	d5fa      	bpl.n	54a2 <PkaDoubleMdf2Mdf+0x26>
    54ac:	484c      	ldr	r0, [pc, #304]	; (55e0 <PkaDoubleMdf2Mdf+0x164>)
    54ae:	6018      	str	r0, [r3, #0]
    54b0:	680a      	ldr	r2, [r1, #0]
    54b2:	9204      	str	r2, [sp, #16]
    54b4:	9a04      	ldr	r2, [sp, #16]
    54b6:	07d2      	lsls	r2, r2, #31
    54b8:	d5fa      	bpl.n	54b0 <PkaDoubleMdf2Mdf+0x34>
    54ba:	4a4a      	ldr	r2, [pc, #296]	; (55e4 <PkaDoubleMdf2Mdf+0x168>)
    54bc:	601a      	str	r2, [r3, #0]
    54be:	680a      	ldr	r2, [r1, #0]
    54c0:	9205      	str	r2, [sp, #20]
    54c2:	9a05      	ldr	r2, [sp, #20]
    54c4:	07d4      	lsls	r4, r2, #31
    54c6:	d5fa      	bpl.n	54be <PkaDoubleMdf2Mdf+0x42>
    54c8:	4a47      	ldr	r2, [pc, #284]	; (55e8 <PkaDoubleMdf2Mdf+0x16c>)
    54ca:	601a      	str	r2, [r3, #0]
    54cc:	680a      	ldr	r2, [r1, #0]
    54ce:	9206      	str	r2, [sp, #24]
    54d0:	9a06      	ldr	r2, [sp, #24]
    54d2:	07d2      	lsls	r2, r2, #31
    54d4:	d5fa      	bpl.n	54cc <PkaDoubleMdf2Mdf+0x50>
    54d6:	4a45      	ldr	r2, [pc, #276]	; (55ec <PkaDoubleMdf2Mdf+0x170>)
    54d8:	601a      	str	r2, [r3, #0]
    54da:	680a      	ldr	r2, [r1, #0]
    54dc:	9207      	str	r2, [sp, #28]
    54de:	9a07      	ldr	r2, [sp, #28]
    54e0:	07d4      	lsls	r4, r2, #31
    54e2:	d5fa      	bpl.n	54da <PkaDoubleMdf2Mdf+0x5e>
    54e4:	4a42      	ldr	r2, [pc, #264]	; (55f0 <PkaDoubleMdf2Mdf+0x174>)
    54e6:	601a      	str	r2, [r3, #0]
    54e8:	680a      	ldr	r2, [r1, #0]
    54ea:	9208      	str	r2, [sp, #32]
    54ec:	9a08      	ldr	r2, [sp, #32]
    54ee:	07d2      	lsls	r2, r2, #31
    54f0:	d5fa      	bpl.n	54e8 <PkaDoubleMdf2Mdf+0x6c>
    54f2:	4a40      	ldr	r2, [pc, #256]	; (55f4 <PkaDoubleMdf2Mdf+0x178>)
    54f4:	601a      	str	r2, [r3, #0]
    54f6:	680a      	ldr	r2, [r1, #0]
    54f8:	9209      	str	r2, [sp, #36]	; 0x24
    54fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
    54fc:	07d4      	lsls	r4, r2, #31
    54fe:	d5fa      	bpl.n	54f6 <PkaDoubleMdf2Mdf+0x7a>
    5500:	4a3d      	ldr	r2, [pc, #244]	; (55f8 <PkaDoubleMdf2Mdf+0x17c>)
    5502:	601a      	str	r2, [r3, #0]
    5504:	680a      	ldr	r2, [r1, #0]
    5506:	920a      	str	r2, [sp, #40]	; 0x28
    5508:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    550a:	07d2      	lsls	r2, r2, #31
    550c:	d5fa      	bpl.n	5504 <PkaDoubleMdf2Mdf+0x88>
    550e:	4a3b      	ldr	r2, [pc, #236]	; (55fc <PkaDoubleMdf2Mdf+0x180>)
    5510:	601a      	str	r2, [r3, #0]
    5512:	680a      	ldr	r2, [r1, #0]
    5514:	920b      	str	r2, [sp, #44]	; 0x2c
    5516:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5518:	07d4      	lsls	r4, r2, #31
    551a:	d5fa      	bpl.n	5512 <PkaDoubleMdf2Mdf+0x96>
    551c:	4a38      	ldr	r2, [pc, #224]	; (5600 <PkaDoubleMdf2Mdf+0x184>)
    551e:	601a      	str	r2, [r3, #0]
    5520:	680a      	ldr	r2, [r1, #0]
    5522:	920c      	str	r2, [sp, #48]	; 0x30
    5524:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5526:	07d2      	lsls	r2, r2, #31
    5528:	d5fa      	bpl.n	5520 <PkaDoubleMdf2Mdf+0xa4>
    552a:	4a36      	ldr	r2, [pc, #216]	; (5604 <PkaDoubleMdf2Mdf+0x188>)
    552c:	601a      	str	r2, [r3, #0]
    552e:	680a      	ldr	r2, [r1, #0]
    5530:	920d      	str	r2, [sp, #52]	; 0x34
    5532:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5534:	07d4      	lsls	r4, r2, #31
    5536:	d5fa      	bpl.n	552e <PkaDoubleMdf2Mdf+0xb2>
    5538:	4a33      	ldr	r2, [pc, #204]	; (5608 <PkaDoubleMdf2Mdf+0x18c>)
    553a:	601a      	str	r2, [r3, #0]
    553c:	680a      	ldr	r2, [r1, #0]
    553e:	920e      	str	r2, [sp, #56]	; 0x38
    5540:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5542:	07d2      	lsls	r2, r2, #31
    5544:	d5fa      	bpl.n	553c <PkaDoubleMdf2Mdf+0xc0>
    5546:	4a31      	ldr	r2, [pc, #196]	; (560c <PkaDoubleMdf2Mdf+0x190>)
    5548:	601a      	str	r2, [r3, #0]
    554a:	680a      	ldr	r2, [r1, #0]
    554c:	920f      	str	r2, [sp, #60]	; 0x3c
    554e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5550:	07d4      	lsls	r4, r2, #31
    5552:	d5fa      	bpl.n	554a <PkaDoubleMdf2Mdf+0xce>
    5554:	4a2e      	ldr	r2, [pc, #184]	; (5610 <PkaDoubleMdf2Mdf+0x194>)
    5556:	601a      	str	r2, [r3, #0]
    5558:	680a      	ldr	r2, [r1, #0]
    555a:	9210      	str	r2, [sp, #64]	; 0x40
    555c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    555e:	07d2      	lsls	r2, r2, #31
    5560:	d5fa      	bpl.n	5558 <PkaDoubleMdf2Mdf+0xdc>
    5562:	4a2c      	ldr	r2, [pc, #176]	; (5614 <PkaDoubleMdf2Mdf+0x198>)
    5564:	601a      	str	r2, [r3, #0]
    5566:	4b1a      	ldr	r3, [pc, #104]	; (55d0 <PkaDoubleMdf2Mdf+0x154>)
    5568:	4619      	mov	r1, r3
    556a:	681c      	ldr	r4, [r3, #0]
    556c:	9411      	str	r4, [sp, #68]	; 0x44
    556e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5570:	07e4      	lsls	r4, r4, #31
    5572:	d5fa      	bpl.n	556a <PkaDoubleMdf2Mdf+0xee>
    5574:	4b17      	ldr	r3, [pc, #92]	; (55d4 <PkaDoubleMdf2Mdf+0x158>)
    5576:	6018      	str	r0, [r3, #0]
    5578:	6808      	ldr	r0, [r1, #0]
    557a:	9012      	str	r0, [sp, #72]	; 0x48
    557c:	9812      	ldr	r0, [sp, #72]	; 0x48
    557e:	07c4      	lsls	r4, r0, #31
    5580:	d5fa      	bpl.n	5578 <PkaDoubleMdf2Mdf+0xfc>
    5582:	601a      	str	r2, [r3, #0]
    5584:	680a      	ldr	r2, [r1, #0]
    5586:	9213      	str	r2, [sp, #76]	; 0x4c
    5588:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    558a:	07d0      	lsls	r0, r2, #31
    558c:	d5fa      	bpl.n	5584 <PkaDoubleMdf2Mdf+0x108>
    558e:	4a12      	ldr	r2, [pc, #72]	; (55d8 <PkaDoubleMdf2Mdf+0x15c>)
    5590:	601a      	str	r2, [r3, #0]
    5592:	680a      	ldr	r2, [r1, #0]
    5594:	9214      	str	r2, [sp, #80]	; 0x50
    5596:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5598:	07d2      	lsls	r2, r2, #31
    559a:	d5fa      	bpl.n	5592 <PkaDoubleMdf2Mdf+0x116>
    559c:	4a1e      	ldr	r2, [pc, #120]	; (5618 <PkaDoubleMdf2Mdf+0x19c>)
    559e:	601a      	str	r2, [r3, #0]
    55a0:	680a      	ldr	r2, [r1, #0]
    55a2:	9215      	str	r2, [sp, #84]	; 0x54
    55a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
    55a6:	07d4      	lsls	r4, r2, #31
    55a8:	d5fa      	bpl.n	55a0 <PkaDoubleMdf2Mdf+0x124>
    55aa:	4a1c      	ldr	r2, [pc, #112]	; (561c <PkaDoubleMdf2Mdf+0x1a0>)
    55ac:	601a      	str	r2, [r3, #0]
    55ae:	680a      	ldr	r2, [r1, #0]
    55b0:	9216      	str	r2, [sp, #88]	; 0x58
    55b2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    55b4:	07d0      	lsls	r0, r2, #31
    55b6:	d5fa      	bpl.n	55ae <PkaDoubleMdf2Mdf+0x132>
    55b8:	4a19      	ldr	r2, [pc, #100]	; (5620 <PkaDoubleMdf2Mdf+0x1a4>)
    55ba:	601a      	str	r2, [r3, #0]
    55bc:	680a      	ldr	r2, [r1, #0]
    55be:	9217      	str	r2, [sp, #92]	; 0x5c
    55c0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    55c2:	07d2      	lsls	r2, r2, #31
    55c4:	d5fa      	bpl.n	55bc <PkaDoubleMdf2Mdf+0x140>
    55c6:	4a17      	ldr	r2, [pc, #92]	; (5624 <PkaDoubleMdf2Mdf+0x1a8>)
    55c8:	601a      	str	r2, [r3, #0]
    55ca:	b018      	add	sp, #96	; 0x60
    55cc:	bd10      	pop	{r4, pc}
    55ce:	bf00      	nop
    55d0:	5002b0b0 	.word	0x5002b0b0
    55d4:	5002b080 	.word	0x5002b080
    55d8:	21659300 	.word	0x21659300
    55dc:	90310400 	.word	0x90310400
    55e0:	90659640 	.word	0x90659640
    55e4:	21618300 	.word	0x21618300
    55e8:	2130c300 	.word	0x2130c300
    55ec:	9064c300 	.word	0x9064c300
    55f0:	90618100 	.word	0x90618100
    55f4:	21104600 	.word	0x21104600
    55f8:	21118100 	.word	0x21118100
    55fc:	21444100 	.word	0x21444100
    5600:	2920c300 	.word	0x2920c300
    5604:	c810460c 	.word	0xc810460c
    5608:	21318600 	.word	0x21318600
    560c:	2160c300 	.word	0x2160c300
    5610:	2928c140 	.word	0x2928c140
    5614:	21659640 	.word	0x21659640
    5618:	90311300 	.word	0x90311300
    561c:	29259640 	.word	0x29259640
    5620:	c8144659 	.word	0xc8144659
    5624:	49320440 	.word	0x49320440

00005628 <PkaDoubleMdf2Jcb>:
    5628:	b510      	push	{r4, lr}
    562a:	4b49      	ldr	r3, [pc, #292]	; (5750 <PkaDoubleMdf2Jcb+0x128>)
    562c:	b094      	sub	sp, #80	; 0x50
    562e:	4619      	mov	r1, r3
    5630:	681a      	ldr	r2, [r3, #0]
    5632:	9200      	str	r2, [sp, #0]
    5634:	9a00      	ldr	r2, [sp, #0]
    5636:	07d2      	lsls	r2, r2, #31
    5638:	d5fa      	bpl.n	5630 <PkaDoubleMdf2Jcb+0x8>
    563a:	4b46      	ldr	r3, [pc, #280]	; (5754 <PkaDoubleMdf2Jcb+0x12c>)
    563c:	4a46      	ldr	r2, [pc, #280]	; (5758 <PkaDoubleMdf2Jcb+0x130>)
    563e:	601a      	str	r2, [r3, #0]
    5640:	680a      	ldr	r2, [r1, #0]
    5642:	9201      	str	r2, [sp, #4]
    5644:	9a01      	ldr	r2, [sp, #4]
    5646:	07d4      	lsls	r4, r2, #31
    5648:	d5fa      	bpl.n	5640 <PkaDoubleMdf2Jcb+0x18>
    564a:	4a44      	ldr	r2, [pc, #272]	; (575c <PkaDoubleMdf2Jcb+0x134>)
    564c:	601a      	str	r2, [r3, #0]
    564e:	680a      	ldr	r2, [r1, #0]
    5650:	9202      	str	r2, [sp, #8]
    5652:	9a02      	ldr	r2, [sp, #8]
    5654:	07d0      	lsls	r0, r2, #31
    5656:	d5fa      	bpl.n	564e <PkaDoubleMdf2Jcb+0x26>
    5658:	4841      	ldr	r0, [pc, #260]	; (5760 <PkaDoubleMdf2Jcb+0x138>)
    565a:	6018      	str	r0, [r3, #0]
    565c:	680a      	ldr	r2, [r1, #0]
    565e:	9203      	str	r2, [sp, #12]
    5660:	9a03      	ldr	r2, [sp, #12]
    5662:	07d2      	lsls	r2, r2, #31
    5664:	d5fa      	bpl.n	565c <PkaDoubleMdf2Jcb+0x34>
    5666:	4a3f      	ldr	r2, [pc, #252]	; (5764 <PkaDoubleMdf2Jcb+0x13c>)
    5668:	601a      	str	r2, [r3, #0]
    566a:	680a      	ldr	r2, [r1, #0]
    566c:	9204      	str	r2, [sp, #16]
    566e:	9a04      	ldr	r2, [sp, #16]
    5670:	07d4      	lsls	r4, r2, #31
    5672:	d5fa      	bpl.n	566a <PkaDoubleMdf2Jcb+0x42>
    5674:	4a3c      	ldr	r2, [pc, #240]	; (5768 <PkaDoubleMdf2Jcb+0x140>)
    5676:	601a      	str	r2, [r3, #0]
    5678:	680a      	ldr	r2, [r1, #0]
    567a:	9205      	str	r2, [sp, #20]
    567c:	9a05      	ldr	r2, [sp, #20]
    567e:	07d2      	lsls	r2, r2, #31
    5680:	d5fa      	bpl.n	5678 <PkaDoubleMdf2Jcb+0x50>
    5682:	4a3a      	ldr	r2, [pc, #232]	; (576c <PkaDoubleMdf2Jcb+0x144>)
    5684:	601a      	str	r2, [r3, #0]
    5686:	680a      	ldr	r2, [r1, #0]
    5688:	9206      	str	r2, [sp, #24]
    568a:	9a06      	ldr	r2, [sp, #24]
    568c:	07d4      	lsls	r4, r2, #31
    568e:	d5fa      	bpl.n	5686 <PkaDoubleMdf2Jcb+0x5e>
    5690:	4a37      	ldr	r2, [pc, #220]	; (5770 <PkaDoubleMdf2Jcb+0x148>)
    5692:	601a      	str	r2, [r3, #0]
    5694:	680a      	ldr	r2, [r1, #0]
    5696:	9207      	str	r2, [sp, #28]
    5698:	9a07      	ldr	r2, [sp, #28]
    569a:	07d2      	lsls	r2, r2, #31
    569c:	d5fa      	bpl.n	5694 <PkaDoubleMdf2Jcb+0x6c>
    569e:	4a35      	ldr	r2, [pc, #212]	; (5774 <PkaDoubleMdf2Jcb+0x14c>)
    56a0:	601a      	str	r2, [r3, #0]
    56a2:	680a      	ldr	r2, [r1, #0]
    56a4:	9208      	str	r2, [sp, #32]
    56a6:	9a08      	ldr	r2, [sp, #32]
    56a8:	07d4      	lsls	r4, r2, #31
    56aa:	d5fa      	bpl.n	56a2 <PkaDoubleMdf2Jcb+0x7a>
    56ac:	4a32      	ldr	r2, [pc, #200]	; (5778 <PkaDoubleMdf2Jcb+0x150>)
    56ae:	601a      	str	r2, [r3, #0]
    56b0:	680a      	ldr	r2, [r1, #0]
    56b2:	9209      	str	r2, [sp, #36]	; 0x24
    56b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    56b6:	07d2      	lsls	r2, r2, #31
    56b8:	d5fa      	bpl.n	56b0 <PkaDoubleMdf2Jcb+0x88>
    56ba:	4a30      	ldr	r2, [pc, #192]	; (577c <PkaDoubleMdf2Jcb+0x154>)
    56bc:	601a      	str	r2, [r3, #0]
    56be:	680a      	ldr	r2, [r1, #0]
    56c0:	920a      	str	r2, [sp, #40]	; 0x28
    56c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    56c4:	07d4      	lsls	r4, r2, #31
    56c6:	d5fa      	bpl.n	56be <PkaDoubleMdf2Jcb+0x96>
    56c8:	4a2d      	ldr	r2, [pc, #180]	; (5780 <PkaDoubleMdf2Jcb+0x158>)
    56ca:	601a      	str	r2, [r3, #0]
    56cc:	680a      	ldr	r2, [r1, #0]
    56ce:	920b      	str	r2, [sp, #44]	; 0x2c
    56d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    56d2:	07d2      	lsls	r2, r2, #31
    56d4:	d5fa      	bpl.n	56cc <PkaDoubleMdf2Jcb+0xa4>
    56d6:	4a2b      	ldr	r2, [pc, #172]	; (5784 <PkaDoubleMdf2Jcb+0x15c>)
    56d8:	601a      	str	r2, [r3, #0]
    56da:	680a      	ldr	r2, [r1, #0]
    56dc:	920c      	str	r2, [sp, #48]	; 0x30
    56de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    56e0:	07d4      	lsls	r4, r2, #31
    56e2:	d5fa      	bpl.n	56da <PkaDoubleMdf2Jcb+0xb2>
    56e4:	4a28      	ldr	r2, [pc, #160]	; (5788 <PkaDoubleMdf2Jcb+0x160>)
    56e6:	601a      	str	r2, [r3, #0]
    56e8:	680a      	ldr	r2, [r1, #0]
    56ea:	920d      	str	r2, [sp, #52]	; 0x34
    56ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    56ee:	07d2      	lsls	r2, r2, #31
    56f0:	d5fa      	bpl.n	56e8 <PkaDoubleMdf2Jcb+0xc0>
    56f2:	4a26      	ldr	r2, [pc, #152]	; (578c <PkaDoubleMdf2Jcb+0x164>)
    56f4:	601a      	str	r2, [r3, #0]
    56f6:	680a      	ldr	r2, [r1, #0]
    56f8:	920e      	str	r2, [sp, #56]	; 0x38
    56fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    56fc:	07d4      	lsls	r4, r2, #31
    56fe:	d5fa      	bpl.n	56f6 <PkaDoubleMdf2Jcb+0xce>
    5700:	4a23      	ldr	r2, [pc, #140]	; (5790 <PkaDoubleMdf2Jcb+0x168>)
    5702:	601a      	str	r2, [r3, #0]
    5704:	680a      	ldr	r2, [r1, #0]
    5706:	920f      	str	r2, [sp, #60]	; 0x3c
    5708:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    570a:	07d2      	lsls	r2, r2, #31
    570c:	d5fa      	bpl.n	5704 <PkaDoubleMdf2Jcb+0xdc>
    570e:	4a21      	ldr	r2, [pc, #132]	; (5794 <PkaDoubleMdf2Jcb+0x16c>)
    5710:	601a      	str	r2, [r3, #0]
    5712:	4b0f      	ldr	r3, [pc, #60]	; (5750 <PkaDoubleMdf2Jcb+0x128>)
    5714:	4619      	mov	r1, r3
    5716:	681c      	ldr	r4, [r3, #0]
    5718:	9410      	str	r4, [sp, #64]	; 0x40
    571a:	9c10      	ldr	r4, [sp, #64]	; 0x40
    571c:	07e4      	lsls	r4, r4, #31
    571e:	d5fa      	bpl.n	5716 <PkaDoubleMdf2Jcb+0xee>
    5720:	4b0c      	ldr	r3, [pc, #48]	; (5754 <PkaDoubleMdf2Jcb+0x12c>)
    5722:	6018      	str	r0, [r3, #0]
    5724:	6808      	ldr	r0, [r1, #0]
    5726:	9011      	str	r0, [sp, #68]	; 0x44
    5728:	9811      	ldr	r0, [sp, #68]	; 0x44
    572a:	07c4      	lsls	r4, r0, #31
    572c:	d5fa      	bpl.n	5724 <PkaDoubleMdf2Jcb+0xfc>
    572e:	601a      	str	r2, [r3, #0]
    5730:	680a      	ldr	r2, [r1, #0]
    5732:	9212      	str	r2, [sp, #72]	; 0x48
    5734:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5736:	07d0      	lsls	r0, r2, #31
    5738:	d5fa      	bpl.n	5730 <PkaDoubleMdf2Jcb+0x108>
    573a:	4a17      	ldr	r2, [pc, #92]	; (5798 <PkaDoubleMdf2Jcb+0x170>)
    573c:	601a      	str	r2, [r3, #0]
    573e:	680a      	ldr	r2, [r1, #0]
    5740:	9213      	str	r2, [sp, #76]	; 0x4c
    5742:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5744:	07d2      	lsls	r2, r2, #31
    5746:	d5fa      	bpl.n	573e <PkaDoubleMdf2Jcb+0x116>
    5748:	4a14      	ldr	r2, [pc, #80]	; (579c <PkaDoubleMdf2Jcb+0x174>)
    574a:	601a      	str	r2, [r3, #0]
    574c:	b014      	add	sp, #80	; 0x50
    574e:	bd10      	pop	{r4, pc}
    5750:	5002b0b0 	.word	0x5002b0b0
    5754:	5002b080 	.word	0x5002b080
    5758:	21659080 	.word	0x21659080
    575c:	90090400 	.word	0x90090400
    5760:	90659640 	.word	0x90659640
    5764:	21618080 	.word	0x21618080
    5768:	21082080 	.word	0x21082080
    576c:	90642080 	.word	0x90642080
    5770:	90618100 	.word	0x90618100
    5774:	21104600 	.word	0x21104600
    5778:	21118100 	.word	0x21118100
    577c:	21444100 	.word	0x21444100
    5780:	29202080 	.word	0x29202080
    5784:	c8104602 	.word	0xc8104602
    5788:	21098600 	.word	0x21098600
    578c:	21602080 	.word	0x21602080
    5790:	29282140 	.word	0x29282140
    5794:	21659640 	.word	0x21659640
    5798:	29259640 	.word	0x29259640
    579c:	c8144659 	.word	0xc8144659

000057a0 <PkaAddJcbAfn2Mdf>:
    57a0:	b510      	push	{r4, lr}
    57a2:	4b50      	ldr	r3, [pc, #320]	; (58e4 <PkaAddJcbAfn2Mdf+0x144>)
    57a4:	b096      	sub	sp, #88	; 0x58
    57a6:	461c      	mov	r4, r3
    57a8:	681a      	ldr	r2, [r3, #0]
    57aa:	9201      	str	r2, [sp, #4]
    57ac:	9a01      	ldr	r2, [sp, #4]
    57ae:	07d2      	lsls	r2, r2, #31
    57b0:	d5fa      	bpl.n	57a8 <PkaAddJcbAfn2Mdf+0x8>
    57b2:	4b4d      	ldr	r3, [pc, #308]	; (58e8 <PkaAddJcbAfn2Mdf+0x148>)
    57b4:	4a4d      	ldr	r2, [pc, #308]	; (58ec <PkaAddJcbAfn2Mdf+0x14c>)
    57b6:	601a      	str	r2, [r3, #0]
    57b8:	6822      	ldr	r2, [r4, #0]
    57ba:	9202      	str	r2, [sp, #8]
    57bc:	9a02      	ldr	r2, [sp, #8]
    57be:	07d2      	lsls	r2, r2, #31
    57c0:	d5fa      	bpl.n	57b8 <PkaAddJcbAfn2Mdf+0x18>
    57c2:	4a4b      	ldr	r2, [pc, #300]	; (58f0 <PkaAddJcbAfn2Mdf+0x150>)
    57c4:	601a      	str	r2, [r3, #0]
    57c6:	4a4b      	ldr	r2, [pc, #300]	; (58f4 <PkaAddJcbAfn2Mdf+0x154>)
    57c8:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
    57cc:	6822      	ldr	r2, [r4, #0]
    57ce:	9203      	str	r2, [sp, #12]
    57d0:	9a03      	ldr	r2, [sp, #12]
    57d2:	07d2      	lsls	r2, r2, #31
    57d4:	d5fa      	bpl.n	57cc <PkaAddJcbAfn2Mdf+0x2c>
    57d6:	6018      	str	r0, [r3, #0]
    57d8:	6822      	ldr	r2, [r4, #0]
    57da:	9204      	str	r2, [sp, #16]
    57dc:	9a04      	ldr	r2, [sp, #16]
    57de:	07d0      	lsls	r0, r2, #31
    57e0:	d5fa      	bpl.n	57d8 <PkaAddJcbAfn2Mdf+0x38>
    57e2:	4a45      	ldr	r2, [pc, #276]	; (58f8 <PkaAddJcbAfn2Mdf+0x158>)
    57e4:	601a      	str	r2, [r3, #0]
    57e6:	f5a2 0280 	sub.w	r2, r2, #4194304	; 0x400000
    57ea:	ea42 4181 	orr.w	r1, r2, r1, lsl #18
    57ee:	6822      	ldr	r2, [r4, #0]
    57f0:	9205      	str	r2, [sp, #20]
    57f2:	9a05      	ldr	r2, [sp, #20]
    57f4:	07d2      	lsls	r2, r2, #31
    57f6:	d5fa      	bpl.n	57ee <PkaAddJcbAfn2Mdf+0x4e>
    57f8:	6019      	str	r1, [r3, #0]
    57fa:	6822      	ldr	r2, [r4, #0]
    57fc:	9206      	str	r2, [sp, #24]
    57fe:	9a06      	ldr	r2, [sp, #24]
    5800:	07d0      	lsls	r0, r2, #31
    5802:	d5fa      	bpl.n	57fa <PkaAddJcbAfn2Mdf+0x5a>
    5804:	4a3d      	ldr	r2, [pc, #244]	; (58fc <PkaAddJcbAfn2Mdf+0x15c>)
    5806:	601a      	str	r2, [r3, #0]
    5808:	6822      	ldr	r2, [r4, #0]
    580a:	9207      	str	r2, [sp, #28]
    580c:	9a07      	ldr	r2, [sp, #28]
    580e:	07d1      	lsls	r1, r2, #31
    5810:	d5fa      	bpl.n	5808 <PkaAddJcbAfn2Mdf+0x68>
    5812:	4a3b      	ldr	r2, [pc, #236]	; (5900 <PkaAddJcbAfn2Mdf+0x160>)
    5814:	601a      	str	r2, [r3, #0]
    5816:	6822      	ldr	r2, [r4, #0]
    5818:	9208      	str	r2, [sp, #32]
    581a:	9a08      	ldr	r2, [sp, #32]
    581c:	07d2      	lsls	r2, r2, #31
    581e:	d5fa      	bpl.n	5816 <PkaAddJcbAfn2Mdf+0x76>
    5820:	4a38      	ldr	r2, [pc, #224]	; (5904 <PkaAddJcbAfn2Mdf+0x164>)
    5822:	601a      	str	r2, [r3, #0]
    5824:	6822      	ldr	r2, [r4, #0]
    5826:	9209      	str	r2, [sp, #36]	; 0x24
    5828:	9a09      	ldr	r2, [sp, #36]	; 0x24
    582a:	07d0      	lsls	r0, r2, #31
    582c:	d5fa      	bpl.n	5824 <PkaAddJcbAfn2Mdf+0x84>
    582e:	4a36      	ldr	r2, [pc, #216]	; (5908 <PkaAddJcbAfn2Mdf+0x168>)
    5830:	601a      	str	r2, [r3, #0]
    5832:	6822      	ldr	r2, [r4, #0]
    5834:	920a      	str	r2, [sp, #40]	; 0x28
    5836:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5838:	07d1      	lsls	r1, r2, #31
    583a:	d5fa      	bpl.n	5832 <PkaAddJcbAfn2Mdf+0x92>
    583c:	4a33      	ldr	r2, [pc, #204]	; (590c <PkaAddJcbAfn2Mdf+0x16c>)
    583e:	601a      	str	r2, [r3, #0]
    5840:	6822      	ldr	r2, [r4, #0]
    5842:	920b      	str	r2, [sp, #44]	; 0x2c
    5844:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5846:	07d2      	lsls	r2, r2, #31
    5848:	d5fa      	bpl.n	5840 <PkaAddJcbAfn2Mdf+0xa0>
    584a:	4a31      	ldr	r2, [pc, #196]	; (5910 <PkaAddJcbAfn2Mdf+0x170>)
    584c:	601a      	str	r2, [r3, #0]
    584e:	6822      	ldr	r2, [r4, #0]
    5850:	920c      	str	r2, [sp, #48]	; 0x30
    5852:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5854:	07d0      	lsls	r0, r2, #31
    5856:	d5fa      	bpl.n	584e <PkaAddJcbAfn2Mdf+0xae>
    5858:	4a2e      	ldr	r2, [pc, #184]	; (5914 <PkaAddJcbAfn2Mdf+0x174>)
    585a:	601a      	str	r2, [r3, #0]
    585c:	6822      	ldr	r2, [r4, #0]
    585e:	920d      	str	r2, [sp, #52]	; 0x34
    5860:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5862:	07d1      	lsls	r1, r2, #31
    5864:	d5fa      	bpl.n	585c <PkaAddJcbAfn2Mdf+0xbc>
    5866:	4a2c      	ldr	r2, [pc, #176]	; (5918 <PkaAddJcbAfn2Mdf+0x178>)
    5868:	601a      	str	r2, [r3, #0]
    586a:	6822      	ldr	r2, [r4, #0]
    586c:	920e      	str	r2, [sp, #56]	; 0x38
    586e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5870:	07d2      	lsls	r2, r2, #31
    5872:	d5fa      	bpl.n	586a <PkaAddJcbAfn2Mdf+0xca>
    5874:	4a29      	ldr	r2, [pc, #164]	; (591c <PkaAddJcbAfn2Mdf+0x17c>)
    5876:	601a      	str	r2, [r3, #0]
    5878:	6822      	ldr	r2, [r4, #0]
    587a:	920f      	str	r2, [sp, #60]	; 0x3c
    587c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    587e:	07d0      	lsls	r0, r2, #31
    5880:	d5fa      	bpl.n	5878 <PkaAddJcbAfn2Mdf+0xd8>
    5882:	4a27      	ldr	r2, [pc, #156]	; (5920 <PkaAddJcbAfn2Mdf+0x180>)
    5884:	601a      	str	r2, [r3, #0]
    5886:	6821      	ldr	r1, [r4, #0]
    5888:	9110      	str	r1, [sp, #64]	; 0x40
    588a:	9910      	ldr	r1, [sp, #64]	; 0x40
    588c:	07c9      	lsls	r1, r1, #31
    588e:	d5fa      	bpl.n	5886 <PkaAddJcbAfn2Mdf+0xe6>
    5890:	601a      	str	r2, [r3, #0]
    5892:	4b14      	ldr	r3, [pc, #80]	; (58e4 <PkaAddJcbAfn2Mdf+0x144>)
    5894:	461a      	mov	r2, r3
    5896:	6819      	ldr	r1, [r3, #0]
    5898:	9111      	str	r1, [sp, #68]	; 0x44
    589a:	9911      	ldr	r1, [sp, #68]	; 0x44
    589c:	07c8      	lsls	r0, r1, #31
    589e:	d5fa      	bpl.n	5896 <PkaAddJcbAfn2Mdf+0xf6>
    58a0:	4b11      	ldr	r3, [pc, #68]	; (58e8 <PkaAddJcbAfn2Mdf+0x148>)
    58a2:	4920      	ldr	r1, [pc, #128]	; (5924 <PkaAddJcbAfn2Mdf+0x184>)
    58a4:	6019      	str	r1, [r3, #0]
    58a6:	6811      	ldr	r1, [r2, #0]
    58a8:	9112      	str	r1, [sp, #72]	; 0x48
    58aa:	9912      	ldr	r1, [sp, #72]	; 0x48
    58ac:	07c9      	lsls	r1, r1, #31
    58ae:	d5fa      	bpl.n	58a6 <PkaAddJcbAfn2Mdf+0x106>
    58b0:	491d      	ldr	r1, [pc, #116]	; (5928 <PkaAddJcbAfn2Mdf+0x188>)
    58b2:	6019      	str	r1, [r3, #0]
    58b4:	6811      	ldr	r1, [r2, #0]
    58b6:	9113      	str	r1, [sp, #76]	; 0x4c
    58b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
    58ba:	07cc      	lsls	r4, r1, #31
    58bc:	d5fa      	bpl.n	58b4 <PkaAddJcbAfn2Mdf+0x114>
    58be:	490b      	ldr	r1, [pc, #44]	; (58ec <PkaAddJcbAfn2Mdf+0x14c>)
    58c0:	6019      	str	r1, [r3, #0]
    58c2:	6811      	ldr	r1, [r2, #0]
    58c4:	9114      	str	r1, [sp, #80]	; 0x50
    58c6:	9914      	ldr	r1, [sp, #80]	; 0x50
    58c8:	07c8      	lsls	r0, r1, #31
    58ca:	d5fa      	bpl.n	58c2 <PkaAddJcbAfn2Mdf+0x122>
    58cc:	4917      	ldr	r1, [pc, #92]	; (592c <PkaAddJcbAfn2Mdf+0x18c>)
    58ce:	6019      	str	r1, [r3, #0]
    58d0:	6811      	ldr	r1, [r2, #0]
    58d2:	9115      	str	r1, [sp, #84]	; 0x54
    58d4:	9915      	ldr	r1, [sp, #84]	; 0x54
    58d6:	07c9      	lsls	r1, r1, #31
    58d8:	d5fa      	bpl.n	58d0 <PkaAddJcbAfn2Mdf+0x130>
    58da:	4a15      	ldr	r2, [pc, #84]	; (5930 <PkaAddJcbAfn2Mdf+0x190>)
    58dc:	601a      	str	r2, [r3, #0]
    58de:	b016      	add	sp, #88	; 0x58
    58e0:	bd10      	pop	{r4, pc}
    58e2:	bf00      	nop
    58e4:	5002b0b0 	.word	0x5002b0b0
    58e8:	5002b080 	.word	0x5002b080
    58ec:	90410440 	.word	0x90410440
    58f0:	29298600 	.word	0x29298600
    58f4:	c80110d8 	.word	0xc80110d8
    58f8:	90411440 	.word	0x90411440
    58fc:	29211440 	.word	0x29211440
    5900:	21651440 	.word	0x21651440
    5904:	90403400 	.word	0x90403400
    5908:	900c3100 	.word	0x900c3100
    590c:	900c40c0 	.word	0x900c40c0
    5910:	292030c0 	.word	0x292030c0
    5914:	900d9640 	.word	0x900d9640
    5918:	90604100 	.word	0x90604100
    591c:	c8451603 	.word	0xc8451603
    5920:	21118600 	.word	0x21118600
    5924:	21604100 	.word	0x21604100
    5928:	c8444659 	.word	0xc8444659
    592c:	90451440 	.word	0x90451440
    5930:	902d1440 	.word	0x902d1440

00005934 <PkaJcb2Afn>:
    5934:	b570      	push	{r4, r5, r6, lr}
    5936:	4826      	ldr	r0, [pc, #152]	; (59d0 <PkaJcb2Afn+0x9c>)
    5938:	b088      	sub	sp, #32
    593a:	4605      	mov	r5, r0
    593c:	6804      	ldr	r4, [r0, #0]
    593e:	9400      	str	r4, [sp, #0]
    5940:	9c00      	ldr	r4, [sp, #0]
    5942:	07e6      	lsls	r6, r4, #31
    5944:	d5fa      	bpl.n	593c <PkaJcb2Afn+0x8>
    5946:	4823      	ldr	r0, [pc, #140]	; (59d4 <PkaJcb2Afn+0xa0>)
    5948:	4c23      	ldr	r4, [pc, #140]	; (59d8 <PkaJcb2Afn+0xa4>)
    594a:	6004      	str	r4, [r0, #0]
    594c:	4c23      	ldr	r4, [pc, #140]	; (59dc <PkaJcb2Afn+0xa8>)
    594e:	ea44 4383 	orr.w	r3, r4, r3, lsl #18
    5952:	682c      	ldr	r4, [r5, #0]
    5954:	9401      	str	r4, [sp, #4]
    5956:	9c01      	ldr	r4, [sp, #4]
    5958:	07e4      	lsls	r4, r4, #31
    595a:	d5fa      	bpl.n	5952 <PkaJcb2Afn+0x1e>
    595c:	6003      	str	r3, [r0, #0]
    595e:	0193      	lsls	r3, r2, #6
    5960:	ea43 4282 	orr.w	r2, r3, r2, lsl #18
    5964:	f042 4410 	orr.w	r4, r2, #2415919104	; 0x90000000
    5968:	f444 44c0 	orr.w	r4, r4, #24576	; 0x6000
    596c:	682b      	ldr	r3, [r5, #0]
    596e:	9302      	str	r3, [sp, #8]
    5970:	9b02      	ldr	r3, [sp, #8]
    5972:	07de      	lsls	r6, r3, #31
    5974:	d5fa      	bpl.n	596c <PkaJcb2Afn+0x38>
    5976:	6004      	str	r4, [r0, #0]
    5978:	682b      	ldr	r3, [r5, #0]
    597a:	9303      	str	r3, [sp, #12]
    597c:	9b03      	ldr	r3, [sp, #12]
    597e:	07db      	lsls	r3, r3, #31
    5980:	d5fa      	bpl.n	5978 <PkaJcb2Afn+0x44>
    5982:	4b17      	ldr	r3, [pc, #92]	; (59e0 <PkaJcb2Afn+0xac>)
    5984:	6003      	str	r3, [r0, #0]
    5986:	018b      	lsls	r3, r1, #6
    5988:	ea43 4181 	orr.w	r1, r3, r1, lsl #18
    598c:	f041 4310 	orr.w	r3, r1, #2415919104	; 0x90000000
    5990:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
    5994:	682e      	ldr	r6, [r5, #0]
    5996:	9604      	str	r6, [sp, #16]
    5998:	9e04      	ldr	r6, [sp, #16]
    599a:	07f6      	lsls	r6, r6, #31
    599c:	d5fa      	bpl.n	5994 <PkaJcb2Afn+0x60>
    599e:	6003      	str	r3, [r0, #0]
    59a0:	682b      	ldr	r3, [r5, #0]
    59a2:	9305      	str	r3, [sp, #20]
    59a4:	9b05      	ldr	r3, [sp, #20]
    59a6:	07de      	lsls	r6, r3, #31
    59a8:	d5fa      	bpl.n	59a0 <PkaJcb2Afn+0x6c>
    59aa:	6004      	str	r4, [r0, #0]
    59ac:	f041 4158 	orr.w	r1, r1, #3623878656	; 0xd8000000
    59b0:	682b      	ldr	r3, [r5, #0]
    59b2:	9306      	str	r3, [sp, #24]
    59b4:	9b06      	ldr	r3, [sp, #24]
    59b6:	07dc      	lsls	r4, r3, #31
    59b8:	d5fa      	bpl.n	59b0 <PkaJcb2Afn+0x7c>
    59ba:	6001      	str	r1, [r0, #0]
    59bc:	f042 4258 	orr.w	r2, r2, #3623878656	; 0xd8000000
    59c0:	682b      	ldr	r3, [r5, #0]
    59c2:	9307      	str	r3, [sp, #28]
    59c4:	9b07      	ldr	r3, [sp, #28]
    59c6:	07db      	lsls	r3, r3, #31
    59c8:	d5fa      	bpl.n	59c0 <PkaJcb2Afn+0x8c>
    59ca:	6002      	str	r2, [r0, #0]
    59cc:	b008      	add	sp, #32
    59ce:	bd70      	pop	{r4, r5, r6, pc}
    59d0:	5002b0b0 	.word	0x5002b0b0
    59d4:	5002b080 	.word	0x5002b080
    59d8:	290221c0 	.word	0x290221c0
    59dc:	98007180 	.word	0x98007180
    59e0:	90186180 	.word	0x90186180

000059e4 <PkaAddAff>:
    59e4:	4b35      	ldr	r3, [pc, #212]	; (5abc <PkaAddAff+0xd8>)
    59e6:	b08e      	sub	sp, #56	; 0x38
    59e8:	4619      	mov	r1, r3
    59ea:	681a      	ldr	r2, [r3, #0]
    59ec:	9200      	str	r2, [sp, #0]
    59ee:	9a00      	ldr	r2, [sp, #0]
    59f0:	07d2      	lsls	r2, r2, #31
    59f2:	d5fa      	bpl.n	59ea <PkaAddAff+0x6>
    59f4:	4b32      	ldr	r3, [pc, #200]	; (5ac0 <PkaAddAff+0xdc>)
    59f6:	4a33      	ldr	r2, [pc, #204]	; (5ac4 <PkaAddAff+0xe0>)
    59f8:	601a      	str	r2, [r3, #0]
    59fa:	680a      	ldr	r2, [r1, #0]
    59fc:	9201      	str	r2, [sp, #4]
    59fe:	9a01      	ldr	r2, [sp, #4]
    5a00:	07d0      	lsls	r0, r2, #31
    5a02:	d5fa      	bpl.n	59fa <PkaAddAff+0x16>
    5a04:	4a30      	ldr	r2, [pc, #192]	; (5ac8 <PkaAddAff+0xe4>)
    5a06:	601a      	str	r2, [r3, #0]
    5a08:	680a      	ldr	r2, [r1, #0]
    5a0a:	9202      	str	r2, [sp, #8]
    5a0c:	9a02      	ldr	r2, [sp, #8]
    5a0e:	07d2      	lsls	r2, r2, #31
    5a10:	d5fa      	bpl.n	5a08 <PkaAddAff+0x24>
    5a12:	4a2e      	ldr	r2, [pc, #184]	; (5acc <PkaAddAff+0xe8>)
    5a14:	601a      	str	r2, [r3, #0]
    5a16:	680a      	ldr	r2, [r1, #0]
    5a18:	9203      	str	r2, [sp, #12]
    5a1a:	9a03      	ldr	r2, [sp, #12]
    5a1c:	07d0      	lsls	r0, r2, #31
    5a1e:	d5fa      	bpl.n	5a16 <PkaAddAff+0x32>
    5a20:	4a2b      	ldr	r2, [pc, #172]	; (5ad0 <PkaAddAff+0xec>)
    5a22:	601a      	str	r2, [r3, #0]
    5a24:	680a      	ldr	r2, [r1, #0]
    5a26:	9204      	str	r2, [sp, #16]
    5a28:	9a04      	ldr	r2, [sp, #16]
    5a2a:	07d2      	lsls	r2, r2, #31
    5a2c:	d5fa      	bpl.n	5a24 <PkaAddAff+0x40>
    5a2e:	4a29      	ldr	r2, [pc, #164]	; (5ad4 <PkaAddAff+0xf0>)
    5a30:	601a      	str	r2, [r3, #0]
    5a32:	680a      	ldr	r2, [r1, #0]
    5a34:	9205      	str	r2, [sp, #20]
    5a36:	9a05      	ldr	r2, [sp, #20]
    5a38:	07d0      	lsls	r0, r2, #31
    5a3a:	d5fa      	bpl.n	5a32 <PkaAddAff+0x4e>
    5a3c:	4a26      	ldr	r2, [pc, #152]	; (5ad8 <PkaAddAff+0xf4>)
    5a3e:	601a      	str	r2, [r3, #0]
    5a40:	680a      	ldr	r2, [r1, #0]
    5a42:	9206      	str	r2, [sp, #24]
    5a44:	9a06      	ldr	r2, [sp, #24]
    5a46:	07d2      	lsls	r2, r2, #31
    5a48:	d5fa      	bpl.n	5a40 <PkaAddAff+0x5c>
    5a4a:	4a24      	ldr	r2, [pc, #144]	; (5adc <PkaAddAff+0xf8>)
    5a4c:	601a      	str	r2, [r3, #0]
    5a4e:	680a      	ldr	r2, [r1, #0]
    5a50:	9207      	str	r2, [sp, #28]
    5a52:	9a07      	ldr	r2, [sp, #28]
    5a54:	07d0      	lsls	r0, r2, #31
    5a56:	d5fa      	bpl.n	5a4e <PkaAddAff+0x6a>
    5a58:	4a21      	ldr	r2, [pc, #132]	; (5ae0 <PkaAddAff+0xfc>)
    5a5a:	601a      	str	r2, [r3, #0]
    5a5c:	680a      	ldr	r2, [r1, #0]
    5a5e:	9208      	str	r2, [sp, #32]
    5a60:	9a08      	ldr	r2, [sp, #32]
    5a62:	07d2      	lsls	r2, r2, #31
    5a64:	d5fa      	bpl.n	5a5c <PkaAddAff+0x78>
    5a66:	4a1f      	ldr	r2, [pc, #124]	; (5ae4 <PkaAddAff+0x100>)
    5a68:	601a      	str	r2, [r3, #0]
    5a6a:	680a      	ldr	r2, [r1, #0]
    5a6c:	9209      	str	r2, [sp, #36]	; 0x24
    5a6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5a70:	07d0      	lsls	r0, r2, #31
    5a72:	d5fa      	bpl.n	5a6a <PkaAddAff+0x86>
    5a74:	4a1c      	ldr	r2, [pc, #112]	; (5ae8 <PkaAddAff+0x104>)
    5a76:	601a      	str	r2, [r3, #0]
    5a78:	680a      	ldr	r2, [r1, #0]
    5a7a:	920a      	str	r2, [sp, #40]	; 0x28
    5a7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5a7e:	07d2      	lsls	r2, r2, #31
    5a80:	d5fa      	bpl.n	5a78 <PkaAddAff+0x94>
    5a82:	4a1a      	ldr	r2, [pc, #104]	; (5aec <PkaAddAff+0x108>)
    5a84:	601a      	str	r2, [r3, #0]
    5a86:	6808      	ldr	r0, [r1, #0]
    5a88:	900b      	str	r0, [sp, #44]	; 0x2c
    5a8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5a8c:	07c0      	lsls	r0, r0, #31
    5a8e:	d5fa      	bpl.n	5a86 <PkaAddAff+0xa2>
    5a90:	601a      	str	r2, [r3, #0]
    5a92:	680a      	ldr	r2, [r1, #0]
    5a94:	920c      	str	r2, [sp, #48]	; 0x30
    5a96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5a98:	07d0      	lsls	r0, r2, #31
    5a9a:	d5fa      	bpl.n	5a92 <PkaAddAff+0xae>
    5a9c:	4a14      	ldr	r2, [pc, #80]	; (5af0 <PkaAddAff+0x10c>)
    5a9e:	601a      	str	r2, [r3, #0]
    5aa0:	680a      	ldr	r2, [r1, #0]
    5aa2:	920d      	str	r2, [sp, #52]	; 0x34
    5aa4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5aa6:	07d2      	lsls	r2, r2, #31
    5aa8:	d5fa      	bpl.n	5aa0 <PkaAddAff+0xbc>
    5aaa:	4a12      	ldr	r2, [pc, #72]	; (5af4 <PkaAddAff+0x110>)
    5aac:	601a      	str	r2, [r3, #0]
    5aae:	210e      	movs	r1, #14
    5ab0:	230d      	movs	r3, #13
    5ab2:	220f      	movs	r2, #15
    5ab4:	2000      	movs	r0, #0
    5ab6:	b00e      	add	sp, #56	; 0x38
    5ab8:	f7ff bf3c 	b.w	5934 <PkaJcb2Afn>
    5abc:	5002b0b0 	.word	0x5002b0b0
    5ac0:	5002b080 	.word	0x5002b080
    5ac4:	29014380 	.word	0x29014380
    5ac8:	21396340 	.word	0x21396340
    5acc:	29017080 	.word	0x29017080
    5ad0:	21542080 	.word	0x21542080
    5ad4:	9034d100 	.word	0x9034d100
    5ad8:	903440c0 	.word	0x903440c0
    5adc:	292030c0 	.word	0x292030c0
    5ae0:	900d53c0 	.word	0x900d53c0
    5ae4:	90384100 	.word	0x90384100
    5ae8:	c8082383 	.word	0xc8082383
    5aec:	2110e380 	.word	0x2110e380
    5af0:	21384100 	.word	0x21384100
    5af4:	c80843cf 	.word	0xc80843cf

00005af8 <PkaSum2ScalarMullt>:
    5af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5afc:	2301      	movs	r3, #1
    5afe:	b092      	sub	sp, #72	; 0x48
    5b00:	e9cd 3303 	strd	r3, r3, [sp, #12]
    5b04:	4b62      	ldr	r3, [pc, #392]	; (5c90 <PkaSum2ScalarMullt+0x198>)
    5b06:	461d      	mov	r5, r3
    5b08:	681a      	ldr	r2, [r3, #0]
    5b0a:	9205      	str	r2, [sp, #20]
    5b0c:	9a05      	ldr	r2, [sp, #20]
    5b0e:	07d2      	lsls	r2, r2, #31
    5b10:	d5fa      	bpl.n	5b08 <PkaSum2ScalarMullt+0x10>
    5b12:	4c60      	ldr	r4, [pc, #384]	; (5c94 <PkaSum2ScalarMullt+0x19c>)
    5b14:	4b60      	ldr	r3, [pc, #384]	; (5c98 <PkaSum2ScalarMullt+0x1a0>)
    5b16:	6023      	str	r3, [r4, #0]
    5b18:	4b60      	ldr	r3, [pc, #384]	; (5c9c <PkaSum2ScalarMullt+0x1a4>)
    5b1a:	4619      	mov	r1, r3
    5b1c:	681a      	ldr	r2, [r3, #0]
    5b1e:	9206      	str	r2, [sp, #24]
    5b20:	9a06      	ldr	r2, [sp, #24]
    5b22:	07d7      	lsls	r7, r2, #31
    5b24:	d5fa      	bpl.n	5b1c <PkaSum2ScalarMullt+0x24>
    5b26:	4b5e      	ldr	r3, [pc, #376]	; (5ca0 <PkaSum2ScalarMullt+0x1a8>)
    5b28:	681a      	ldr	r2, [r3, #0]
    5b2a:	04d6      	lsls	r6, r2, #19
    5b2c:	f100 80a8 	bmi.w	5c80 <PkaSum2ScalarMullt+0x188>
    5b30:	682a      	ldr	r2, [r5, #0]
    5b32:	9207      	str	r2, [sp, #28]
    5b34:	9a07      	ldr	r2, [sp, #28]
    5b36:	07d0      	lsls	r0, r2, #31
    5b38:	d5fa      	bpl.n	5b30 <PkaSum2ScalarMullt+0x38>
    5b3a:	4a5a      	ldr	r2, [pc, #360]	; (5ca4 <PkaSum2ScalarMullt+0x1ac>)
    5b3c:	6022      	str	r2, [r4, #0]
    5b3e:	680a      	ldr	r2, [r1, #0]
    5b40:	9208      	str	r2, [sp, #32]
    5b42:	9a08      	ldr	r2, [sp, #32]
    5b44:	07d2      	lsls	r2, r2, #31
    5b46:	d5fa      	bpl.n	5b3e <PkaSum2ScalarMullt+0x46>
    5b48:	681e      	ldr	r6, [r3, #0]
    5b4a:	f3c6 3600 	ubfx	r6, r6, #12, #1
    5b4e:	2e00      	cmp	r6, #0
    5b50:	f040 8098 	bne.w	5c84 <PkaSum2ScalarMullt+0x18c>
    5b54:	2012      	movs	r0, #18
    5b56:	f7ff f8f9 	bl	4d4c <PkaGetRegEffectiveSizeInBits>
    5b5a:	4607      	mov	r7, r0
    5b5c:	2013      	movs	r0, #19
    5b5e:	f7ff f8f5 	bl	4d4c <PkaGetRegEffectiveSizeInBits>
    5b62:	4287      	cmp	r7, r0
    5b64:	bf8c      	ite	hi
    5b66:	2012      	movhi	r0, #18
    5b68:	2013      	movls	r0, #19
    5b6a:	f7ff f8ef 	bl	4d4c <PkaGetRegEffectiveSizeInBits>
    5b6e:	1e47      	subs	r7, r0, #1
    5b70:	f7ff ff38 	bl	59e4 <PkaAddAff>
    5b74:	ab03      	add	r3, sp, #12
    5b76:	aa01      	add	r2, sp, #4
    5b78:	4639      	mov	r1, r7
    5b7a:	2012      	movs	r0, #18
    5b7c:	f7ff f92c 	bl	4dd8 <PkaGetNextMsBit>
    5b80:	ab04      	add	r3, sp, #16
    5b82:	4680      	mov	r8, r0
    5b84:	aa02      	add	r2, sp, #8
    5b86:	4639      	mov	r1, r7
    5b88:	2013      	movs	r0, #19
    5b8a:	f7ff f925 	bl	4dd8 <PkaGetNextMsBit>
    5b8e:	eb00 0048 	add.w	r0, r0, r8, lsl #1
    5b92:	2802      	cmp	r0, #2
    5b94:	d032      	beq.n	5bfc <PkaSum2ScalarMullt+0x104>
    5b96:	2803      	cmp	r0, #3
    5b98:	d03e      	beq.n	5c18 <PkaSum2ScalarMullt+0x120>
    5b9a:	2801      	cmp	r0, #1
    5b9c:	d174      	bne.n	5c88 <PkaSum2ScalarMullt+0x190>
    5b9e:	682b      	ldr	r3, [r5, #0]
    5ba0:	9309      	str	r3, [sp, #36]	; 0x24
    5ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5ba4:	07db      	lsls	r3, r3, #31
    5ba6:	d5fa      	bpl.n	5b9e <PkaSum2ScalarMullt+0xa6>
    5ba8:	4b3f      	ldr	r3, [pc, #252]	; (5ca8 <PkaSum2ScalarMullt+0x1b0>)
    5baa:	6023      	str	r3, [r4, #0]
    5bac:	682b      	ldr	r3, [r5, #0]
    5bae:	930a      	str	r3, [sp, #40]	; 0x28
    5bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5bb2:	07d8      	lsls	r0, r3, #31
    5bb4:	d5fa      	bpl.n	5bac <PkaSum2ScalarMullt+0xb4>
    5bb6:	4b3d      	ldr	r3, [pc, #244]	; (5cac <PkaSum2ScalarMullt+0x1b4>)
    5bb8:	6023      	str	r3, [r4, #0]
    5bba:	682b      	ldr	r3, [r5, #0]
    5bbc:	930f      	str	r3, [sp, #60]	; 0x3c
    5bbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5bc0:	07d9      	lsls	r1, r3, #31
    5bc2:	d5fa      	bpl.n	5bba <PkaSum2ScalarMullt+0xc2>
    5bc4:	4b3a      	ldr	r3, [pc, #232]	; (5cb0 <PkaSum2ScalarMullt+0x1b8>)
    5bc6:	6023      	str	r3, [r4, #0]
    5bc8:	682b      	ldr	r3, [r5, #0]
    5bca:	9310      	str	r3, [sp, #64]	; 0x40
    5bcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5bce:	07da      	lsls	r2, r3, #31
    5bd0:	d5fa      	bpl.n	5bc8 <PkaSum2ScalarMullt+0xd0>
    5bd2:	4b38      	ldr	r3, [pc, #224]	; (5cb4 <PkaSum2ScalarMullt+0x1bc>)
    5bd4:	6023      	str	r3, [r4, #0]
    5bd6:	682b      	ldr	r3, [r5, #0]
    5bd8:	9311      	str	r3, [sp, #68]	; 0x44
    5bda:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5bdc:	07db      	lsls	r3, r3, #31
    5bde:	d5fa      	bpl.n	5bd6 <PkaSum2ScalarMullt+0xde>
    5be0:	4b35      	ldr	r3, [pc, #212]	; (5cb8 <PkaSum2ScalarMullt+0x1c0>)
    5be2:	6023      	str	r3, [r4, #0]
    5be4:	3f01      	subs	r7, #1
    5be6:	d525      	bpl.n	5c34 <PkaSum2ScalarMullt+0x13c>
    5be8:	2310      	movs	r3, #16
    5bea:	2219      	movs	r2, #25
    5bec:	2118      	movs	r1, #24
    5bee:	2000      	movs	r0, #0
    5bf0:	f7ff fea0 	bl	5934 <PkaJcb2Afn>
    5bf4:	4630      	mov	r0, r6
    5bf6:	b012      	add	sp, #72	; 0x48
    5bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5bfc:	682b      	ldr	r3, [r5, #0]
    5bfe:	930b      	str	r3, [sp, #44]	; 0x2c
    5c00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5c02:	07d9      	lsls	r1, r3, #31
    5c04:	d5fa      	bpl.n	5bfc <PkaSum2ScalarMullt+0x104>
    5c06:	4b2d      	ldr	r3, [pc, #180]	; (5cbc <PkaSum2ScalarMullt+0x1c4>)
    5c08:	6023      	str	r3, [r4, #0]
    5c0a:	682b      	ldr	r3, [r5, #0]
    5c0c:	930c      	str	r3, [sp, #48]	; 0x30
    5c0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5c10:	07da      	lsls	r2, r3, #31
    5c12:	d5fa      	bpl.n	5c0a <PkaSum2ScalarMullt+0x112>
    5c14:	4b2a      	ldr	r3, [pc, #168]	; (5cc0 <PkaSum2ScalarMullt+0x1c8>)
    5c16:	e7cf      	b.n	5bb8 <PkaSum2ScalarMullt+0xc0>
    5c18:	682b      	ldr	r3, [r5, #0]
    5c1a:	930d      	str	r3, [sp, #52]	; 0x34
    5c1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5c1e:	07db      	lsls	r3, r3, #31
    5c20:	d5fa      	bpl.n	5c18 <PkaSum2ScalarMullt+0x120>
    5c22:	4b28      	ldr	r3, [pc, #160]	; (5cc4 <PkaSum2ScalarMullt+0x1cc>)
    5c24:	6023      	str	r3, [r4, #0]
    5c26:	682b      	ldr	r3, [r5, #0]
    5c28:	930e      	str	r3, [sp, #56]	; 0x38
    5c2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5c2c:	07d8      	lsls	r0, r3, #31
    5c2e:	d5fa      	bpl.n	5c26 <PkaSum2ScalarMullt+0x12e>
    5c30:	4b25      	ldr	r3, [pc, #148]	; (5cc8 <PkaSum2ScalarMullt+0x1d0>)
    5c32:	e7c1      	b.n	5bb8 <PkaSum2ScalarMullt+0xc0>
    5c34:	ab03      	add	r3, sp, #12
    5c36:	aa01      	add	r2, sp, #4
    5c38:	4639      	mov	r1, r7
    5c3a:	2012      	movs	r0, #18
    5c3c:	f7ff f8cc 	bl	4dd8 <PkaGetNextMsBit>
    5c40:	ab04      	add	r3, sp, #16
    5c42:	4604      	mov	r4, r0
    5c44:	aa02      	add	r2, sp, #8
    5c46:	4639      	mov	r1, r7
    5c48:	2013      	movs	r0, #19
    5c4a:	f7ff f8c5 	bl	4dd8 <PkaGetNextMsBit>
    5c4e:	eb10 0444 	adds.w	r4, r0, r4, lsl #1
    5c52:	d102      	bne.n	5c5a <PkaSum2ScalarMullt+0x162>
    5c54:	f7ff fc12 	bl	547c <PkaDoubleMdf2Mdf>
    5c58:	e7c4      	b.n	5be4 <PkaSum2ScalarMullt+0xec>
    5c5a:	f7ff fce5 	bl	5628 <PkaDoubleMdf2Jcb>
    5c5e:	2c02      	cmp	r4, #2
    5c60:	d008      	beq.n	5c74 <PkaSum2ScalarMullt+0x17c>
    5c62:	2c03      	cmp	r4, #3
    5c64:	d009      	beq.n	5c7a <PkaSum2ScalarMullt+0x182>
    5c66:	2c01      	cmp	r4, #1
    5c68:	d110      	bne.n	5c8c <PkaSum2ScalarMullt+0x194>
    5c6a:	2117      	movs	r1, #23
    5c6c:	2016      	movs	r0, #22
    5c6e:	f7ff fd97 	bl	57a0 <PkaAddJcbAfn2Mdf>
    5c72:	e7b7      	b.n	5be4 <PkaSum2ScalarMullt+0xec>
    5c74:	2115      	movs	r1, #21
    5c76:	2014      	movs	r0, #20
    5c78:	e7f9      	b.n	5c6e <PkaSum2ScalarMullt+0x176>
    5c7a:	210f      	movs	r1, #15
    5c7c:	200e      	movs	r0, #14
    5c7e:	e7f6      	b.n	5c6e <PkaSum2ScalarMullt+0x176>
    5c80:	4e12      	ldr	r6, [pc, #72]	; (5ccc <PkaSum2ScalarMullt+0x1d4>)
    5c82:	e7b7      	b.n	5bf4 <PkaSum2ScalarMullt+0xfc>
    5c84:	4e12      	ldr	r6, [pc, #72]	; (5cd0 <PkaSum2ScalarMullt+0x1d8>)
    5c86:	e7b5      	b.n	5bf4 <PkaSum2ScalarMullt+0xfc>
    5c88:	4e12      	ldr	r6, [pc, #72]	; (5cd4 <PkaSum2ScalarMullt+0x1dc>)
    5c8a:	e7b3      	b.n	5bf4 <PkaSum2ScalarMullt+0xfc>
    5c8c:	4e12      	ldr	r6, [pc, #72]	; (5cd8 <PkaSum2ScalarMullt+0x1e0>)
    5c8e:	e7b1      	b.n	5bf4 <PkaSum2ScalarMullt+0xfc>
    5c90:	5002b0b0 	.word	0x5002b0b0
    5c94:	5002b080 	.word	0x5002b080
    5c98:	514a0800 	.word	0x514a0800
    5c9c:	5002b0b4 	.word	0x5002b0b4
    5ca0:	5002b088 	.word	0x5002b088
    5ca4:	514e0800 	.word	0x514e0800
    5ca8:	495a0600 	.word	0x495a0600
    5cac:	495e0640 	.word	0x495e0640
    5cb0:	41420400 	.word	0x41420400
    5cb4:	49421400 	.word	0x49421400
    5cb8:	492e0440 	.word	0x492e0440
    5cbc:	49520600 	.word	0x49520600
    5cc0:	49560640 	.word	0x49560640
    5cc4:	493a0600 	.word	0x493a0600
    5cc8:	493e0640 	.word	0x493e0640
    5ccc:	00f10806 	.word	0x00f10806
    5cd0:	00f10807 	.word	0x00f10807
    5cd4:	00f10804 	.word	0x00f10804
    5cd8:	00f10805 	.word	0x00f10805

00005cdc <SaSi_HalClearInterruptBit>:
    5cdc:	4b01      	ldr	r3, [pc, #4]	; (5ce4 <SaSi_HalClearInterruptBit+0x8>)
    5cde:	6018      	str	r0, [r3, #0]
    5ce0:	4770      	bx	lr
    5ce2:	bf00      	nop
    5ce4:	5002ba08 	.word	0x5002ba08

00005ce8 <SaSi_HalMaskInterrupt>:
    5ce8:	4b01      	ldr	r3, [pc, #4]	; (5cf0 <SaSi_HalMaskInterrupt+0x8>)
    5cea:	6018      	str	r0, [r3, #0]
    5cec:	4770      	bx	lr
    5cee:	bf00      	nop
    5cf0:	5002ba04 	.word	0x5002ba04

00005cf4 <SaSi_HalWaitInterrupt>:
    5cf4:	4a03      	ldr	r2, [pc, #12]	; (5d04 <SaSi_HalWaitInterrupt+0x10>)
    5cf6:	6813      	ldr	r3, [r2, #0]
    5cf8:	4218      	tst	r0, r3
    5cfa:	d0fc      	beq.n	5cf6 <SaSi_HalWaitInterrupt+0x2>
    5cfc:	4a02      	ldr	r2, [pc, #8]	; (5d08 <SaSi_HalWaitInterrupt+0x14>)
    5cfe:	6010      	str	r0, [r2, #0]
    5d00:	4618      	mov	r0, r3
    5d02:	4770      	bx	lr
    5d04:	5002ba00 	.word	0x5002ba00
    5d08:	5002ba08 	.word	0x5002ba08

00005d0c <flash_area_id_from_multi_image_slot>:
 * MCUBoot uses continuous numbering for the primary slot, the secondary slot,
 * and the scratch while zephyr might number it differently.
 */
int flash_area_id_from_multi_image_slot(int image_index, int slot)
{
    switch (slot) {
    5d0c:	b129      	cbz	r1, 5d1a <flash_area_id_from_multi_image_slot+0xe>
    5d0e:	2901      	cmp	r1, #1
    5d10:	bf14      	ite	ne
    5d12:	f06f 0015 	mvnne.w	r0, #21
    5d16:	2005      	moveq	r0, #5
    5d18:	4770      	bx	lr
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    5d1a:	2002      	movs	r0, #2
    case 2: return FLASH_AREA_IMAGE_SCRATCH;
#endif
    }

    return -EINVAL; /* flash_area_open will fail on that */
}
    5d1c:	4770      	bx	lr

00005d1e <flash_area_get_device_id>:

uint8_t flash_area_get_device_id(const struct flash_area *fa)
{
	(void)fa;
	return FLASH_DEVICE_ID;
}
    5d1e:	2000      	movs	r0, #0
    5d20:	4770      	bx	lr

00005d22 <os_heap_init>:
    mbedtls_memory_buffer_alloc_init(mempool, sizeof(mempool));
}
#else
void os_heap_init(void)
{
}
    5d22:	4770      	bx	lr

00005d24 <bootutil_tlv_iter_begin>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_begin(struct image_tlv_iter *it, const struct image_header *hdr,
                        const struct flash_area *fap, uint16_t type, bool prot)
{
    5d24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5d28:	460e      	mov	r6, r1
    5d2a:	4617      	mov	r7, r2
    5d2c:	4699      	mov	r9, r3
    uint32_t off_;
    struct image_tlv_info info;

    if (it == NULL || hdr == NULL || fap == NULL) {
    5d2e:	4604      	mov	r4, r0
    5d30:	b928      	cbnz	r0, 5d3e <bootutil_tlv_iter_begin+0x1a>
        return -1;
    5d32:	f04f 38ff 	mov.w	r8, #4294967295
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    // position on first TLV
    it->tlv_off = off_ + sizeof(info);
    return 0;
}
    5d36:	4640      	mov	r0, r8
    5d38:	b003      	add	sp, #12
    5d3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (it == NULL || hdr == NULL || fap == NULL) {
    5d3e:	2900      	cmp	r1, #0
    5d40:	d0f7      	beq.n	5d32 <bootutil_tlv_iter_begin+0xe>
    5d42:	2a00      	cmp	r2, #0
    5d44:	d0f5      	beq.n	5d32 <bootutil_tlv_iter_begin+0xe>
    off_ = BOOT_TLV_OFF(hdr);
    5d46:	68cb      	ldr	r3, [r1, #12]
    5d48:	890d      	ldrh	r5, [r1, #8]
    5d4a:	441d      	add	r5, r3
    if (LOAD_IMAGE_DATA(hdr, fap, off_, &info, sizeof(info))) {
    5d4c:	2304      	movs	r3, #4
    5d4e:	eb0d 0203 	add.w	r2, sp, r3
    5d52:	4629      	mov	r1, r5
    5d54:	4638      	mov	r0, r7
    5d56:	f000 fc3f 	bl	65d8 <flash_area_read>
    5d5a:	4680      	mov	r8, r0
    5d5c:	2800      	cmp	r0, #0
    5d5e:	d1e8      	bne.n	5d32 <bootutil_tlv_iter_begin+0xe>
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    5d60:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    5d64:	8973      	ldrh	r3, [r6, #10]
    5d66:	f646 1208 	movw	r2, #26888	; 0x6908
    5d6a:	4291      	cmp	r1, r2
    5d6c:	d123      	bne.n	5db6 <bootutil_tlv_iter_begin+0x92>
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    5d6e:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    5d72:	4299      	cmp	r1, r3
    5d74:	d1dd      	bne.n	5d32 <bootutil_tlv_iter_begin+0xe>
        if (LOAD_IMAGE_DATA(hdr, fap, off_ + info.it_tlv_tot,
    5d76:	2304      	movs	r3, #4
    5d78:	eb0d 0203 	add.w	r2, sp, r3
    5d7c:	4429      	add	r1, r5
    5d7e:	4638      	mov	r0, r7
    5d80:	f000 fc2a 	bl	65d8 <flash_area_read>
    5d84:	2800      	cmp	r0, #0
    5d86:	d1d4      	bne.n	5d32 <bootutil_tlv_iter_begin+0xe>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    5d88:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    5d8c:	f646 1307 	movw	r3, #26887	; 0x6907
    5d90:	429a      	cmp	r2, r3
    5d92:	d1ce      	bne.n	5d32 <bootutil_tlv_iter_begin+0xe>
    it->prot = prot;
    5d94:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    5d98:	72a3      	strb	r3, [r4, #10]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    5d9a:	8973      	ldrh	r3, [r6, #10]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    5d9c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    it->type = type;
    5da0:	f8a4 9008 	strh.w	r9, [r4, #8]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    5da4:	442b      	add	r3, r5
    5da6:	60e3      	str	r3, [r4, #12]
    it->tlv_off = off_ + sizeof(info);
    5da8:	3504      	adds	r5, #4
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    5daa:	4413      	add	r3, r2
    it->fap = fap;
    5dac:	e9c4 6700 	strd	r6, r7, [r4]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    5db0:	6163      	str	r3, [r4, #20]
    it->tlv_off = off_ + sizeof(info);
    5db2:	6125      	str	r5, [r4, #16]
    return 0;
    5db4:	e7bf      	b.n	5d36 <bootutil_tlv_iter_begin+0x12>
    } else if (hdr->ih_protect_tlv_size != 0) {
    5db6:	2b00      	cmp	r3, #0
    5db8:	d0e6      	beq.n	5d88 <bootutil_tlv_iter_begin+0x64>
    5dba:	e7ba      	b.n	5d32 <bootutil_tlv_iter_begin+0xe>

00005dbc <bootutil_tlv_iter_next>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_next(struct image_tlv_iter *it, uint32_t *off, uint16_t *len,
                       uint16_t *type)
{
    5dbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5dc0:	460f      	mov	r7, r1
    5dc2:	4690      	mov	r8, r2
    5dc4:	461e      	mov	r6, r3
    struct image_tlv tlv;
    int rc;

    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    5dc6:	4604      	mov	r4, r0
    5dc8:	b920      	cbnz	r0, 5dd4 <bootutil_tlv_iter_next+0x18>
        return -1;
    5dca:	f04f 30ff 	mov.w	r0, #4294967295

        it->tlv_off += sizeof(tlv) + tlv.it_len;
    }

    return 1;
}
    5dce:	b003      	add	sp, #12
    5dd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    5dd4:	6803      	ldr	r3, [r0, #0]
    5dd6:	2b00      	cmp	r3, #0
    5dd8:	d0f7      	beq.n	5dca <bootutil_tlv_iter_next+0xe>
    5dda:	6843      	ldr	r3, [r0, #4]
    5ddc:	2b00      	cmp	r3, #0
    5dde:	d0f4      	beq.n	5dca <bootutil_tlv_iter_next+0xe>
        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    5de0:	f64f 79ff 	movw	r9, #65535	; 0xffff
    while (it->tlv_off < it->tlv_end) {
    5de4:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    5de8:	429a      	cmp	r2, r3
    5dea:	d216      	bcs.n	5e1a <bootutil_tlv_iter_next+0x5e>
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
    5dec:	6823      	ldr	r3, [r4, #0]
    5dee:	895b      	ldrh	r3, [r3, #10]
    5df0:	b123      	cbz	r3, 5dfc <bootutil_tlv_iter_next+0x40>
    5df2:	68e3      	ldr	r3, [r4, #12]
    5df4:	4293      	cmp	r3, r2
            it->tlv_off += sizeof(struct image_tlv_info);
    5df6:	bf04      	itt	eq
    5df8:	3304      	addeq	r3, #4
    5dfa:	6123      	streq	r3, [r4, #16]
        rc = LOAD_IMAGE_DATA(it->hdr, it->fap, it->tlv_off, &tlv, sizeof tlv);
    5dfc:	2304      	movs	r3, #4
    5dfe:	6921      	ldr	r1, [r4, #16]
    5e00:	6860      	ldr	r0, [r4, #4]
    5e02:	eb0d 0203 	add.w	r2, sp, r3
    5e06:	f000 fbe7 	bl	65d8 <flash_area_read>
        if (rc) {
    5e0a:	2800      	cmp	r0, #0
    5e0c:	d1dd      	bne.n	5dca <bootutil_tlv_iter_next+0xe>
        if (it->prot && it->tlv_off >= it->prot_end) {
    5e0e:	7aa3      	ldrb	r3, [r4, #10]
    5e10:	6925      	ldr	r5, [r4, #16]
    5e12:	b123      	cbz	r3, 5e1e <bootutil_tlv_iter_next+0x62>
    5e14:	68e3      	ldr	r3, [r4, #12]
    5e16:	42ab      	cmp	r3, r5
    5e18:	d801      	bhi.n	5e1e <bootutil_tlv_iter_next+0x62>
            return 1;
    5e1a:	2001      	movs	r0, #1
    5e1c:	e7d7      	b.n	5dce <bootutil_tlv_iter_next+0x12>
        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    5e1e:	8921      	ldrh	r1, [r4, #8]
    5e20:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    5e24:	4549      	cmp	r1, r9
    5e26:	f103 0204 	add.w	r2, r3, #4
    5e2a:	d003      	beq.n	5e34 <bootutil_tlv_iter_next+0x78>
    5e2c:	f8bd c004 	ldrh.w	ip, [sp, #4]
    5e30:	458c      	cmp	ip, r1
    5e32:	d10b      	bne.n	5e4c <bootutil_tlv_iter_next+0x90>
            if (type != NULL) {
    5e34:	b116      	cbz	r6, 5e3c <bootutil_tlv_iter_next+0x80>
                *type = tlv.it_type;
    5e36:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    5e3a:	8031      	strh	r1, [r6, #0]
            *off = it->tlv_off + sizeof(tlv);
    5e3c:	3504      	adds	r5, #4
    5e3e:	603d      	str	r5, [r7, #0]
            *len = tlv.it_len;
    5e40:	f8a8 3000 	strh.w	r3, [r8]
            it->tlv_off += sizeof(tlv) + tlv.it_len;
    5e44:	6923      	ldr	r3, [r4, #16]
    5e46:	4413      	add	r3, r2
    5e48:	6123      	str	r3, [r4, #16]
            return 0;
    5e4a:	e7c0      	b.n	5dce <bootutil_tlv_iter_next+0x12>
        it->tlv_off += sizeof(tlv) + tlv.it_len;
    5e4c:	4415      	add	r5, r2
    5e4e:	6125      	str	r5, [r4, #16]
    5e50:	e7c8      	b.n	5de4 <bootutil_tlv_iter_next+0x28>

00005e52 <bootutil_read_bigint>:
{
    5e52:	b573      	push	{r0, r1, r4, r5, r6, lr}
    5e54:	460c      	mov	r4, r1
    5e56:	4606      	mov	r6, r0
    5e58:	4611      	mov	r1, r2
    if (mbedtls_asn1_get_tag(cp, end, &len, MBEDTLS_ASN1_INTEGER)) {
    5e5a:	2302      	movs	r3, #2
    5e5c:	aa01      	add	r2, sp, #4
    5e5e:	4620      	mov	r0, r4
    5e60:	f000 fa44 	bl	62ec <mbedtls_asn1_get_tag>
    5e64:	4605      	mov	r5, r0
    5e66:	b9e8      	cbnz	r0, 5ea4 <bootutil_read_bigint+0x52>
    if (len >= NUM_ECC_BYTES) {
    5e68:	9a01      	ldr	r2, [sp, #4]
    5e6a:	2a1f      	cmp	r2, #31
    5e6c:	d90e      	bls.n	5e8c <bootutil_read_bigint+0x3a>
        memcpy(i, *cp + len - NUM_ECC_BYTES, NUM_ECC_BYTES);
    5e6e:	6823      	ldr	r3, [r4, #0]
    5e70:	f1a2 0120 	sub.w	r1, r2, #32
    5e74:	4419      	add	r1, r3
    5e76:	2220      	movs	r2, #32
    5e78:	4630      	mov	r0, r6
        memcpy(i + NUM_ECC_BYTES - len, *cp, len);
    5e7a:	f000 fc97 	bl	67ac <memcpy>
    *cp += len;
    5e7e:	6823      	ldr	r3, [r4, #0]
    5e80:	9a01      	ldr	r2, [sp, #4]
    5e82:	4413      	add	r3, r2
    5e84:	6023      	str	r3, [r4, #0]
}
    5e86:	4628      	mov	r0, r5
    5e88:	b002      	add	sp, #8
    5e8a:	bd70      	pop	{r4, r5, r6, pc}
        memset(i, 0, NUM_ECC_BYTES - len);
    5e8c:	4601      	mov	r1, r0
    5e8e:	f1c2 0220 	rsb	r2, r2, #32
    5e92:	4630      	mov	r0, r6
    5e94:	f000 fc95 	bl	67c2 <memset>
        memcpy(i + NUM_ECC_BYTES - len, *cp, len);
    5e98:	9a01      	ldr	r2, [sp, #4]
    5e9a:	6821      	ldr	r1, [r4, #0]
    5e9c:	f1c2 0020 	rsb	r0, r2, #32
    5ea0:	4430      	add	r0, r6
    5ea2:	e7ea      	b.n	5e7a <bootutil_read_bigint+0x28>
        return -3;
    5ea4:	f06f 0502 	mvn.w	r5, #2
    5ea8:	e7ed      	b.n	5e86 <bootutil_read_bigint+0x34>

00005eaa <boot_fih_memequal>:
    return memcmp(s1, s2, n);
    5eaa:	f000 bc6f 	b.w	678c <memcmp>

00005eae <boot_trailer_sz>:
    return BOOT_STATUS_MAX_ENTRIES * boot_status_entry_sz(min_write_sz);
    5eae:	f44f 73c0 	mov.w	r3, #384	; 0x180
    5eb2:	4358      	muls	r0, r3
}
    5eb4:	3030      	adds	r0, #48	; 0x30
    5eb6:	4770      	bx	lr

00005eb8 <boot_status_entries>:
    if (flash_area_get_id(fap) == FLASH_AREA_IMAGE_PRIMARY(image_index) ||
    5eb8:	780b      	ldrb	r3, [r1, #0]
    5eba:	2b02      	cmp	r3, #2
    5ebc:	d006      	beq.n	5ecc <boot_status_entries+0x14>
    5ebe:	2b05      	cmp	r3, #5
    return -1;
    5ec0:	bf0c      	ite	eq
    5ec2:	f44f 70c0 	moveq.w	r0, #384	; 0x180
    5ec6:	f04f 30ff 	movne.w	r0, #4294967295
    5eca:	4770      	bx	lr
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    5ecc:	f44f 70c0 	mov.w	r0, #384	; 0x180
}
    5ed0:	4770      	bx	lr

00005ed2 <boot_status_off>:
{
    5ed2:	b510      	push	{r4, lr}
    5ed4:	4604      	mov	r4, r0
    elem_sz = flash_area_align(fap);
    5ed6:	f000 fbf8 	bl	66ca <flash_area_align>
    return flash_area_get_size(fap) - off_from_end;
    5eda:	68a2      	ldr	r2, [r4, #8]
    return BOOT_STATUS_MAX_ENTRIES * boot_status_entry_sz(min_write_sz);
    5edc:	b2c3      	uxtb	r3, r0
    return flash_area_get_size(fap) - off_from_end;
    5ede:	3a30      	subs	r2, #48	; 0x30
}
    5ee0:	f44f 70c0 	mov.w	r0, #384	; 0x180
    5ee4:	fb00 2013 	mls	r0, r0, r3, r2
    5ee8:	bd10      	pop	{r4, pc}

00005eea <boot_write_copy_done>:
    return boot_image_ok_off(fap) - BOOT_MAX_ALIGN;
    5eea:	6881      	ldr	r1, [r0, #8]

    off = boot_copy_done_off(fap);
    BOOT_LOG_DBG("writing copy_done; fa_id=%d off=0x%lx (0x%lx)",
                 flash_area_get_id(fap), (unsigned long)off,
                 (unsigned long)(flash_area_get_off(fap) + off));
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    5eec:	2201      	movs	r2, #1
    5eee:	3920      	subs	r1, #32
    5ef0:	f000 bea4 	b.w	6c3c <boot_write_trailer_flag>

00005ef4 <boot_write_swap_size>:
}

int
boot_write_swap_size(const struct flash_area *fap, uint32_t swap_size)
{
    5ef4:	b513      	push	{r0, r1, r4, lr}
    5ef6:	4604      	mov	r4, r0
    5ef8:	9101      	str	r1, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    5efa:	f000 fe3c 	bl	6b76 <boot_swap_info_off>

    off = boot_swap_size_off(fap);
    BOOT_LOG_DBG("writing swap_size; fa_id=%d off=0x%lx (0x%lx)",
                 flash_area_get_id(fap), (unsigned long)off,
                 (unsigned long)flash_area_get_off(fap) + off);
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_size, 4);
    5efe:	2304      	movs	r3, #4
    5f00:	f1a0 0108 	sub.w	r1, r0, #8
    5f04:	eb0d 0203 	add.w	r2, sp, r3
    5f08:	4620      	mov	r0, r4
    5f0a:	f000 fe68 	bl	6bde <boot_write_trailer>
}
    5f0e:	b002      	add	sp, #8
    5f10:	bd10      	pop	{r4, pc}

00005f12 <boot_read_image_size>:
{
    5f12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5f14:	4605      	mov	r5, r0
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    5f16:	2000      	movs	r0, #0
{
    5f18:	460c      	mov	r4, r1
    5f1a:	4617      	mov	r7, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    5f1c:	f7ff fef6 	bl	5d0c <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    5f20:	4669      	mov	r1, sp
    5f22:	b2c0      	uxtb	r0, r0
    5f24:	f7fb fd66 	bl	19f4 <flash_area_open>
    if (rc != 0) {
    5f28:	b130      	cbz	r0, 5f38 <boot_read_image_size+0x26>
        rc = BOOT_EFLASH;
    5f2a:	2501      	movs	r5, #1
    flash_area_close(fap);
    5f2c:	9800      	ldr	r0, [sp, #0]
    5f2e:	f000 fb52 	bl	65d6 <flash_area_close>
}
    5f32:	4628      	mov	r0, r5
    5f34:	b003      	add	sp, #12
    5f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    5f38:	212c      	movs	r1, #44	; 0x2c
    5f3a:	fb01 5404 	mla	r4, r1, r4, r5
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    5f3e:	9800      	ldr	r0, [sp, #0]
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    5f40:	8921      	ldrh	r1, [r4, #8]
    5f42:	68e3      	ldr	r3, [r4, #12]
    5f44:	18ce      	adds	r6, r1, r3
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    5f46:	2304      	movs	r3, #4
    5f48:	eb0d 0203 	add.w	r2, sp, r3
    5f4c:	4631      	mov	r1, r6
    5f4e:	f000 fb43 	bl	65d8 <flash_area_read>
    5f52:	4605      	mov	r5, r0
    5f54:	2800      	cmp	r0, #0
    5f56:	d1e8      	bne.n	5f2a <boot_read_image_size+0x18>
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    5f58:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    protect_tlv_size = boot_img_hdr(state, slot)->ih_protect_tlv_size;
    5f5c:	8964      	ldrh	r4, [r4, #10]
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    5f5e:	f646 1308 	movw	r3, #26888	; 0x6908
    5f62:	429a      	cmp	r2, r3
    5f64:	d11a      	bne.n	5f9c <boot_read_image_size+0x8a>
        if (protect_tlv_size != info.it_tlv_tot) {
    5f66:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    5f6a:	429c      	cmp	r4, r3
    5f6c:	d001      	beq.n	5f72 <boot_read_image_size+0x60>
            rc = BOOT_EBADIMAGE;
    5f6e:	2503      	movs	r5, #3
    5f70:	e7dc      	b.n	5f2c <boot_read_image_size+0x1a>
        if (flash_area_read(fap, off + info.it_tlv_tot, &info, sizeof(info))) {
    5f72:	2304      	movs	r3, #4
    5f74:	9800      	ldr	r0, [sp, #0]
    5f76:	eb0d 0203 	add.w	r2, sp, r3
    5f7a:	19a1      	adds	r1, r4, r6
    5f7c:	f000 fb2c 	bl	65d8 <flash_area_read>
    5f80:	2800      	cmp	r0, #0
    5f82:	d1d2      	bne.n	5f2a <boot_read_image_size+0x18>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    5f84:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    5f88:	f646 1307 	movw	r3, #26887	; 0x6907
    5f8c:	429a      	cmp	r2, r3
    5f8e:	d1ee      	bne.n	5f6e <boot_read_image_size+0x5c>
    *size = off + protect_tlv_size + info.it_tlv_tot;
    5f90:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    5f94:	4421      	add	r1, r4
    5f96:	4431      	add	r1, r6
    5f98:	6039      	str	r1, [r7, #0]
    rc = 0;
    5f9a:	e7c7      	b.n	5f2c <boot_read_image_size+0x1a>
    } else if (protect_tlv_size != 0) {
    5f9c:	2c00      	cmp	r4, #0
    5f9e:	d0f1      	beq.n	5f84 <boot_read_image_size+0x72>
    5fa0:	e7e5      	b.n	5f6e <boot_read_image_size+0x5c>

00005fa2 <boot_read_image_headers>:
{
    5fa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
    5fa4:	4613      	mov	r3, r2
            rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    5fa6:	9201      	str	r2, [sp, #4]
{
    5fa8:	460e      	mov	r6, r1
            rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    5faa:	4602      	mov	r2, r0
    5fac:	2100      	movs	r1, #0
{
    5fae:	4605      	mov	r5, r0
            rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    5fb0:	f7fa fec6 	bl	d40 <boot_read_image_header>
        if (rc != 0) {
    5fb4:	4604      	mov	r4, r0
    5fb6:	b950      	cbnz	r0, 5fce <boot_read_image_headers+0x2c>
            rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    5fb8:	9b01      	ldr	r3, [sp, #4]
    5fba:	f105 022c 	add.w	r2, r5, #44	; 0x2c
    5fbe:	2101      	movs	r1, #1
    5fc0:	4628      	mov	r0, r5
    5fc2:	f7fa febd 	bl	d40 <boot_read_image_header>
        if (rc != 0) {
    5fc6:	b110      	cbz	r0, 5fce <boot_read_image_headers+0x2c>
            if (i > 0 && !require_all) {
    5fc8:	2e00      	cmp	r6, #0
    5fca:	bf18      	it	ne
    5fcc:	4604      	movne	r4, r0
}
    5fce:	4620      	mov	r0, r4
    5fd0:	b002      	add	sp, #8
    5fd2:	bd70      	pop	{r4, r5, r6, pc}

00005fd4 <boot_read_sectors>:
{
    5fd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    5fd6:	6a42      	ldr	r2, [r0, #36]	; 0x24
{
    5fd8:	4604      	mov	r4, r0
    uint32_t num_sectors = BOOT_MAX_IMG_SECTORS;
    5fda:	2580      	movs	r5, #128	; 0x80
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    5fdc:	a901      	add	r1, sp, #4
    5fde:	2002      	movs	r0, #2
    uint32_t num_sectors = BOOT_MAX_IMG_SECTORS;
    5fe0:	9501      	str	r5, [sp, #4]
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    5fe2:	f7fb fd25 	bl	1a30 <flash_area_get_sectors>
    if (rc != 0) {
    5fe6:	b958      	cbnz	r0, 6000 <boot_read_sectors+0x2c>
    *out_num_sectors = num_sectors;
    5fe8:	9b01      	ldr	r3, [sp, #4]
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    5fea:	6d22      	ldr	r2, [r4, #80]	; 0x50
    *out_num_sectors = num_sectors;
    5fec:	62a3      	str	r3, [r4, #40]	; 0x28
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    5fee:	a901      	add	r1, sp, #4
    5ff0:	2005      	movs	r0, #5
    uint32_t num_sectors = BOOT_MAX_IMG_SECTORS;
    5ff2:	9501      	str	r5, [sp, #4]
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    5ff4:	f7fb fd1c 	bl	1a30 <flash_area_get_sectors>
    if (rc != 0) {
    5ff8:	4605      	mov	r5, r0
    5ffa:	b128      	cbz	r0, 6008 <boot_read_sectors+0x34>
        return BOOT_EFLASH_SEC;
    5ffc:	2509      	movs	r5, #9
    5ffe:	e000      	b.n	6002 <boot_read_sectors+0x2e>
        return BOOT_EFLASH;
    6000:	2501      	movs	r5, #1
}
    6002:	4628      	mov	r0, r5
    6004:	b003      	add	sp, #12
    6006:	bd30      	pop	{r4, r5, pc}
    *out_num_sectors = num_sectors;
    6008:	9b01      	ldr	r3, [sp, #4]
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    600a:	6a20      	ldr	r0, [r4, #32]
    *out_num_sectors = num_sectors;
    600c:	6563      	str	r3, [r4, #84]	; 0x54
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    600e:	f000 fb5c 	bl	66ca <flash_area_align>
    BOOT_WRITE_SZ(state) = boot_write_sz(state);
    6012:	65e0      	str	r0, [r4, #92]	; 0x5c
    return 0;
    6014:	e7f5      	b.n	6002 <boot_read_sectors+0x2e>

00006016 <boot_status_reset>:
    bs->idx = BOOT_STATUS_IDX_0;
    6016:	2301      	movs	r3, #1
    6018:	6003      	str	r3, [r0, #0]
    bs->state = BOOT_STATUS_STATE_0;
    601a:	f103 2301 	add.w	r3, r3, #16777472	; 0x1000100
    601e:	6043      	str	r3, [r0, #4]
    bs->swap_size = 0;
    6020:	2300      	movs	r3, #0
    bs->source = 0;
    6022:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
    6026:	4770      	bx	lr

00006028 <boot_status_is_reset>:
            bs->idx == BOOT_STATUS_IDX_0 &&
    6028:	7943      	ldrb	r3, [r0, #5]
    602a:	2b01      	cmp	r3, #1
    602c:	d107      	bne.n	603e <boot_status_is_reset+0x16>
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    602e:	6803      	ldr	r3, [r0, #0]
    6030:	2b01      	cmp	r3, #1
    6032:	d104      	bne.n	603e <boot_status_is_reset+0x16>
            bs->idx == BOOT_STATUS_IDX_0 &&
    6034:	7900      	ldrb	r0, [r0, #4]
    6036:	1e43      	subs	r3, r0, #1
    6038:	4258      	negs	r0, r3
    603a:	4158      	adcs	r0, r3
    603c:	4770      	bx	lr
    603e:	2000      	movs	r0, #0
}
    6040:	4770      	bx	lr

00006042 <boot_write_status>:
{
    6042:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    6044:	4606      	mov	r6, r0
    6046:	460d      	mov	r5, r1
    rc = flash_area_open(area_id, &fap);
    6048:	2002      	movs	r0, #2
    604a:	a901      	add	r1, sp, #4
    604c:	f7fb fcd2 	bl	19f4 <flash_area_open>
    if (rc != 0) {
    6050:	bb38      	cbnz	r0, 60a2 <boot_write_status+0x60>
    off = boot_status_off(fap) +
    6052:	9801      	ldr	r0, [sp, #4]
    6054:	f7ff ff3d 	bl	5ed2 <boot_status_off>
          boot_status_internal_off(bs, BOOT_WRITE_SZ(state));
    6058:	6df1      	ldr	r1, [r6, #92]	; 0x5c
    off = boot_status_off(fap) +
    605a:	4604      	mov	r4, r0
          boot_status_internal_off(bs, BOOT_WRITE_SZ(state));
    605c:	4628      	mov	r0, r5
    605e:	f000 f8e5 	bl	622c <boot_status_internal_off>
    off = boot_status_off(fap) +
    6062:	4404      	add	r4, r0
    align = flash_area_align(fap);
    6064:	9801      	ldr	r0, [sp, #4]
    6066:	f000 fb30 	bl	66ca <flash_area_align>
    606a:	4606      	mov	r6, r0
    erased_val = flash_area_erased_val(fap);
    606c:	9801      	ldr	r0, [sp, #4]
    606e:	f000 fb35 	bl	66dc <flash_area_erased_val>
    memset(buf, erased_val, BOOT_MAX_ALIGN);
    6072:	2208      	movs	r2, #8
    erased_val = flash_area_erased_val(fap);
    6074:	4601      	mov	r1, r0
    memset(buf, erased_val, BOOT_MAX_ALIGN);
    6076:	eb0d 0002 	add.w	r0, sp, r2
    607a:	f000 fba2 	bl	67c2 <memset>
    buf[0] = bs->state;
    607e:	792b      	ldrb	r3, [r5, #4]
    6080:	f88d 3008 	strb.w	r3, [sp, #8]
    rc = flash_area_write(fap, off, buf, align);
    6084:	4621      	mov	r1, r4
    6086:	9801      	ldr	r0, [sp, #4]
    6088:	b2f3      	uxtb	r3, r6
    608a:	aa02      	add	r2, sp, #8
    608c:	f000 fac0 	bl	6610 <flash_area_write>
    if (rc != 0) {
    6090:	1e04      	subs	r4, r0, #0
    flash_area_close(fap);
    6092:	9801      	ldr	r0, [sp, #4]
    if (rc != 0) {
    6094:	bf18      	it	ne
    6096:	2401      	movne	r4, #1
    flash_area_close(fap);
    6098:	f000 fa9d 	bl	65d6 <flash_area_close>
}
    609c:	4620      	mov	r0, r4
    609e:	b004      	add	sp, #16
    60a0:	bd70      	pop	{r4, r5, r6, pc}
        return BOOT_EFLASH;
    60a2:	2401      	movs	r4, #1
    60a4:	e7fa      	b.n	609c <boot_write_status+0x5a>

000060a6 <boot_erase_region>:
    return flash_area_erase(fap, off, sz);
    60a6:	f000 bae1 	b.w	666c <flash_area_erase>

000060aa <swap_erase_trailer_sectors>:

#if defined(MCUBOOT_SWAP_USING_SCRATCH) || defined(MCUBOOT_SWAP_USING_MOVE)
int
swap_erase_trailer_sectors(const struct boot_loader_state *state,
                           const struct flash_area *fap)
{
    60aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    60ae:	460e      	mov	r6, r1
    int rc;

    BOOT_LOG_DBG("erasing trailer; fa_id=%d", flash_area_get_id(fap));

    image_index = BOOT_CURR_IMG(state);
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    60b0:	2100      	movs	r1, #0
{
    60b2:	4607      	mov	r7, r0
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    60b4:	4608      	mov	r0, r1
    60b6:	f7ff fe29 	bl	5d0c <flash_area_id_from_multi_image_slot>
            BOOT_PRIMARY_SLOT);
    fa_id_secondary = flash_area_id_from_multi_image_slot(image_index,
    60ba:	2101      	movs	r1, #1
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    60bc:	4604      	mov	r4, r0
    fa_id_secondary = flash_area_id_from_multi_image_slot(image_index,
    60be:	2000      	movs	r0, #0
    60c0:	f7ff fe24 	bl	5d0c <flash_area_id_from_multi_image_slot>
            BOOT_SECONDARY_SLOT);

    if (flash_area_get_id(fap) == fa_id_primary) {
    60c4:	7833      	ldrb	r3, [r6, #0]
    60c6:	429c      	cmp	r4, r3
    60c8:	d021      	beq.n	610e <swap_erase_trailer_sectors+0x64>
        slot = BOOT_PRIMARY_SLOT;
    } else if (flash_area_get_id(fap) == fa_id_secondary) {
    60ca:	4298      	cmp	r0, r3
    60cc:	d121      	bne.n	6112 <swap_erase_trailer_sectors+0x68>
        slot = BOOT_SECONDARY_SLOT;
    60ce:	2401      	movs	r4, #1
    return BOOT_IMG(state, slot).num_sectors;
    60d0:	232c      	movs	r3, #44	; 0x2c
    60d2:	fb03 7404 	mla	r4, r3, r4, r7
        return BOOT_EFLASH;
    }

    /* delete starting from last sector and moving to beginning */
    sector = boot_img_num_sectors(state, slot) - 1;
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    60d6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
    sector = boot_img_num_sectors(state, slot) - 1;
    60d8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    60da:	f7ff fee8 	bl	5eae <boot_trailer_sz>
    sector = boot_img_num_sectors(state, slot) - 1;
    60de:	3d01      	subs	r5, #1
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    60e0:	4607      	mov	r7, r0
    total_sz = 0;
    60e2:	f04f 0800 	mov.w	r8, #0
    return flash_sector_get_size(&BOOT_IMG(state, slot).sectors[sector]);
    60e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    60e8:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
    return flash_sector_get_off(&BOOT_IMG(state, slot).sectors[sector]) -
    60ec:	f853 1035 	ldr.w	r1, [r3, r5, lsl #3]
    return flash_sector_get_size(&BOOT_IMG(state, slot).sectors[sector]);
    60f0:	f8d2 9004 	ldr.w	r9, [r2, #4]
    return flash_sector_get_off(&BOOT_IMG(state, slot).sectors[sector]) -
    60f4:	681b      	ldr	r3, [r3, #0]
    do {
        sz = boot_img_sector_size(state, slot, sector);
        off = boot_img_sector_off(state, slot, sector);
        rc = boot_erase_region(fap, off, sz);
    60f6:	464a      	mov	r2, r9
    60f8:	1ac9      	subs	r1, r1, r3
    60fa:	4630      	mov	r0, r6
        assert(rc == 0);

        sector--;
        total_sz += sz;
    60fc:	44c8      	add	r8, r9
        rc = boot_erase_region(fap, off, sz);
    60fe:	f7ff ffd2 	bl	60a6 <boot_erase_region>
    } while (total_sz < trailer_sz);
    6102:	45b8      	cmp	r8, r7
        sector--;
    6104:	f105 35ff 	add.w	r5, r5, #4294967295
    } while (total_sz < trailer_sz);
    6108:	d3ed      	bcc.n	60e6 <swap_erase_trailer_sectors+0x3c>

    return rc;
}
    610a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        slot = BOOT_PRIMARY_SLOT;
    610e:	2400      	movs	r4, #0
    6110:	e7de      	b.n	60d0 <swap_erase_trailer_sectors+0x26>
        return BOOT_EFLASH;
    6112:	2001      	movs	r0, #1
    6114:	e7f9      	b.n	610a <swap_erase_trailer_sectors+0x60>

00006116 <swap_status_init>:

int
swap_status_init(const struct boot_loader_state *state,
                 const struct flash_area *fap,
                 const struct boot_status *bs)
{
    6116:	b537      	push	{r0, r1, r2, r4, r5, lr}
    6118:	4615      	mov	r5, r2
    611a:	460c      	mov	r4, r1

    image_index = BOOT_CURR_IMG(state);

    BOOT_LOG_DBG("initializing status; fa_id=%d", flash_area_get_id(fap));

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    611c:	2005      	movs	r0, #5
    611e:	4669      	mov	r1, sp
    6120:	f000 fd9f 	bl	6c62 <boot_read_swap_state_by_id>
            &swap_state);
    assert(rc == 0);

    if (bs->swap_type != BOOT_SWAP_TYPE_NONE) {
    6124:	79e9      	ldrb	r1, [r5, #7]
    6126:	2901      	cmp	r1, #1
    6128:	d003      	beq.n	6132 <swap_status_init+0x1c>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
    612a:	2200      	movs	r2, #0
    612c:	4620      	mov	r0, r4
    612e:	f000 fdac 	bl	6c8a <boot_write_swap_info>
        assert(rc == 0);
    }

    if (swap_state.image_ok == BOOT_FLAG_SET) {
    6132:	f89d 3003 	ldrb.w	r3, [sp, #3]
    6136:	2b01      	cmp	r3, #1
    6138:	d102      	bne.n	6140 <swap_status_init+0x2a>
        rc = boot_write_image_ok(fap);
    613a:	4620      	mov	r0, r4
    613c:	f000 fd88 	bl	6c50 <boot_write_image_ok>
        assert(rc == 0);
    }

    rc = boot_write_swap_size(fap, bs->swap_size);
    6140:	68a9      	ldr	r1, [r5, #8]
    6142:	4620      	mov	r0, r4
    6144:	f7ff fed6 	bl	5ef4 <boot_write_swap_size>

    rc = boot_write_enc_key(fap, 1, bs);
    assert(rc == 0);
#endif

    rc = boot_write_magic(fap);
    6148:	4620      	mov	r0, r4
    614a:	f7fd f9bd 	bl	34c8 <boot_write_magic>
    assert(rc == 0);

    return 0;
}
    614e:	2000      	movs	r0, #0
    6150:	b003      	add	sp, #12
    6152:	bd30      	pop	{r4, r5, pc}

00006154 <swap_read_status>:

int
swap_read_status(struct boot_loader_state *state, struct boot_status *bs)
{
    6154:	b573      	push	{r0, r1, r4, r5, r6, lr}
    6156:	460d      	mov	r5, r1
    6158:	4606      	mov	r6, r0
    uint32_t off;
    uint8_t swap_info;
    int area_id;
    int rc;

    bs->source = swap_status_source(state);
    615a:	f7fa fed9 	bl	f10 <swap_status_source>
    615e:	4604      	mov	r4, r0
    6160:	60e8      	str	r0, [r5, #12]
    switch (bs->source) {
    6162:	b350      	cbz	r0, 61ba <swap_read_status+0x66>
    6164:	2802      	cmp	r0, #2
    6166:	d12d      	bne.n	61c4 <swap_read_status+0x70>
    default:
        assert(0);
        return BOOT_EBADARGS;
    }

    rc = flash_area_open(area_id, &fap);
    6168:	a901      	add	r1, sp, #4
    616a:	f7fb fc43 	bl	19f4 <flash_area_open>
    if (rc != 0) {
    616e:	bb58      	cbnz	r0, 61c8 <swap_read_status+0x74>
        return BOOT_EFLASH;
    }

    rc = swap_read_status_bytes(fap, state, bs);
    6170:	9801      	ldr	r0, [sp, #4]
    6172:	462a      	mov	r2, r5
    6174:	4631      	mov	r1, r6
    6176:	f7fa fe31 	bl	ddc <swap_read_status_bytes>
    if (rc == 0) {
    617a:	4604      	mov	r4, r0
    617c:	b9d0      	cbnz	r0, 61b4 <swap_read_status+0x60>
        off = boot_swap_info_off(fap);
    617e:	9801      	ldr	r0, [sp, #4]
    6180:	f000 fcf9 	bl	6b76 <boot_swap_info_off>
        rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    6184:	2301      	movs	r3, #1
        off = boot_swap_info_off(fap);
    6186:	4601      	mov	r1, r0
        rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    6188:	f10d 0203 	add.w	r2, sp, #3
    618c:	9801      	ldr	r0, [sp, #4]
    618e:	f000 fa23 	bl	65d8 <flash_area_read>
        if (rc != 0) {
    6192:	4604      	mov	r4, r0
    6194:	b9a0      	cbnz	r0, 61c0 <swap_read_status+0x6c>
            rc = BOOT_EFLASH;
            goto done;
        }

        if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info)) {
    6196:	9801      	ldr	r0, [sp, #4]
    6198:	2201      	movs	r2, #1
    619a:	f10d 0103 	add.w	r1, sp, #3
    619e:	f000 fcfb 	bl	6b98 <bootutil_buffer_is_erased>
    61a2:	b110      	cbz	r0, 61aa <swap_read_status+0x56>
            BOOT_SET_SWAP_INFO(swap_info, 0, BOOT_SWAP_TYPE_NONE);
    61a4:	2301      	movs	r3, #1
    61a6:	f88d 3003 	strb.w	r3, [sp, #3]
            rc = 0;
        }

        /* Extract the swap type info */
        bs->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    61aa:	f89d 3003 	ldrb.w	r3, [sp, #3]
    61ae:	f003 030f 	and.w	r3, r3, #15
    61b2:	71eb      	strb	r3, [r5, #7]
    }

done:
    flash_area_close(fap);
    61b4:	9801      	ldr	r0, [sp, #4]
    61b6:	f000 fa0e 	bl	65d6 <flash_area_close>

    return rc;
}
    61ba:	4620      	mov	r0, r4
    61bc:	b002      	add	sp, #8
    61be:	bd70      	pop	{r4, r5, r6, pc}
            rc = BOOT_EFLASH;
    61c0:	2401      	movs	r4, #1
    61c2:	e7f7      	b.n	61b4 <swap_read_status+0x60>
    switch (bs->source) {
    61c4:	2407      	movs	r4, #7
    61c6:	e7f8      	b.n	61ba <swap_read_status+0x66>
        return BOOT_EFLASH;
    61c8:	2401      	movs	r4, #1
    61ca:	e7f6      	b.n	61ba <swap_read_status+0x66>

000061cc <swap_set_copy_done>:

int
swap_set_copy_done(uint8_t image_index)
{
    61cc:	b513      	push	{r0, r1, r4, lr}
    const struct flash_area *fap;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    61ce:	2002      	movs	r0, #2
    61d0:	a901      	add	r1, sp, #4
    61d2:	f7fb fc0f 	bl	19f4 <flash_area_open>
            &fap);
    if (rc != 0) {
    61d6:	b948      	cbnz	r0, 61ec <swap_set_copy_done+0x20>
        return BOOT_EFLASH;
    }

    rc = boot_write_copy_done(fap);
    61d8:	9801      	ldr	r0, [sp, #4]
    61da:	f7ff fe86 	bl	5eea <boot_write_copy_done>
    61de:	4604      	mov	r4, r0
    flash_area_close(fap);
    61e0:	9801      	ldr	r0, [sp, #4]
    61e2:	f000 f9f8 	bl	65d6 <flash_area_close>
    return rc;
}
    61e6:	4620      	mov	r0, r4
    61e8:	b002      	add	sp, #8
    61ea:	bd10      	pop	{r4, pc}
        return BOOT_EFLASH;
    61ec:	2401      	movs	r4, #1
    61ee:	e7fa      	b.n	61e6 <swap_set_copy_done+0x1a>

000061f0 <swap_set_image_ok>:

int
swap_set_image_ok(uint8_t image_index)
{
    61f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    const struct flash_area *fap;
    struct boot_swap_state state;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    61f2:	2002      	movs	r0, #2
    61f4:	a901      	add	r1, sp, #4
    61f6:	f7fb fbfd 	bl	19f4 <flash_area_open>
            &fap);
    if (rc != 0) {
    61fa:	b9a8      	cbnz	r0, 6228 <swap_set_image_ok+0x38>
        return BOOT_EFLASH;
    }

    rc = boot_read_swap_state(fap, &state);
    61fc:	9801      	ldr	r0, [sp, #4]
    61fe:	a902      	add	r1, sp, #8
    6200:	f7fd f970 	bl	34e4 <boot_read_swap_state>
    if (rc != 0) {
    6204:	4604      	mov	r4, r0
    6206:	b968      	cbnz	r0, 6224 <swap_set_image_ok+0x34>
        rc = BOOT_EFLASH;
        goto out;
    }

    if (state.image_ok == BOOT_FLAG_UNSET) {
    6208:	f89d 300b 	ldrb.w	r3, [sp, #11]
    620c:	2b03      	cmp	r3, #3
    620e:	d103      	bne.n	6218 <swap_set_image_ok+0x28>
        rc = boot_write_image_ok(fap);
    6210:	9801      	ldr	r0, [sp, #4]
    6212:	f000 fd1d 	bl	6c50 <boot_write_image_ok>
    6216:	4604      	mov	r4, r0
    }

out:
    flash_area_close(fap);
    6218:	9801      	ldr	r0, [sp, #4]
    621a:	f000 f9dc 	bl	65d6 <flash_area_close>
    return rc;
}
    621e:	4620      	mov	r0, r4
    6220:	b004      	add	sp, #16
    6222:	bd10      	pop	{r4, pc}
        rc = BOOT_EFLASH;
    6224:	2401      	movs	r4, #1
    6226:	e7f7      	b.n	6218 <swap_set_image_ok+0x28>
        return BOOT_EFLASH;
    6228:	2401      	movs	r4, #1
    622a:	e7f8      	b.n	621e <swap_set_image_ok+0x2e>

0000622c <boot_status_internal_off>:
{
    622c:	b530      	push	{r4, r5, lr}
    idx_sz = elem_sz * ((bs->op == BOOT_STATUS_OP_MOVE) ?
    622e:	7943      	ldrb	r3, [r0, #5]
           (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    6230:	6804      	ldr	r4, [r0, #0]
            BOOT_STATUS_MOVE_STATE_COUNT : BOOT_STATUS_SWAP_STATE_COUNT);
    6232:	2b01      	cmp	r3, #1
    6234:	bf08      	it	eq
    6236:	2201      	moveq	r2, #1
           (bs->state - BOOT_STATUS_STATE_0) * elem_sz;
    6238:	7903      	ldrb	r3, [r0, #4]
            BOOT_STATUS_MOVE_STATE_COUNT : BOOT_STATUS_SWAP_STATE_COUNT);
    623a:	bf18      	it	ne
    623c:	2202      	movne	r2, #2
    idx_sz = elem_sz * ((bs->op == BOOT_STATUS_OP_MOVE) ?
    623e:	fb01 f202 	mul.w	r2, r1, r2
           (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    6242:	f104 34ff 	add.w	r4, r4, #4294967295
           (bs->state - BOOT_STATUS_STATE_0) * elem_sz;
    6246:	f103 33ff 	add.w	r3, r3, #4294967295
           (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    624a:	fb02 f204 	mul.w	r2, r2, r4
               0 : (BOOT_MAX_IMG_SECTORS * BOOT_STATUS_MOVE_STATE_COUNT * elem_sz)) +
    624e:	bf14      	ite	ne
    6250:	01cd      	lslne	r5, r1, #7
    6252:	2500      	moveq	r5, #0
           (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    6254:	fb01 2103 	mla	r1, r1, r3, r2
}
    6258:	1948      	adds	r0, r1, r5
    625a:	bd30      	pop	{r4, r5, pc}

0000625c <mbedtls_asn1_get_len>:
 */
int mbedtls_asn1_get_len( unsigned char **p,
                  const unsigned char *end,
                  size_t *len )
{
    if( ( end - *p ) < 1 )
    625c:	6803      	ldr	r3, [r0, #0]
{
    625e:	b570      	push	{r4, r5, r6, lr}
    if( ( end - *p ) < 1 )
    6260:	1acd      	subs	r5, r1, r3
    6262:	2d00      	cmp	r5, #0
    6264:	dd0d      	ble.n	6282 <mbedtls_asn1_get_len+0x26>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( ( **p & 0x80 ) == 0 )
    6266:	f993 6000 	ldrsb.w	r6, [r3]
    626a:	781c      	ldrb	r4, [r3, #0]
    626c:	2e00      	cmp	r6, #0
    626e:	db0b      	blt.n	6288 <mbedtls_asn1_get_len+0x2c>
        *len = *(*p)++;
    6270:	1c5c      	adds	r4, r3, #1
    6272:	6004      	str	r4, [r0, #0]
    6274:	781b      	ldrb	r3, [r3, #0]
    6276:	6013      	str	r3, [r2, #0]
        default:
            return( MBEDTLS_ERR_ASN1_INVALID_LENGTH );
        }
    }

    if( *len > (size_t) ( end - *p ) )
    6278:	6803      	ldr	r3, [r0, #0]
    627a:	1ac9      	subs	r1, r1, r3
    627c:	6813      	ldr	r3, [r2, #0]
    627e:	428b      	cmp	r3, r1
    6280:	d932      	bls.n	62e8 <mbedtls_asn1_get_len+0x8c>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    6282:	f06f 005f 	mvn.w	r0, #95	; 0x5f

    return( 0 );
}
    6286:	bd70      	pop	{r4, r5, r6, pc}
        switch( **p & 0x7F )
    6288:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    628c:	3c01      	subs	r4, #1
    628e:	2c03      	cmp	r4, #3
    6290:	d827      	bhi.n	62e2 <mbedtls_asn1_get_len+0x86>
    6292:	e8df f004 	tbb	[pc, r4]
    6296:	0902      	.short	0x0902
    6298:	1e12      	.short	0x1e12
            if( ( end - *p ) < 2 )
    629a:	2d01      	cmp	r5, #1
    629c:	d0f1      	beq.n	6282 <mbedtls_asn1_get_len+0x26>
            *len = (*p)[1];
    629e:	785c      	ldrb	r4, [r3, #1]
    62a0:	6014      	str	r4, [r2, #0]
            (*p) += 2;
    62a2:	3302      	adds	r3, #2
            (*p) += 5;
    62a4:	6003      	str	r3, [r0, #0]
            break;
    62a6:	e7e7      	b.n	6278 <mbedtls_asn1_get_len+0x1c>
            if( ( end - *p ) < 3 )
    62a8:	2d02      	cmp	r5, #2
    62aa:	ddea      	ble.n	6282 <mbedtls_asn1_get_len+0x26>
            *len = ( (size_t)(*p)[1] << 8 ) | (*p)[2];
    62ac:	f8b3 4001 	ldrh.w	r4, [r3, #1]
    62b0:	ba64      	rev16	r4, r4
    62b2:	b2a4      	uxth	r4, r4
    62b4:	6014      	str	r4, [r2, #0]
            (*p) += 3;
    62b6:	3303      	adds	r3, #3
    62b8:	e7f4      	b.n	62a4 <mbedtls_asn1_get_len+0x48>
            if( ( end - *p ) < 4 )
    62ba:	2d03      	cmp	r5, #3
    62bc:	dde1      	ble.n	6282 <mbedtls_asn1_get_len+0x26>
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    62be:	789c      	ldrb	r4, [r3, #2]
            *len = ( (size_t)(*p)[1] << 16 ) |
    62c0:	785d      	ldrb	r5, [r3, #1]
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    62c2:	0224      	lsls	r4, r4, #8
            *len = ( (size_t)(*p)[1] << 16 ) |
    62c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    62c8:	78dd      	ldrb	r5, [r3, #3]
    62ca:	432c      	orrs	r4, r5
            *len = ( (size_t)(*p)[1] << 16 ) |
    62cc:	6014      	str	r4, [r2, #0]
            (*p) += 4;
    62ce:	3304      	adds	r3, #4
    62d0:	e7e8      	b.n	62a4 <mbedtls_asn1_get_len+0x48>
            if( ( end - *p ) < 5 )
    62d2:	2d04      	cmp	r5, #4
    62d4:	ddd5      	ble.n	6282 <mbedtls_asn1_get_len+0x26>
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    62d6:	f8d3 4001 	ldr.w	r4, [r3, #1]
    62da:	ba24      	rev	r4, r4
    62dc:	6014      	str	r4, [r2, #0]
            (*p) += 5;
    62de:	3305      	adds	r3, #5
    62e0:	e7e0      	b.n	62a4 <mbedtls_asn1_get_len+0x48>
    if( ( **p & 0x80 ) == 0 )
    62e2:	f06f 0063 	mvn.w	r0, #99	; 0x63
    62e6:	e7ce      	b.n	6286 <mbedtls_asn1_get_len+0x2a>
    return( 0 );
    62e8:	2000      	movs	r0, #0
    62ea:	e7cc      	b.n	6286 <mbedtls_asn1_get_len+0x2a>

000062ec <mbedtls_asn1_get_tag>:

int mbedtls_asn1_get_tag( unsigned char **p,
                  const unsigned char *end,
                  size_t *len, int tag )
{
    62ec:	b470      	push	{r4, r5, r6}
    if( ( end - *p ) < 1 )
    62ee:	6804      	ldr	r4, [r0, #0]
    62f0:	1b0e      	subs	r6, r1, r4
    62f2:	2e00      	cmp	r6, #0
    62f4:	dd07      	ble.n	6306 <mbedtls_asn1_get_tag+0x1a>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( **p != tag )
    62f6:	7826      	ldrb	r6, [r4, #0]
    62f8:	429e      	cmp	r6, r3
    62fa:	d108      	bne.n	630e <mbedtls_asn1_get_tag+0x22>
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );

    (*p)++;
    62fc:	3401      	adds	r4, #1
    62fe:	6004      	str	r4, [r0, #0]

    return( mbedtls_asn1_get_len( p, end, len ) );
}
    6300:	bc70      	pop	{r4, r5, r6}
    return( mbedtls_asn1_get_len( p, end, len ) );
    6302:	f7ff bfab 	b.w	625c <mbedtls_asn1_get_len>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    6306:	f06f 005f 	mvn.w	r0, #95	; 0x5f
}
    630a:	bc70      	pop	{r4, r5, r6}
    630c:	4770      	bx	lr
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );
    630e:	f06f 0061 	mvn.w	r0, #97	; 0x61
    6312:	e7fa      	b.n	630a <mbedtls_asn1_get_tag+0x1e>

00006314 <mbedtls_asn1_get_bitstring_null>:
/*
 * Get a bit string without unused bits
 */
int mbedtls_asn1_get_bitstring_null( unsigned char **p, const unsigned char *end,
                             size_t *len )
{
    6314:	b538      	push	{r3, r4, r5, lr}
    int ret = MBEDTLS_ERR_ERROR_CORRUPTION_DETECTED;

    if( ( ret = mbedtls_asn1_get_tag( p, end, len, MBEDTLS_ASN1_BIT_STRING ) ) != 0 )
    6316:	2303      	movs	r3, #3
{
    6318:	4604      	mov	r4, r0
    if( ( ret = mbedtls_asn1_get_tag( p, end, len, MBEDTLS_ASN1_BIT_STRING ) ) != 0 )
    631a:	f7ff ffe7 	bl	62ec <mbedtls_asn1_get_tag>
    631e:	b918      	cbnz	r0, 6328 <mbedtls_asn1_get_bitstring_null+0x14>
        return( ret );

    if( *len == 0 )
    6320:	6813      	ldr	r3, [r2, #0]
    6322:	b913      	cbnz	r3, 632a <mbedtls_asn1_get_bitstring_null+0x16>
        return( MBEDTLS_ERR_ASN1_INVALID_DATA );
    6324:	f06f 0067 	mvn.w	r0, #103	; 0x67
    if( **p != 0 )
        return( MBEDTLS_ERR_ASN1_INVALID_DATA );
    ++( *p );

    return( 0 );
}
    6328:	bd38      	pop	{r3, r4, r5, pc}
    --( *len );
    632a:	3b01      	subs	r3, #1
    632c:	6013      	str	r3, [r2, #0]
    if( **p != 0 )
    632e:	6823      	ldr	r3, [r4, #0]
    6330:	781a      	ldrb	r2, [r3, #0]
    6332:	2a00      	cmp	r2, #0
    6334:	d1f6      	bne.n	6324 <mbedtls_asn1_get_bitstring_null+0x10>
    ++( *p );
    6336:	3301      	adds	r3, #1
    6338:	6023      	str	r3, [r4, #0]
    return( 0 );
    633a:	e7f5      	b.n	6328 <mbedtls_asn1_get_bitstring_null+0x14>

0000633c <mbedtls_asn1_get_alg>:
}

int mbedtls_asn1_get_alg( unsigned char **p,
                  const unsigned char *end,
                  mbedtls_asn1_buf *alg, mbedtls_asn1_buf *params )
{
    633c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    6340:	4690      	mov	r8, r2
    6342:	461f      	mov	r7, r3
    int ret = MBEDTLS_ERR_ERROR_CORRUPTION_DETECTED;
    size_t len;

    if( ( ret = mbedtls_asn1_get_tag( p, end, &len,
    6344:	aa01      	add	r2, sp, #4
    6346:	2330      	movs	r3, #48	; 0x30
{
    6348:	4605      	mov	r5, r0
    634a:	4689      	mov	r9, r1
    if( ( ret = mbedtls_asn1_get_tag( p, end, &len,
    634c:	f7ff ffce 	bl	62ec <mbedtls_asn1_get_tag>
    6350:	4604      	mov	r4, r0
    6352:	b9f8      	cbnz	r0, 6394 <mbedtls_asn1_get_alg+0x58>
            MBEDTLS_ASN1_CONSTRUCTED | MBEDTLS_ASN1_SEQUENCE ) ) != 0 )
        return( ret );

    if( ( end - *p ) < 1 )
    6354:	682e      	ldr	r6, [r5, #0]
    6356:	eba9 0906 	sub.w	r9, r9, r6
    635a:	f1b9 0f00 	cmp.w	r9, #0
    635e:	dd35      	ble.n	63cc <mbedtls_asn1_get_alg+0x90>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    alg->tag = **p;
    end = *p + len;
    6360:	9901      	ldr	r1, [sp, #4]
    alg->tag = **p;
    6362:	7833      	ldrb	r3, [r6, #0]
    6364:	4642      	mov	r2, r8
    end = *p + len;
    6366:	440e      	add	r6, r1
    alg->tag = **p;
    6368:	f842 3b04 	str.w	r3, [r2], #4

    if( ( ret = mbedtls_asn1_get_tag( p, end, &alg->len, MBEDTLS_ASN1_OID ) ) != 0 )
    636c:	4631      	mov	r1, r6
    636e:	2306      	movs	r3, #6
    6370:	4628      	mov	r0, r5
    6372:	f7ff ffbb 	bl	62ec <mbedtls_asn1_get_tag>
    6376:	4604      	mov	r4, r0
    6378:	b960      	cbnz	r0, 6394 <mbedtls_asn1_get_alg+0x58>
        return( ret );

    alg->p = *p;
    637a:	682a      	ldr	r2, [r5, #0]
    *p += alg->len;
    637c:	f8d8 1004 	ldr.w	r1, [r8, #4]
    alg->p = *p;
    6380:	f8c8 2008 	str.w	r2, [r8, #8]
    *p += alg->len;
    6384:	1853      	adds	r3, r2, r1

    if( *p == end )
    6386:	42b3      	cmp	r3, r6
    *p += alg->len;
    6388:	602b      	str	r3, [r5, #0]
    if( *p == end )
    638a:	d107      	bne.n	639c <mbedtls_asn1_get_alg+0x60>
    {
        mbedtls_platform_zeroize( params, sizeof(mbedtls_asn1_buf) );
    638c:	210c      	movs	r1, #12
    638e:	4638      	mov	r0, r7
    6390:	f7fe f958 	bl	4644 <mbedtls_platform_zeroize>

    if( *p != end )
        return( MBEDTLS_ERR_ASN1_LENGTH_MISMATCH );

    return( 0 );
}
    6394:	4620      	mov	r0, r4
    6396:	b003      	add	sp, #12
    6398:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    params->tag = **p;
    639c:	5c51      	ldrb	r1, [r2, r1]
    639e:	463a      	mov	r2, r7
    (*p)++;
    63a0:	3301      	adds	r3, #1
    params->tag = **p;
    63a2:	f842 1b04 	str.w	r1, [r2], #4
    if( ( ret = mbedtls_asn1_get_len( p, end, &params->len ) ) != 0 )
    63a6:	4628      	mov	r0, r5
    (*p)++;
    63a8:	602b      	str	r3, [r5, #0]
    if( ( ret = mbedtls_asn1_get_len( p, end, &params->len ) ) != 0 )
    63aa:	4631      	mov	r1, r6
    63ac:	f7ff ff56 	bl	625c <mbedtls_asn1_get_len>
    63b0:	4604      	mov	r4, r0
    63b2:	2800      	cmp	r0, #0
    63b4:	d1ee      	bne.n	6394 <mbedtls_asn1_get_alg+0x58>
    params->p = *p;
    63b6:	682b      	ldr	r3, [r5, #0]
    *p += params->len;
    63b8:	687a      	ldr	r2, [r7, #4]
    params->p = *p;
    63ba:	60bb      	str	r3, [r7, #8]
    *p += params->len;
    63bc:	4413      	add	r3, r2
    if( *p != end )
    63be:	42b3      	cmp	r3, r6
    *p += params->len;
    63c0:	602b      	str	r3, [r5, #0]
        return( MBEDTLS_ERR_ASN1_LENGTH_MISMATCH );
    63c2:	bf0c      	ite	eq
    63c4:	4604      	moveq	r4, r0
    63c6:	f06f 0465 	mvnne.w	r4, #101	; 0x65
    63ca:	e7e3      	b.n	6394 <mbedtls_asn1_get_alg+0x58>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    63cc:	f06f 045f 	mvn.w	r4, #95	; 0x5f
    63d0:	e7e0      	b.n	6394 <mbedtls_asn1_get_alg+0x58>

000063d2 <cc310_sha256_update>:
{
    63d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((uint32_t) data < CONFIG_SRAM_BASE_ADDRESS) {
    63d4:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
{
    63d8:	af00      	add	r7, sp, #0
    63da:	4605      	mov	r5, r0
    63dc:	4614      	mov	r4, r2
    if ((uint32_t) data < CONFIG_SRAM_BASE_ADDRESS) {
    63de:	d210      	bcs.n	6402 <cc310_sha256_update+0x30>
        uint8_t stack_buffer[data_len];
    63e0:	1dd3      	adds	r3, r2, #7
    63e2:	f023 0307 	bic.w	r3, r3, #7
    if ((uint32_t) data < CONFIG_SRAM_BASE_ADDRESS) {
    63e6:	466e      	mov	r6, sp
        uint8_t stack_buffer[data_len];
    63e8:	ebad 0d03 	sub.w	sp, sp, r3
        memcpy(stack_buffer, data, block_len);
    63ec:	4668      	mov	r0, sp
    63ee:	f000 f9dd 	bl	67ac <memcpy>
        nrf_cc310_bl_hash_sha256_update(ctx, stack_buffer, block_len);
    63f2:	4669      	mov	r1, sp
    63f4:	4622      	mov	r2, r4
    63f6:	4628      	mov	r0, r5
    63f8:	f7fe fbe2 	bl	4bc0 <nrf_cc310_bl_hash_sha256_update>
    63fc:	46b5      	mov	sp, r6
};
    63fe:	46bd      	mov	sp, r7
    6400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        nrf_cc310_bl_hash_sha256_update(ctx, data, data_len);
    6402:	f7fe fbdd 	bl	4bc0 <nrf_cc310_bl_hash_sha256_update>
};
    6406:	e7fa      	b.n	63fe <cc310_sha256_update+0x2c>

00006408 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    6408:	b160      	cbz	r0, 6424 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    640a:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    640c:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    6410:	2b01      	cmp	r3, #1
    6412:	d003      	beq.n	641c <sys_notify_validate+0x14>
    6414:	2b03      	cmp	r3, #3
    6416:	d105      	bne.n	6424 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    6418:	6803      	ldr	r3, [r0, #0]
    641a:	b11b      	cbz	r3, 6424 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    641c:	2300      	movs	r3, #0
    641e:	6083      	str	r3, [r0, #8]
    6420:	4618      	mov	r0, r3
    6422:	4770      	bx	lr
		return -EINVAL;
    6424:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    6428:	4770      	bx	lr

0000642a <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    642a:	6843      	ldr	r3, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    642c:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    642e:	f003 0303 	and.w	r3, r3, #3
	switch (method) {
    6432:	2b03      	cmp	r3, #3
    6434:	f04f 0200 	mov.w	r2, #0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    6438:	bf0c      	ite	eq
    643a:	6803      	ldreq	r3, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    643c:	4613      	movne	r3, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    643e:	6042      	str	r2, [r0, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    6440:	4618      	mov	r0, r3
    6442:	4770      	bx	lr

00006444 <arch_printk_char_out>:
}
    6444:	2000      	movs	r0, #0
    6446:	4770      	bx	lr

00006448 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    6448:	b40f      	push	{r0, r1, r2, r3}
    644a:	b507      	push	{r0, r1, r2, lr}
    644c:	a904      	add	r1, sp, #16
    644e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    6452:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    6454:	f7fa ff8c 	bl	1370 <vprintk>
	}
	va_end(ap);
}
    6458:	b003      	add	sp, #12
    645a:	f85d eb04 	ldr.w	lr, [sp], #4
    645e:	b004      	add	sp, #16
    6460:	4770      	bx	lr

00006462 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    6462:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    6464:	f013 0307 	ands.w	r3, r3, #7
    6468:	d105      	bne.n	6476 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    646a:	6803      	ldr	r3, [r0, #0]
    646c:	2b00      	cmp	r3, #0
		evt = EVT_START;
    646e:	bf0c      	ite	eq
    6470:	2000      	moveq	r0, #0
    6472:	2003      	movne	r0, #3
    6474:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    6476:	2b02      	cmp	r3, #2
    6478:	d105      	bne.n	6486 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    647a:	8b43      	ldrh	r3, [r0, #26]
    647c:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    647e:	bf14      	ite	ne
    6480:	2000      	movne	r0, #0
    6482:	2004      	moveq	r0, #4
    6484:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    6486:	2b01      	cmp	r3, #1
    6488:	d105      	bne.n	6496 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    648a:	6803      	ldr	r3, [r0, #0]
    648c:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    648e:	bf0c      	ite	eq
    6490:	2000      	moveq	r0, #0
    6492:	2005      	movne	r0, #5
    6494:	4770      	bx	lr
	int evt = EVT_NOP;
    6496:	2000      	movs	r0, #0
}
    6498:	4770      	bx	lr

0000649a <notify_one>:
{
    649a:	b573      	push	{r0, r1, r4, r5, r6, lr}
    649c:	460d      	mov	r5, r1
    649e:	4606      	mov	r6, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    64a0:	4619      	mov	r1, r3
    64a2:	1d28      	adds	r0, r5, #4
{
    64a4:	9201      	str	r2, [sp, #4]
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    64a6:	9300      	str	r3, [sp, #0]
    64a8:	f7ff ffbf 	bl	642a <sys_notify_finalize>
	if (cb) {
    64ac:	4604      	mov	r4, r0
    64ae:	b140      	cbz	r0, 64c2 <notify_one+0x28>
		cb(mgr, cli, state, res);
    64b0:	e9dd 3200 	ldrd	r3, r2, [sp]
    64b4:	4629      	mov	r1, r5
    64b6:	4630      	mov	r0, r6
    64b8:	46a4      	mov	ip, r4
}
    64ba:	b002      	add	sp, #8
    64bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		cb(mgr, cli, state, res);
    64c0:	4760      	bx	ip
}
    64c2:	b002      	add	sp, #8
    64c4:	bd70      	pop	{r4, r5, r6, pc}

000064c6 <transition_complete>:
{
    64c6:	b410      	push	{r4}
    64c8:	f04f 0420 	mov.w	r4, #32
    64cc:	f3ef 8211 	mrs	r2, BASEPRI
    64d0:	f384 8812 	msr	BASEPRI_MAX, r4
    64d4:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    64d8:	6141      	str	r1, [r0, #20]
}
    64da:	f85d 4b04 	ldr.w	r4, [sp], #4
	process_event(mgr, EVT_COMPLETE, key);
    64de:	2101      	movs	r1, #1
    64e0:	f7fa bf54 	b.w	138c <process_event>

000064e4 <validate_args>:
{
    64e4:	b510      	push	{r4, lr}
    64e6:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    64e8:	b140      	cbz	r0, 64fc <validate_args+0x18>
    64ea:	b139      	cbz	r1, 64fc <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    64ec:	1d08      	adds	r0, r1, #4
    64ee:	f7ff ff8b 	bl	6408 <sys_notify_validate>
	if ((rv == 0)
    64f2:	b928      	cbnz	r0, 6500 <validate_args+0x1c>
	    && ((cli->notify.flags
    64f4:	68a3      	ldr	r3, [r4, #8]
    64f6:	f033 0303 	bics.w	r3, r3, #3
    64fa:	d001      	beq.n	6500 <validate_args+0x1c>
		rv = -EINVAL;
    64fc:	f06f 0015 	mvn.w	r0, #21
}
    6500:	bd10      	pop	{r4, pc}

00006502 <onoff_manager_init>:
{
    6502:	b538      	push	{r3, r4, r5, lr}
    6504:	460c      	mov	r4, r1
	if ((mgr == NULL)
    6506:	4605      	mov	r5, r0
    6508:	b158      	cbz	r0, 6522 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    650a:	b151      	cbz	r1, 6522 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    650c:	680b      	ldr	r3, [r1, #0]
    650e:	b143      	cbz	r3, 6522 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    6510:	684b      	ldr	r3, [r1, #4]
    6512:	b133      	cbz	r3, 6522 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    6514:	221c      	movs	r2, #28
    6516:	2100      	movs	r1, #0
    6518:	f000 f953 	bl	67c2 <memset>
    651c:	612c      	str	r4, [r5, #16]
	return 0;
    651e:	2000      	movs	r0, #0
}
    6520:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    6522:	f06f 0015 	mvn.w	r0, #21
    6526:	e7fb      	b.n	6520 <onoff_manager_init+0x1e>

00006528 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    6528:	b570      	push	{r4, r5, r6, lr}
    652a:	4604      	mov	r4, r0
    652c:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    652e:	f7ff ffd9 	bl	64e4 <validate_args>

	if (rv < 0) {
    6532:	1e05      	subs	r5, r0, #0
    6534:	db31      	blt.n	659a <onoff_request+0x72>
    6536:	f04f 0320 	mov.w	r3, #32
    653a:	f3ef 8111 	mrs	r1, BASEPRI
    653e:	f383 8812 	msr	BASEPRI_MAX, r3
    6542:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    6546:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    6548:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    654a:	f64f 75ff 	movw	r5, #65535	; 0xffff
    654e:	42ab      	cmp	r3, r5
    6550:	f000 0207 	and.w	r2, r0, #7
    6554:	d02e      	beq.n	65b4 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    6556:	2a02      	cmp	r2, #2
    6558:	d10e      	bne.n	6578 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    655a:	3301      	adds	r3, #1
    655c:	8363      	strh	r3, [r4, #26]
	rv = state;
    655e:	4615      	mov	r5, r2
		notify = true;
    6560:	2301      	movs	r3, #1
	__asm__ volatile(
    6562:	f381 8811 	msr	BASEPRI, r1
    6566:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    656a:	b1b3      	cbz	r3, 659a <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    656c:	2300      	movs	r3, #0
    656e:	4631      	mov	r1, r6
    6570:	4620      	mov	r0, r4
    6572:	f7ff ff92 	bl	649a <notify_one>
    6576:	e010      	b.n	659a <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    6578:	0783      	lsls	r3, r0, #30
    657a:	d001      	beq.n	6580 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    657c:	2a06      	cmp	r2, #6
    657e:	d10e      	bne.n	659e <onoff_request+0x76>
	parent->next = child;
    6580:	2300      	movs	r3, #0
    6582:	6033      	str	r3, [r6, #0]
Z_GENLIST_APPEND(slist, snode)
    6584:	6863      	ldr	r3, [r4, #4]
    6586:	b993      	cbnz	r3, 65ae <onoff_request+0x86>
	list->head = node;
    6588:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    658c:	4615      	mov	r5, r2
    658e:	b962      	cbnz	r2, 65aa <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    6590:	460a      	mov	r2, r1
    6592:	4620      	mov	r0, r4
    6594:	2102      	movs	r1, #2
    6596:	f7fa fef9 	bl	138c <process_event>
		}
	}

	return rv;
}
    659a:	4628      	mov	r0, r5
    659c:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    659e:	2a05      	cmp	r2, #5
    65a0:	bf0c      	ite	eq
    65a2:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    65a6:	f06f 0504 	mvnne.w	r5, #4
    65aa:	2300      	movs	r3, #0
    65ac:	e7d9      	b.n	6562 <onoff_request+0x3a>
	parent->next = child;
    65ae:	601e      	str	r6, [r3, #0]
	list->tail = node;
    65b0:	6066      	str	r6, [r4, #4]
}
    65b2:	e7eb      	b.n	658c <onoff_request+0x64>
		rv = -EAGAIN;
    65b4:	f06f 050a 	mvn.w	r5, #10
    65b8:	e7f7      	b.n	65aa <onoff_request+0x82>

000065ba <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_META, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    65ba:	4770      	bx	lr

000065bc <z_log_minimal_printk>:
#include <sys/printk.h>

#define HEXDUMP_BYTES_IN_LINE 8U

void z_log_minimal_printk(const char *fmt, ...)
{
    65bc:	b40f      	push	{r0, r1, r2, r3}
    65be:	b507      	push	{r0, r1, r2, lr}
    65c0:	a904      	add	r1, sp, #16
    65c2:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    65c6:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
    65c8:	f7fa fed2 	bl	1370 <vprintk>
	va_end(ap);
}
    65cc:	b003      	add	sp, #12
    65ce:	f85d eb04 	ldr.w	lr, [sp], #4
    65d2:	b004      	add	sp, #16
    65d4:	4770      	bx	lr

000065d6 <flash_area_close>:

void flash_area_close(const struct flash_area *fa)
{
	/* nothing to do for now */
}
    65d6:	4770      	bx	lr

000065d8 <flash_area_read>:

int flash_area_read(const struct flash_area *fa, off_t off, void *dst,
		    size_t len)
{
    65d8:	b573      	push	{r0, r1, r4, r5, r6, lr}


static inline bool is_in_flash_area_bounds(const struct flash_area *fa,
					   off_t off, size_t len)
{
	return (off >= 0) && ((off + len) <= fa->fa_size);
    65da:	1e0c      	subs	r4, r1, #0
    65dc:	4605      	mov	r5, r0
    65de:	9201      	str	r2, [sp, #4]
    65e0:	461e      	mov	r6, r3
    65e2:	db11      	blt.n	6608 <flash_area_read+0x30>
    65e4:	6881      	ldr	r1, [r0, #8]
    65e6:	18e3      	adds	r3, r4, r3
    65e8:	428b      	cmp	r3, r1
    65ea:	d80d      	bhi.n	6608 <flash_area_read+0x30>

	if (!is_in_flash_area_bounds(fa, off, len)) {
		return -EINVAL;
	}

	dev = device_get_binding(fa->fa_dev_name);
    65ec:	68c0      	ldr	r0, [r0, #12]
    65ee:	f7fd fe33 	bl	4258 <z_impl_device_get_binding>

	return flash_read(dev, fa->fa_off + off, dst, len);
    65f2:	6869      	ldr	r1, [r5, #4]
    65f4:	4421      	add	r1, r4
				    size_t len)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->read(dev, offset, data, len);
    65f6:	6883      	ldr	r3, [r0, #8]
    65f8:	9a01      	ldr	r2, [sp, #4]
    65fa:	681c      	ldr	r4, [r3, #0]
    65fc:	4633      	mov	r3, r6
    65fe:	46a4      	mov	ip, r4
}
    6600:	b002      	add	sp, #8
    6602:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6606:	4760      	bx	ip
    6608:	f06f 0015 	mvn.w	r0, #21
    660c:	b002      	add	sp, #8
    660e:	bd70      	pop	{r4, r5, r6, pc}

00006610 <flash_area_write>:

int flash_area_write(const struct flash_area *fa, off_t off, const void *src,
		     size_t len)
{
    6610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6614:	f1b1 0900 	subs.w	r9, r1, #0
    6618:	4607      	mov	r7, r0
    661a:	4690      	mov	r8, r2
    661c:	461e      	mov	r6, r3
    661e:	db22      	blt.n	6666 <flash_area_write+0x56>
    6620:	6882      	ldr	r2, [r0, #8]
    6622:	444b      	add	r3, r9
    6624:	4293      	cmp	r3, r2
    6626:	d81e      	bhi.n	6666 <flash_area_write+0x56>

	if (!is_in_flash_area_bounds(fa, off, len)) {
		return -EINVAL;
	}

	flash_dev = device_get_binding(fa->fa_dev_name);
    6628:	68c0      	ldr	r0, [r0, #12]
    662a:	f7fd fe15 	bl	4258 <z_impl_device_get_binding>

	rc = flash_write(flash_dev, fa->fa_off + off, (void *)src, len);
    662e:	6879      	ldr	r1, [r7, #4]
    6630:	4605      	mov	r5, r0
    6632:	4489      	add	r9, r1
			  size_t len);

static inline int z_impl_flash_write(const struct device *dev, off_t offset,
				     const void *data, size_t len)
{
	const struct flash_driver_api *api =
    6634:	6887      	ldr	r7, [r0, #8]
	/* write protection management in this function exists for keeping
	 * compatibility with out-of-tree drivers which are not aligned jet
	 * with write-protection API depreciation.
	 * This will be removed with flash_api_write_protection handler type.
	 */
	if (api->write_protection != NULL) {
    6636:	68fb      	ldr	r3, [r7, #12]
    6638:	b95b      	cbnz	r3, 6652 <flash_area_write+0x42>
		if (rc) {
			return rc;
		}
	}

	rc = api->write(dev, offset, data, len);
    663a:	687c      	ldr	r4, [r7, #4]
    663c:	4633      	mov	r3, r6
    663e:	4642      	mov	r2, r8
    6640:	4649      	mov	r1, r9
    6642:	4628      	mov	r0, r5
    6644:	47a0      	blx	r4

	if (api->write_protection != NULL) {
    6646:	68fb      	ldr	r3, [r7, #12]
	rc = api->write(dev, offset, data, len);
    6648:	4604      	mov	r4, r0
	if (api->write_protection != NULL) {
    664a:	b943      	cbnz	r3, 665e <flash_area_write+0x4e>

	return rc;
}
    664c:	4620      	mov	r0, r4
    664e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		rc = api->write_protection(dev, false);
    6652:	2100      	movs	r1, #0
    6654:	4798      	blx	r3
		if (rc) {
    6656:	4604      	mov	r4, r0
    6658:	2800      	cmp	r0, #0
    665a:	d0ee      	beq.n	663a <flash_area_write+0x2a>
    665c:	e7f6      	b.n	664c <flash_area_write+0x3c>
		(void) api->write_protection(dev, true);
    665e:	2101      	movs	r1, #1
    6660:	4628      	mov	r0, r5
    6662:	4798      	blx	r3
    6664:	e7f2      	b.n	664c <flash_area_write+0x3c>
		return -EINVAL;
    6666:	f06f 0415 	mvn.w	r4, #21
    666a:	e7ef      	b.n	664c <flash_area_write+0x3c>

0000666c <flash_area_erase>:

int flash_area_erase(const struct flash_area *fa, off_t off, size_t len)
{
    666c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6670:	1e0c      	subs	r4, r1, #0
    6672:	4605      	mov	r5, r0
    6674:	4617      	mov	r7, r2
    6676:	db25      	blt.n	66c4 <flash_area_erase+0x58>
    6678:	18a3      	adds	r3, r4, r2
    667a:	6882      	ldr	r2, [r0, #8]
    667c:	4293      	cmp	r3, r2
    667e:	d821      	bhi.n	66c4 <flash_area_erase+0x58>

	if (!is_in_flash_area_bounds(fa, off, len)) {
		return -EINVAL;
	}

	flash_dev = device_get_binding(fa->fa_dev_name);
    6680:	68c0      	ldr	r0, [r0, #12]
    6682:	f7fd fde9 	bl	4258 <z_impl_device_get_binding>

	rc = flash_erase(flash_dev, fa->fa_off + off, len);
    6686:	686d      	ldr	r5, [r5, #4]
    6688:	4606      	mov	r6, r0
    668a:	4425      	add	r5, r4
__syscall int flash_erase(const struct device *dev, off_t offset, size_t size);

static inline int z_impl_flash_erase(const struct device *dev, off_t offset,
				     size_t size)
{
	const struct flash_driver_api *api =
    668c:	f8d0 8008 	ldr.w	r8, [r0, #8]
	/* write protection management in this function exists for keeping
	 * compatibility with out-of-tree drivers which are not aligned jet
	 * with write-protection API depreciation.
	 * This will be removed with flash_api_write_protection handler type.
	 */
	if (api->write_protection != NULL) {
    6690:	f8d8 300c 	ldr.w	r3, [r8, #12]
    6694:	b963      	cbnz	r3, 66b0 <flash_area_erase+0x44>
		if (rc) {
			return rc;
		}
	}

	rc = api->erase(dev, offset, size);
    6696:	f8d8 3008 	ldr.w	r3, [r8, #8]
    669a:	463a      	mov	r2, r7
    669c:	4629      	mov	r1, r5
    669e:	4630      	mov	r0, r6
    66a0:	4798      	blx	r3

	if (api->write_protection != NULL) {
    66a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
	rc = api->erase(dev, offset, size);
    66a6:	4604      	mov	r4, r0
	if (api->write_protection != NULL) {
    66a8:	b943      	cbnz	r3, 66bc <flash_area_erase+0x50>

	return rc;
}
    66aa:	4620      	mov	r0, r4
    66ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rc = api->write_protection(dev, false);
    66b0:	2100      	movs	r1, #0
    66b2:	4798      	blx	r3
		if (rc) {
    66b4:	4604      	mov	r4, r0
    66b6:	2800      	cmp	r0, #0
    66b8:	d0ed      	beq.n	6696 <flash_area_erase+0x2a>
    66ba:	e7f6      	b.n	66aa <flash_area_erase+0x3e>
		(void) api->write_protection(dev, true);
    66bc:	2101      	movs	r1, #1
    66be:	4630      	mov	r0, r6
    66c0:	4798      	blx	r3
    66c2:	e7f2      	b.n	66aa <flash_area_erase+0x3e>
		return -EINVAL;
    66c4:	f06f 0415 	mvn.w	r4, #21
    66c8:	e7ef      	b.n	66aa <flash_area_erase+0x3e>

000066ca <flash_area_align>:

uint32_t flash_area_align(const struct flash_area *fa)
{
    66ca:	b508      	push	{r3, lr}
	const struct device *dev;

	dev = device_get_binding(fa->fa_dev_name);
    66cc:	68c0      	ldr	r0, [r0, #12]
    66ce:	f7fd fdc3 	bl	4258 <z_impl_device_get_binding>
static inline size_t z_impl_flash_get_write_block_size(const struct device *dev)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev)->write_block_size;
    66d2:	6883      	ldr	r3, [r0, #8]
    66d4:	691b      	ldr	r3, [r3, #16]
    66d6:	4798      	blx	r3

	return flash_get_write_block_size(dev);
}
    66d8:	6800      	ldr	r0, [r0, #0]
    66da:	bd08      	pop	{r3, pc}

000066dc <flash_area_erased_val>:
{
	return device_get_binding(fa->fa_dev_name);
}

uint8_t flash_area_erased_val(const struct flash_area *fa)
{
    66dc:	b508      	push	{r3, lr}
	const struct flash_parameters *param;

	param = flash_get_parameters(device_get_binding(fa->fa_dev_name));
    66de:	68c0      	ldr	r0, [r0, #12]
    66e0:	f7fd fdba 	bl	4258 <z_impl_device_get_binding>
static inline const struct flash_parameters *z_impl_flash_get_parameters(const struct device *dev)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev);
    66e4:	6883      	ldr	r3, [r0, #8]
    66e6:	691b      	ldr	r3, [r3, #16]
    66e8:	4798      	blx	r3

	return param->erase_value;
}
    66ea:	7900      	ldrb	r0, [r0, #4]
    66ec:	bd08      	pop	{r3, pc}

000066ee <get_sectors_cb>:
{
    66ee:	b570      	push	{r4, r5, r6, lr}
	if (info->start_offset < data->area_off) {
    66f0:	6802      	ldr	r2, [r0, #0]
    66f2:	684c      	ldr	r4, [r1, #4]
    66f4:	42a2      	cmp	r2, r4
    66f6:	d316      	bcc.n	6726 <get_sectors_cb+0x38>
	} else if (info->start_offset >= data->area_off + data->area_len) {
    66f8:	688b      	ldr	r3, [r1, #8]
    66fa:	4423      	add	r3, r4
    66fc:	429a      	cmp	r2, r3
    66fe:	d206      	bcs.n	670e <get_sectors_cb+0x20>
	} else if (data->ret_idx >= data->ret_len) {
    6700:	e9d1 3504 	ldrd	r3, r5, [r1, #16]
    6704:	42ab      	cmp	r3, r5
    6706:	d304      	bcc.n	6712 <get_sectors_cb+0x24>
		data->status = -ENOMEM;
    6708:	f06f 030b 	mvn.w	r3, #11
    670c:	618b      	str	r3, [r1, #24]
		*bail_value = false;
    670e:	2000      	movs	r0, #0
    6710:	e00a      	b.n	6728 <get_sectors_cb+0x3a>
	ret[data->ret_idx].fs_off = info->start_offset - data->area_off;
    6712:	68cd      	ldr	r5, [r1, #12]
    6714:	1b12      	subs	r2, r2, r4
    6716:	eb05 06c3 	add.w	r6, r5, r3, lsl #3
    671a:	f845 2033 	str.w	r2, [r5, r3, lsl #3]
	ret[data->ret_idx].fs_size = info->size;
    671e:	6842      	ldr	r2, [r0, #4]
    6720:	6072      	str	r2, [r6, #4]
	data->ret_idx++;
    6722:	3301      	adds	r3, #1
    6724:	610b      	str	r3, [r1, #16]
		*bail_value = true;
    6726:	2001      	movs	r0, #1
}
    6728:	bd70      	pop	{r4, r5, r6, pc}

0000672a <abort_function>:
{
    672a:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    672c:	2000      	movs	r0, #0
    672e:	f7fb f94d 	bl	19cc <sys_reboot>

00006732 <nrf_cc3xx_platform_mutex_init>:
/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
	// No thread-safe mutexes are required
}
    6732:	4770      	bx	lr

00006734 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    6734:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    6736:	6800      	ldr	r0, [r0, #0]
    6738:	f7fb b9d2 	b.w	1ae0 <z_arm_fatal_error>

0000673c <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    673c:	2100      	movs	r1, #0
    673e:	2001      	movs	r0, #1
    6740:	f7fb b9ce 	b.w	1ae0 <z_arm_fatal_error>

00006744 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    6744:	b508      	push	{r3, lr}
	handler();
    6746:	f7fb fa2f 	bl	1ba8 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    674a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    674e:	f7fb bab5 	b.w	1cbc <z_arm_exc_exit>

00006752 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    6752:	3901      	subs	r1, #1
    6754:	4603      	mov	r3, r0
    6756:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    675a:	b90a      	cbnz	r2, 6760 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    675c:	701a      	strb	r2, [r3, #0]

	return dest;
}
    675e:	4770      	bx	lr
		*d = *s;
    6760:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    6764:	e7f7      	b.n	6756 <strcpy+0x4>

00006766 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    6766:	4603      	mov	r3, r0
	size_t n = 0;
    6768:	2000      	movs	r0, #0

	while (*s != '\0') {
    676a:	5c1a      	ldrb	r2, [r3, r0]
    676c:	b902      	cbnz	r2, 6770 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    676e:	4770      	bx	lr
		n++;
    6770:	3001      	adds	r0, #1
    6772:	e7fa      	b.n	676a <strlen+0x4>

00006774 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    6774:	3801      	subs	r0, #1
    6776:	3901      	subs	r1, #1
    6778:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    677c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    6780:	4293      	cmp	r3, r2
    6782:	d101      	bne.n	6788 <strcmp+0x14>
    6784:	2b00      	cmp	r3, #0
    6786:	d1f7      	bne.n	6778 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    6788:	1a98      	subs	r0, r3, r2
    678a:	4770      	bx	lr

0000678c <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
    678c:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    678e:	b15a      	cbz	r2, 67a8 <memcmp+0x1c>
    6790:	3901      	subs	r1, #1
    6792:	1884      	adds	r4, r0, r2
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    6794:	f810 2b01 	ldrb.w	r2, [r0], #1
    6798:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    679c:	42a0      	cmp	r0, r4
    679e:	d001      	beq.n	67a4 <memcmp+0x18>
    67a0:	429a      	cmp	r2, r3
    67a2:	d0f7      	beq.n	6794 <memcmp+0x8>
		c1++;
		c2++;
	}

	return *c1 - *c2;
    67a4:	1ad0      	subs	r0, r2, r3
}
    67a6:	bd10      	pop	{r4, pc}
		return 0;
    67a8:	4610      	mov	r0, r2
    67aa:	e7fc      	b.n	67a6 <memcmp+0x1a>

000067ac <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    67ac:	b510      	push	{r4, lr}
    67ae:	1e43      	subs	r3, r0, #1
    67b0:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    67b2:	4291      	cmp	r1, r2
    67b4:	d100      	bne.n	67b8 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    67b6:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    67b8:	f811 4b01 	ldrb.w	r4, [r1], #1
    67bc:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    67c0:	e7f7      	b.n	67b2 <memcpy+0x6>

000067c2 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    67c2:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    67c4:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    67c6:	4603      	mov	r3, r0
	while (n > 0) {
    67c8:	4293      	cmp	r3, r2
    67ca:	d100      	bne.n	67ce <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    67cc:	4770      	bx	lr
		*(d_byte++) = c_byte;
    67ce:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    67d2:	e7f9      	b.n	67c8 <memset+0x6>

000067d4 <_stdout_hook_default>:
}
    67d4:	f04f 30ff 	mov.w	r0, #4294967295
    67d8:	4770      	bx	lr

000067da <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    67da:	6902      	ldr	r2, [r0, #16]
    67dc:	b2cb      	uxtb	r3, r1
    67de:	210c      	movs	r1, #12
    67e0:	fb03 2101 	mla	r1, r3, r1, r2
    67e4:	6c08      	ldr	r0, [r1, #64]	; 0x40
}
    67e6:	f000 0007 	and.w	r0, r0, #7
    67ea:	4770      	bx	lr

000067ec <set_off_state>:
	__asm__ volatile(
    67ec:	f04f 0320 	mov.w	r3, #32
    67f0:	f3ef 8211 	mrs	r2, BASEPRI
    67f4:	f383 8812 	msr	BASEPRI_MAX, r3
    67f8:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    67fc:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    67fe:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    6802:	d001      	beq.n	6808 <set_off_state+0x1c>
    6804:	428b      	cmp	r3, r1
    6806:	d107      	bne.n	6818 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    6808:	2301      	movs	r3, #1
    680a:	6003      	str	r3, [r0, #0]
	int err = 0;
    680c:	2000      	movs	r0, #0
	__asm__ volatile(
    680e:	f382 8811 	msr	BASEPRI, r2
    6812:	f3bf 8f6f 	isb	sy
}
    6816:	4770      	bx	lr
		err = -EPERM;
    6818:	f04f 30ff 	mov.w	r0, #4294967295
    681c:	e7f7      	b.n	680e <set_off_state+0x22>

0000681e <set_starting_state>:
{
    681e:	b510      	push	{r4, lr}
	__asm__ volatile(
    6820:	f04f 0320 	mov.w	r3, #32
    6824:	f3ef 8211 	mrs	r2, BASEPRI
    6828:	f383 8812 	msr	BASEPRI_MAX, r3
    682c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    6830:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    6832:	f003 0407 	and.w	r4, r3, #7
    6836:	2c01      	cmp	r4, #1
    6838:	d106      	bne.n	6848 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    683a:	6001      	str	r1, [r0, #0]
	int err = 0;
    683c:	2000      	movs	r0, #0
	__asm__ volatile(
    683e:	f382 8811 	msr	BASEPRI, r2
    6842:	f3bf 8f6f 	isb	sy
}
    6846:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    6848:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    684c:	428b      	cmp	r3, r1
		err = -EALREADY;
    684e:	bf14      	ite	ne
    6850:	f04f 30ff 	movne.w	r0, #4294967295
    6854:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    6858:	e7f1      	b.n	683e <set_starting_state+0x20>

0000685a <set_on_state>:
	__asm__ volatile(
    685a:	f04f 0320 	mov.w	r3, #32
    685e:	f3ef 8211 	mrs	r2, BASEPRI
    6862:	f383 8812 	msr	BASEPRI_MAX, r3
    6866:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    686a:	6803      	ldr	r3, [r0, #0]
    686c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    6870:	f043 0302 	orr.w	r3, r3, #2
    6874:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    6876:	f382 8811 	msr	BASEPRI, r2
    687a:	f3bf 8f6f 	isb	sy
}
    687e:	4770      	bx	lr

00006880 <api_blocking_start>:
}
    6880:	f06f 0085 	mvn.w	r0, #133	; 0x85
    6884:	4770      	bx	lr

00006886 <onoff_started_callback>:
	return &data->mgr[type];
    6886:	6900      	ldr	r0, [r0, #16]
{
    6888:	b410      	push	{r4}
	return &data->mgr[type];
    688a:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    688c:	241c      	movs	r4, #28
    688e:	fb03 0004 	mla	r0, r3, r4, r0
    6892:	2100      	movs	r1, #0
}
    6894:	f85d 4b04 	ldr.w	r4, [sp], #4
	notify(mgr, 0);
    6898:	4710      	bx	r2

0000689a <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    689a:	2000      	movs	r0, #0
    689c:	f7fd b85c 	b.w	3958 <nrfx_clock_start>

000068a0 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    68a0:	2000      	movs	r0, #0
    68a2:	f7fd b88b 	b.w	39bc <nrfx_clock_stop>

000068a6 <api_stop>:
{
    68a6:	b538      	push	{r3, r4, r5, lr}
    68a8:	b2c9      	uxtb	r1, r1
	err = set_off_state(&subdata->flags, ctx);
    68aa:	240c      	movs	r4, #12
    68ac:	434c      	muls	r4, r1
{
    68ae:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
    68b0:	6900      	ldr	r0, [r0, #16]
    68b2:	f104 0340 	add.w	r3, r4, #64	; 0x40
    68b6:	2180      	movs	r1, #128	; 0x80
    68b8:	4418      	add	r0, r3
    68ba:	f7ff ff97 	bl	67ec <set_off_state>
	if (err < 0) {
    68be:	2800      	cmp	r0, #0
    68c0:	db04      	blt.n	68cc <api_stop+0x26>
	get_sub_config(dev, type)->stop();
    68c2:	6869      	ldr	r1, [r5, #4]
    68c4:	440c      	add	r4, r1
    68c6:	6863      	ldr	r3, [r4, #4]
    68c8:	4798      	blx	r3
	return 0;
    68ca:	2000      	movs	r0, #0
}
    68cc:	bd38      	pop	{r3, r4, r5, pc}

000068ce <api_start>:
{
    68ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    68d2:	b2c9      	uxtb	r1, r1
	err = set_starting_state(&subdata->flags, ctx);
    68d4:	240c      	movs	r4, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    68d6:	6905      	ldr	r5, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    68d8:	434c      	muls	r4, r1
{
    68da:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    68dc:	f104 0040 	add.w	r0, r4, #64	; 0x40
    68e0:	2180      	movs	r1, #128	; 0x80
    68e2:	4428      	add	r0, r5
{
    68e4:	4690      	mov	r8, r2
    68e6:	461f      	mov	r7, r3
	err = set_starting_state(&subdata->flags, ctx);
    68e8:	f7ff ff99 	bl	681e <set_starting_state>
	if (err < 0) {
    68ec:	2800      	cmp	r0, #0
    68ee:	db06      	blt.n	68fe <api_start+0x30>
	subdata->cb = cb;
    68f0:	4425      	add	r5, r4
	subdata->user_data = user_data;
    68f2:	e9c5 870e 	strd	r8, r7, [r5, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    68f6:	6873      	ldr	r3, [r6, #4]
    68f8:	591b      	ldr	r3, [r3, r4]
    68fa:	4798      	blx	r3
	return 0;
    68fc:	2000      	movs	r0, #0
}
    68fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006902 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6902:	6843      	ldr	r3, [r0, #4]
    6904:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    6906:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    690a:	600b      	str	r3, [r1, #0]
}
    690c:	2000      	movs	r0, #0
    690e:	4770      	bx	lr

00006910 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6910:	6843      	ldr	r3, [r0, #4]
    6912:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    6914:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    6918:	4042      	eors	r2, r0
    691a:	400a      	ands	r2, r1
    691c:	4042      	eors	r2, r0
    p_reg->OUT = value;
    691e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    6922:	2000      	movs	r0, #0
    6924:	4770      	bx	lr

00006926 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6926:	6843      	ldr	r3, [r0, #4]
    6928:	685b      	ldr	r3, [r3, #4]
}
    692a:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    692c:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    6930:	4770      	bx	lr

00006932 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6932:	6843      	ldr	r3, [r0, #4]
    6934:	685b      	ldr	r3, [r3, #4]
}
    6936:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    6938:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    693c:	4770      	bx	lr

0000693e <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    693e:	6843      	ldr	r3, [r0, #4]
    6940:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    6942:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    6946:	4059      	eors	r1, r3
    p_reg->OUT = value;
    6948:	f8c2 1504 	str.w	r1, [r2, #1284]	; 0x504
}
    694c:	2000      	movs	r0, #0
    694e:	4770      	bx	lr

00006950 <gpio_nrfx_manage_callback>:
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    6950:	6903      	ldr	r3, [r0, #16]
Z_GENLIST_IS_EMPTY(slist)
    6952:	6858      	ldr	r0, [r3, #4]
{
    6954:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    6956:	b158      	cbz	r0, 6970 <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    6958:	2400      	movs	r4, #0
    695a:	4281      	cmp	r1, r0
    695c:	d113      	bne.n	6986 <gpio_nrfx_manage_callback+0x36>
Z_GENLIST_REMOVE(slist, snode)
    695e:	6808      	ldr	r0, [r1, #0]
    6960:	b95c      	cbnz	r4, 697a <gpio_nrfx_manage_callback+0x2a>
    6962:	689c      	ldr	r4, [r3, #8]
	list->head = node;
    6964:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    6966:	42a1      	cmp	r1, r4
    6968:	d100      	bne.n	696c <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    696a:	6098      	str	r0, [r3, #8]
	parent->next = child;
    696c:	2000      	movs	r0, #0
    696e:	6008      	str	r0, [r1, #0]
	if (set) {
    6970:	b972      	cbnz	r2, 6990 <gpio_nrfx_manage_callback+0x40>
	return 0;
    6972:	2000      	movs	r0, #0
}
    6974:	bd30      	pop	{r4, r5, pc}
    6976:	4628      	mov	r0, r5
    6978:	e7ef      	b.n	695a <gpio_nrfx_manage_callback+0xa>
    697a:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    697c:	6898      	ldr	r0, [r3, #8]
    697e:	4281      	cmp	r1, r0
	list->tail = node;
    6980:	bf08      	it	eq
    6982:	609c      	streq	r4, [r3, #8]
}
    6984:	e7f2      	b.n	696c <gpio_nrfx_manage_callback+0x1c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    6986:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    6988:	4604      	mov	r4, r0
    698a:	2d00      	cmp	r5, #0
    698c:	d1f3      	bne.n	6976 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    698e:	b13a      	cbz	r2, 69a0 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
    6990:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    6992:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    6994:	6898      	ldr	r0, [r3, #8]
	list->head = node;
    6996:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    6998:	2800      	cmp	r0, #0
    699a:	d1ea      	bne.n	6972 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    699c:	6099      	str	r1, [r3, #8]
}
    699e:	e7e9      	b.n	6974 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    69a0:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    69a4:	e7e6      	b.n	6974 <gpio_nrfx_manage_callback+0x24>

000069a6 <is_regular_addr_valid>:
{
    69a6:	b538      	push	{r3, r4, r5, lr}
    69a8:	4604      	mov	r4, r0
    69aa:	460d      	mov	r5, r1
	size_t flash_size = nrfx_nvmc_flash_size_get();
    69ac:	f000 f9df 	bl	6d6e <nrfx_nvmc_flash_size_get>
	if (addr >= flash_size ||
    69b0:	4284      	cmp	r4, r0
    69b2:	d209      	bcs.n	69c8 <is_regular_addr_valid+0x22>
    69b4:	2c00      	cmp	r4, #0
    69b6:	db07      	blt.n	69c8 <is_regular_addr_valid+0x22>
	    addr < 0 ||
    69b8:	42a8      	cmp	r0, r5
    69ba:	d305      	bcc.n	69c8 <is_regular_addr_valid+0x22>
	    (addr) + len > flash_size) {
    69bc:	1961      	adds	r1, r4, r5
	    len > flash_size ||
    69be:	4281      	cmp	r1, r0
    69c0:	bf8c      	ite	hi
    69c2:	2000      	movhi	r0, #0
    69c4:	2001      	movls	r0, #1
}
    69c6:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    69c8:	2000      	movs	r0, #0
    69ca:	e7fc      	b.n	69c6 <is_regular_addr_valid+0x20>

000069cc <flash_page_foreach>:
	return count;
}

void flash_page_foreach(const struct device *dev, flash_page_cb cb,
			void *data)
{
    69cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const struct flash_pages_layout *layout;
	struct flash_pages_info page_info;
	size_t block, num_blocks, page = 0, i;
	off_t off = 0;

	api->page_layout(dev, &layout, &num_blocks);
    69d0:	6883      	ldr	r3, [r0, #8]
{
    69d2:	b086      	sub	sp, #24
	api->page_layout(dev, &layout, &num_blocks);
    69d4:	695b      	ldr	r3, [r3, #20]
{
    69d6:	4688      	mov	r8, r1
    69d8:	4691      	mov	r9, r2
	api->page_layout(dev, &layout, &num_blocks);
    69da:	a901      	add	r1, sp, #4
    69dc:	aa02      	add	r2, sp, #8
    69de:	4798      	blx	r3
	off_t off = 0;
    69e0:	2400      	movs	r4, #0
	size_t block, num_blocks, page = 0, i;
    69e2:	46a2      	mov	sl, r4

	for (block = 0; block < num_blocks; block++) {
    69e4:	4625      	mov	r5, r4
    69e6:	9b02      	ldr	r3, [sp, #8]
    69e8:	42ab      	cmp	r3, r5
    69ea:	d802      	bhi.n	69f2 <flash_page_foreach+0x26>

			off += page_info.size;
			page++;
		}
	}
}
    69ec:	b006      	add	sp, #24
    69ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		const struct flash_pages_layout *l = &layout[block];
    69f2:	9f01      	ldr	r7, [sp, #4]
    69f4:	eb07 07c5 	add.w	r7, r7, r5, lsl #3
		for (i = 0; i < l->pages_count; i++) {
    69f8:	2600      	movs	r6, #0
		page_info.size = l->pages_size;
    69fa:	687b      	ldr	r3, [r7, #4]
    69fc:	9304      	str	r3, [sp, #16]
		for (i = 0; i < l->pages_count; i++) {
    69fe:	683a      	ldr	r2, [r7, #0]
    6a00:	42b2      	cmp	r2, r6
    6a02:	eb0a 0306 	add.w	r3, sl, r6
    6a06:	d802      	bhi.n	6a0e <flash_page_foreach+0x42>
	for (block = 0; block < num_blocks; block++) {
    6a08:	3501      	adds	r5, #1
    6a0a:	469a      	mov	sl, r3
    6a0c:	e7eb      	b.n	69e6 <flash_page_foreach+0x1a>
			if (!cb(&page_info, data)) {
    6a0e:	4649      	mov	r1, r9
    6a10:	a803      	add	r0, sp, #12
			page_info.start_offset = off;
    6a12:	9403      	str	r4, [sp, #12]
			page_info.index = page;
    6a14:	9305      	str	r3, [sp, #20]
			if (!cb(&page_info, data)) {
    6a16:	47c0      	blx	r8
    6a18:	2800      	cmp	r0, #0
    6a1a:	d0e7      	beq.n	69ec <flash_page_foreach+0x20>
			off += page_info.size;
    6a1c:	9b04      	ldr	r3, [sp, #16]
		for (i = 0; i < l->pages_count; i++) {
    6a1e:	3601      	adds	r6, #1
			off += page_info.size;
    6a20:	441c      	add	r4, r3
		for (i = 0; i < l->pages_count; i++) {
    6a22:	e7ec      	b.n	69fe <flash_page_foreach+0x32>

00006a24 <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    6a24:	6843      	ldr	r3, [r0, #4]
    6a26:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    6a28:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    6a2c:	05d1      	lsls	r1, r2, #23
    6a2e:	d518      	bpl.n	6a62 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6a30:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    6a34:	b1aa      	cbz	r2, 6a62 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    6a36:	f04f 0120 	mov.w	r1, #32
    6a3a:	f3ef 8211 	mrs	r2, BASEPRI
    6a3e:	f381 8812 	msr	BASEPRI_MAX, r1
    6a42:	f3bf 8f6f 	isb	sy
    6a46:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    6a4a:	b131      	cbz	r1, 6a5a <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6a4c:	2100      	movs	r1, #0
    6a4e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    6a52:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6a56:	2101      	movs	r1, #1
    6a58:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    6a5a:	f382 8811 	msr	BASEPRI, r2
    6a5e:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6a62:	6842      	ldr	r2, [r0, #4]
    6a64:	6852      	ldr	r2, [r2, #4]
    6a66:	06d2      	lsls	r2, r2, #27
    6a68:	d515      	bpl.n	6a96 <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    6a6a:	f04f 0120 	mov.w	r1, #32
    6a6e:	f3ef 8211 	mrs	r2, BASEPRI
    6a72:	f381 8812 	msr	BASEPRI_MAX, r1
    6a76:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6a7a:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    6a7e:	b111      	cbz	r1, 6a86 <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    6a80:	2100      	movs	r1, #0
    6a82:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    6a86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    6a8a:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    6a8e:	f382 8811 	msr	BASEPRI, r2
    6a92:	f3bf 8f6f 	isb	sy
}
    6a96:	4770      	bx	lr

00006a98 <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    6a98:	6902      	ldr	r2, [r0, #16]
{
    6a9a:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    6a9c:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    6aa0:	e883 0003 	stmia.w	r3, {r0, r1}
}
    6aa4:	2000      	movs	r0, #0
    6aa6:	4770      	bx	lr

00006aa8 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    6aa8:	6843      	ldr	r3, [r0, #4]
    6aaa:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    6aac:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    6ab0:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    6ab4:	4770      	bx	lr

00006ab6 <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    6ab6:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    6ab8:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6aba:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6abe:	b940      	cbnz	r0, 6ad2 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    6ac0:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6ac2:	0792      	lsls	r2, r2, #30
    6ac4:	d406      	bmi.n	6ad4 <is_tx_ready+0x1e>
    6ac6:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    6aca:	3800      	subs	r0, #0
    6acc:	bf18      	it	ne
    6ace:	2001      	movne	r0, #1
    6ad0:	4770      	bx	lr
    6ad2:	2001      	movs	r0, #1
}
    6ad4:	4770      	bx	lr

00006ad6 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    6ad6:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    6ad8:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    6ada:	681b      	ldr	r3, [r3, #0]
    6adc:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    6ae0:	b148      	cbz	r0, 6af6 <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    6ae2:	7c52      	ldrb	r2, [r2, #17]
    6ae4:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6ae6:	2000      	movs	r0, #0
    6ae8:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    6aec:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6af0:	2201      	movs	r2, #1
    6af2:	601a      	str	r2, [r3, #0]
	return 0;
    6af4:	4770      	bx	lr
		return -1;
    6af6:	f04f 30ff 	mov.w	r0, #4294967295
}
    6afa:	4770      	bx	lr

00006afc <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    6afc:	b510      	push	{r4, lr}
    6afe:	2200      	movs	r2, #0
    6b00:	4604      	mov	r4, r0
    6b02:	2101      	movs	r1, #1
    6b04:	2002      	movs	r0, #2
    6b06:	f7fb f837 	bl	1b78 <z_arm_irq_priority_set>
    6b0a:	2002      	movs	r0, #2
    6b0c:	f7fb f816 	bl	1b3c <arch_irq_enable>
    6b10:	4620      	mov	r0, r4
    6b12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6b16:	f7fc b989 	b.w	2e2c <uarte_instance_init.isra.0>

00006b1a <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    6b1a:	b510      	push	{r4, lr}
    6b1c:	2200      	movs	r2, #0
    6b1e:	4604      	mov	r4, r0
    6b20:	2101      	movs	r1, #1
    6b22:	2028      	movs	r0, #40	; 0x28
    6b24:	f7fb f828 	bl	1b78 <z_arm_irq_priority_set>
    6b28:	2028      	movs	r0, #40	; 0x28
    6b2a:	f7fb f807 	bl	1b3c <arch_irq_enable>
    6b2e:	4620      	mov	r0, r4
    6b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6b34:	f7fc b97a 	b.w	2e2c <uarte_instance_init.isra.0>

00006b38 <fprotect_area>:
}
#endif

int fprotect_area(uint32_t start, size_t length)
{
	return fprotect_set_permission(start, length,
    6b38:	2202      	movs	r2, #2
    6b3a:	f7fc bc65 	b.w	3408 <fprotect_set_permission>

00006b3e <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    6b3e:	f7fd bd2b 	b.w	4598 <nrf_cc3xx_platform_init_no_rng>

00006b42 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    6b42:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    6b44:	f7fa ffa8 	bl	1a98 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    6b48:	f7ff fdf3 	bl	6732 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    6b4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    6b50:	f7fd bd22 	b.w	4598 <nrf_cc3xx_platform_init_no_rng>

00006b54 <bootutil_buffer_is_erased.part.0>:
bool bootutil_buffer_is_erased(const struct flash_area *area,
    6b54:	b538      	push	{r3, r4, r5, lr}
    6b56:	460c      	mov	r4, r1
    6b58:	4615      	mov	r5, r2
    6b5a:	4425      	add	r5, r4
    erased_val = flash_area_erased_val(area);
    6b5c:	f7ff fdbe 	bl	66dc <flash_area_erased_val>
    for (i = 0, u8b = (uint8_t *)buffer; i < len; i++) {
    6b60:	4621      	mov	r1, r4
    6b62:	42a9      	cmp	r1, r5
    6b64:	d101      	bne.n	6b6a <bootutil_buffer_is_erased.part.0+0x16>
    return true;
    6b66:	2001      	movs	r0, #1
}
    6b68:	bd38      	pop	{r3, r4, r5, pc}
        if (u8b[i] != erased_val) {
    6b6a:	f811 3b01 	ldrb.w	r3, [r1], #1
    6b6e:	4298      	cmp	r0, r3
    6b70:	d0f7      	beq.n	6b62 <bootutil_buffer_is_erased.part.0+0xe>
            return false;
    6b72:	2000      	movs	r0, #0
    6b74:	e7f8      	b.n	6b68 <bootutil_buffer_is_erased.part.0+0x14>

00006b76 <boot_swap_info_off>:
    return boot_copy_done_off(fap) - BOOT_MAX_ALIGN;
    6b76:	6880      	ldr	r0, [r0, #8]
}
    6b78:	3828      	subs	r0, #40	; 0x28
    6b7a:	4770      	bx	lr

00006b7c <boot_magic_compatible_check>:
    switch (tbl_val) {
    6b7c:	2804      	cmp	r0, #4
    6b7e:	d009      	beq.n	6b94 <boot_magic_compatible_check+0x18>
    6b80:	2805      	cmp	r0, #5
    6b82:	d103      	bne.n	6b8c <boot_magic_compatible_check+0x10>
        return val != BOOT_MAGIC_GOOD;
    6b84:	1e48      	subs	r0, r1, #1
    6b86:	bf18      	it	ne
    6b88:	2001      	movne	r0, #1
    6b8a:	4770      	bx	lr
        return tbl_val == val;
    6b8c:	1a43      	subs	r3, r0, r1
    6b8e:	4258      	negs	r0, r3
    6b90:	4158      	adcs	r0, r3
    6b92:	4770      	bx	lr
    switch (tbl_val) {
    6b94:	2001      	movs	r0, #1
}
    6b96:	4770      	bx	lr

00006b98 <bootutil_buffer_is_erased>:
    if (buffer == NULL || len == 0) {
    6b98:	b111      	cbz	r1, 6ba0 <bootutil_buffer_is_erased+0x8>
    6b9a:	b10a      	cbz	r2, 6ba0 <bootutil_buffer_is_erased+0x8>
    6b9c:	f7ff bfda 	b.w	6b54 <bootutil_buffer_is_erased.part.0>
}
    6ba0:	2000      	movs	r0, #0
    6ba2:	4770      	bx	lr

00006ba4 <boot_read_flag>:
{
    6ba4:	b538      	push	{r3, r4, r5, lr}
    6ba6:	460c      	mov	r4, r1
    rc = flash_area_read(fap, off, flag, sizeof *flag);
    6ba8:	2301      	movs	r3, #1
{
    6baa:	4611      	mov	r1, r2
    rc = flash_area_read(fap, off, flag, sizeof *flag);
    6bac:	4622      	mov	r2, r4
{
    6bae:	4605      	mov	r5, r0
    rc = flash_area_read(fap, off, flag, sizeof *flag);
    6bb0:	f7ff fd12 	bl	65d8 <flash_area_read>
    if (rc < 0) {
    6bb4:	2800      	cmp	r0, #0
    6bb6:	db10      	blt.n	6bda <boot_read_flag+0x36>
    if (bootutil_buffer_is_erased(fap, flag, sizeof *flag)) {
    6bb8:	2201      	movs	r2, #1
    6bba:	4621      	mov	r1, r4
    6bbc:	4628      	mov	r0, r5
    6bbe:	f7ff ffeb 	bl	6b98 <bootutil_buffer_is_erased>
    6bc2:	b118      	cbz	r0, 6bcc <boot_read_flag+0x28>
        *flag = BOOT_FLAG_UNSET;
    6bc4:	2303      	movs	r3, #3
    6bc6:	7023      	strb	r3, [r4, #0]
    return 0;
    6bc8:	2000      	movs	r0, #0
}
    6bca:	bd38      	pop	{r3, r4, r5, pc}
    if (flag != BOOT_FLAG_SET) {
    6bcc:	7823      	ldrb	r3, [r4, #0]
    6bce:	2b01      	cmp	r3, #1
        return BOOT_FLAG_BAD;
    6bd0:	bf0c      	ite	eq
    6bd2:	2301      	moveq	r3, #1
    6bd4:	2302      	movne	r3, #2
        *flag = boot_flag_decode(*flag);
    6bd6:	7023      	strb	r3, [r4, #0]
    6bd8:	e7f7      	b.n	6bca <boot_read_flag+0x26>
        return BOOT_EFLASH;
    6bda:	2001      	movs	r0, #1
    6bdc:	e7f5      	b.n	6bca <boot_read_flag+0x26>

00006bde <boot_write_trailer>:
{
    6bde:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    6be2:	461d      	mov	r5, r3
    6be4:	4606      	mov	r6, r0
    6be6:	460f      	mov	r7, r1
    6be8:	4690      	mov	r8, r2
    align = flash_area_align(fap);
    6bea:	f7ff fd6e 	bl	66ca <flash_area_align>
    6bee:	b2c3      	uxtb	r3, r0
    align = (inlen + align - 1) & ~(align - 1);
    6bf0:	fa55 f480 	uxtab	r4, r5, r0
    6bf4:	3c01      	subs	r4, #1
    6bf6:	425b      	negs	r3, r3
    6bf8:	401c      	ands	r4, r3
    6bfa:	b2e4      	uxtb	r4, r4
    if (align > BOOT_MAX_ALIGN) {
    6bfc:	2c08      	cmp	r4, #8
    6bfe:	d81a      	bhi.n	6c36 <boot_write_trailer+0x58>
    erased_val = flash_area_erased_val(fap);
    6c00:	4630      	mov	r0, r6
    6c02:	f7ff fd6b 	bl	66dc <flash_area_erased_val>
    memcpy(buf, inbuf, inlen);
    6c06:	462a      	mov	r2, r5
    erased_val = flash_area_erased_val(fap);
    6c08:	4681      	mov	r9, r0
    memcpy(buf, inbuf, inlen);
    6c0a:	4641      	mov	r1, r8
    6c0c:	4668      	mov	r0, sp
    6c0e:	f7ff fdcd 	bl	67ac <memcpy>
    memset(&buf[inlen], erased_val, align - inlen);
    6c12:	1b62      	subs	r2, r4, r5
    6c14:	4649      	mov	r1, r9
    6c16:	eb0d 0005 	add.w	r0, sp, r5
    6c1a:	f7ff fdd2 	bl	67c2 <memset>
    rc = flash_area_write(fap, off, buf, align);
    6c1e:	4623      	mov	r3, r4
    6c20:	466a      	mov	r2, sp
    6c22:	4639      	mov	r1, r7
    6c24:	4630      	mov	r0, r6
    6c26:	f7ff fcf3 	bl	6610 <flash_area_write>
    if (rc != 0) {
    6c2a:	3800      	subs	r0, #0
    6c2c:	bf18      	it	ne
    6c2e:	2001      	movne	r0, #1
}
    6c30:	b003      	add	sp, #12
    6c32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return -1;
    6c36:	f04f 30ff 	mov.w	r0, #4294967295
    6c3a:	e7f9      	b.n	6c30 <boot_write_trailer+0x52>

00006c3c <boot_write_trailer_flag>:
{
    6c3c:	b507      	push	{r0, r1, r2, lr}
    return boot_write_trailer(fap, off, buf, 1);
    6c3e:	2301      	movs	r3, #1
    const uint8_t buf[1] = { flag_val };
    6c40:	f88d 2004 	strb.w	r2, [sp, #4]
    return boot_write_trailer(fap, off, buf, 1);
    6c44:	aa01      	add	r2, sp, #4
    6c46:	f7ff ffca 	bl	6bde <boot_write_trailer>
}
    6c4a:	b003      	add	sp, #12
    6c4c:	f85d fb04 	ldr.w	pc, [sp], #4

00006c50 <boot_write_image_ok>:
    return boot_magic_off(fap) - BOOT_MAX_ALIGN;
    6c50:	6881      	ldr	r1, [r0, #8]
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    6c52:	2201      	movs	r2, #1
    6c54:	3918      	subs	r1, #24
    6c56:	f7ff bff1 	b.w	6c3c <boot_write_trailer_flag>

00006c5a <boot_read_image_ok>:
    return boot_magic_off(fap) - BOOT_MAX_ALIGN;
    6c5a:	6882      	ldr	r2, [r0, #8]
    return boot_read_flag(fap, image_ok, boot_image_ok_off(fap));
    6c5c:	3a18      	subs	r2, #24
    6c5e:	f7ff bfa1 	b.w	6ba4 <boot_read_flag>

00006c62 <boot_read_swap_state_by_id>:
{
    6c62:	b513      	push	{r0, r1, r4, lr}
    6c64:	460c      	mov	r4, r1
    rc = flash_area_open(flash_area_id, &fap);
    6c66:	b2c0      	uxtb	r0, r0
    6c68:	a901      	add	r1, sp, #4
    6c6a:	f7fa fec3 	bl	19f4 <flash_area_open>
    if (rc != 0) {
    6c6e:	b950      	cbnz	r0, 6c86 <boot_read_swap_state_by_id+0x24>
    rc = boot_read_swap_state(fap, state);
    6c70:	4621      	mov	r1, r4
    6c72:	9801      	ldr	r0, [sp, #4]
    6c74:	f7fc fc36 	bl	34e4 <boot_read_swap_state>
    6c78:	4604      	mov	r4, r0
    flash_area_close(fap);
    6c7a:	9801      	ldr	r0, [sp, #4]
    6c7c:	f7ff fcab 	bl	65d6 <flash_area_close>
}
    6c80:	4620      	mov	r0, r4
    6c82:	b002      	add	sp, #8
    6c84:	bd10      	pop	{r4, pc}
        return BOOT_EFLASH;
    6c86:	2401      	movs	r4, #1
    6c88:	e7fa      	b.n	6c80 <boot_read_swap_state_by_id+0x1e>

00006c8a <boot_write_swap_info>:
{
    6c8a:	b507      	push	{r0, r1, r2, lr}
    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    6c8c:	ea41 1202 	orr.w	r2, r1, r2, lsl #4
    return boot_copy_done_off(fap) - BOOT_MAX_ALIGN;
    6c90:	6881      	ldr	r1, [r0, #8]
    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    6c92:	f88d 2007 	strb.w	r2, [sp, #7]
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
    6c96:	2301      	movs	r3, #1
    6c98:	f10d 0207 	add.w	r2, sp, #7
    6c9c:	3928      	subs	r1, #40	; 0x28
    6c9e:	f7ff ff9e 	bl	6bde <boot_write_trailer>
}
    6ca2:	b003      	add	sp, #12
    6ca4:	f85d fb04 	ldr.w	pc, [sp], #4

00006ca8 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    6ca8:	4700      	bx	r0

00006caa <nrfx_busy_wait>:
    6caa:	f000 b886 	b.w	6dba <z_impl_k_busy_wait>

00006cae <nrfx_clock_enable>:
{
    6cae:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    6cb0:	2000      	movs	r0, #0
    6cb2:	f7fa ff53 	bl	1b5c <arch_irq_is_enabled>
    6cb6:	b918      	cbnz	r0, 6cc0 <nrfx_clock_enable+0x12>
}
    6cb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    6cbc:	f7fa bf3e 	b.w	1b3c <arch_irq_enable>
    6cc0:	bd08      	pop	{r3, pc}

00006cc2 <nrf_gpio_reconfigure>:
{
    6cc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6cc4:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6cc6:	a801      	add	r0, sp, #4
{
    6cc8:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    6ccc:	4617      	mov	r7, r2
    6cce:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6cd0:	f7fc feee 	bl	3ab0 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    6cd4:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    6cd6:	2f00      	cmp	r7, #0
    6cd8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    6cdc:	bf14      	ite	ne
    6cde:	2302      	movne	r3, #2
    6ce0:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    6ce2:	2900      	cmp	r1, #0
    6ce4:	bf18      	it	ne
    6ce6:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    6cea:	2d00      	cmp	r5, #0
    6cec:	bf14      	ite	ne
    6cee:	f04f 0c0c 	movne.w	ip, #12
    6cf2:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    6cf6:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    6cf8:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    6cfc:	bf14      	ite	ne
    6cfe:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    6d02:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    6d06:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    6d08:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    6d0c:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    6d10:	bf14      	ite	ne
    6d12:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    6d16:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    6d1a:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    6d1e:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    6d22:	b101      	cbz	r1, 6d26 <nrf_gpio_reconfigure+0x64>
    6d24:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    6d26:	b10f      	cbz	r7, 6d2c <nrf_gpio_reconfigure+0x6a>
    6d28:	783f      	ldrb	r7, [r7, #0]
    6d2a:	007f      	lsls	r7, r7, #1
    6d2c:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    6d2e:	b10d      	cbz	r5, 6d34 <nrf_gpio_reconfigure+0x72>
    6d30:	782d      	ldrb	r5, [r5, #0]
    6d32:	00ad      	lsls	r5, r5, #2
    6d34:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    6d36:	b10c      	cbz	r4, 6d3c <nrf_gpio_reconfigure+0x7a>
    6d38:	7822      	ldrb	r2, [r4, #0]
    6d3a:	0214      	lsls	r4, r2, #8
    6d3c:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    6d3e:	b10e      	cbz	r6, 6d44 <nrf_gpio_reconfigure+0x82>
    6d40:	7836      	ldrb	r6, [r6, #0]
    6d42:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    6d44:	432c      	orrs	r4, r5
    6d46:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    6d48:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    6d4c:	b003      	add	sp, #12
    6d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006d50 <nrf_gpio_cfg_sense_set>:
{
    6d50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6d52:	f10d 030f 	add.w	r3, sp, #15
    6d56:	9301      	str	r3, [sp, #4]
    6d58:	2300      	movs	r3, #0
{
    6d5a:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6d5e:	9300      	str	r3, [sp, #0]
    6d60:	461a      	mov	r2, r3
    6d62:	4619      	mov	r1, r3
    6d64:	f7ff ffad 	bl	6cc2 <nrf_gpio_reconfigure>
}
    6d68:	b005      	add	sp, #20
    6d6a:	f85d fb04 	ldr.w	pc, [sp], #4

00006d6e <nrfx_nvmc_flash_size_get>:
    6d6e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6d72:	691a      	ldr	r2, [r3, #16]
    return p_reg->CODESIZE;
    6d74:	6958      	ldr	r0, [r3, #20]
}

uint32_t nrfx_nvmc_flash_size_get(void)
{
    return flash_total_size_get();
}
    6d76:	4350      	muls	r0, r2
    6d78:	4770      	bx	lr

00006d7a <nrfx_nvmc_flash_page_size_get>:
    return p_reg->CODEPAGESIZE;
    6d7a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6d7e:	6918      	ldr	r0, [r3, #16]

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    return flash_page_size_get();
}
    6d80:	4770      	bx	lr

00006d82 <nrfx_nvmc_flash_page_count_get>:
    return p_reg->CODESIZE;
    6d82:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6d86:	6958      	ldr	r0, [r3, #20]

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    return flash_page_count_get();
}
    6d88:	4770      	bx	lr

00006d8a <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    6d8a:	f7fd ba0f 	b.w	41ac <_DoInit>

00006d8e <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    6d8e:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    6d90:	f7ff fffb 	bl	6d8a <SEGGER_RTT_Init>

	return 0;
}
    6d94:	2000      	movs	r0, #0
    6d96:	bd08      	pop	{r3, pc}

00006d98 <z_device_state_init>:
}
    6d98:	4770      	bx	lr

00006d9a <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    6d9a:	b138      	cbz	r0, 6dac <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    6d9c:	68c3      	ldr	r3, [r0, #12]
    6d9e:	8818      	ldrh	r0, [r3, #0]
    6da0:	f3c0 0008 	ubfx	r0, r0, #0, #9
    6da4:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    6da8:	4258      	negs	r0, r3
    6daa:	4158      	adcs	r0, r3
}
    6dac:	4770      	bx	lr

00006dae <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6dae:	f3ef 8005 	mrs	r0, IPSR
}

bool k_is_in_isr(void)
{
	return arch_is_in_isr();
}
    6db2:	3800      	subs	r0, #0
    6db4:	bf18      	it	ne
    6db6:	2001      	movne	r0, #1
    6db8:	4770      	bx	lr

00006dba <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    6dba:	b108      	cbz	r0, 6dc0 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    6dbc:	f7fb badc 	b.w	2378 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    6dc0:	4770      	bx	lr

00006dc2 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    6dc2:	4770      	bx	lr

00006dc4 <nrf_cc310_bl_ecdsa_verify_secp256r1>:
    6dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6dc8:	9f06      	ldr	r7, [sp, #24]
    6dca:	4604      	mov	r4, r0
    6dcc:	4615      	mov	r5, r2
    6dce:	461e      	mov	r6, r3
    6dd0:	f7fd fdac 	bl	492c <nrf_cc310_bl_ecdsa_verify_init_secp256r1>
    6dd4:	b938      	cbnz	r0, 6de6 <nrf_cc310_bl_ecdsa_verify_secp256r1+0x22>
    6dd6:	463b      	mov	r3, r7
    6dd8:	4632      	mov	r2, r6
    6dda:	4629      	mov	r1, r5
    6ddc:	4620      	mov	r0, r4
    6dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6de2:	f7fd bdc9 	b.w	4978 <nrf_cc310_bl_ecdsa_verify_hash_secp256r1>
    6de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006dea <PkaInitAndMutexLock>:
    6dea:	460a      	mov	r2, r1
    6dec:	2100      	movs	r1, #0
    6dee:	f7fe b84b 	b.w	4e88 <PkaInitPka>

00006df2 <SaSi_PalMemCopy>:
    6df2:	f7ff bcdb 	b.w	67ac <memcpy>

00006df6 <SaSi_PalMemSet>:
    6df6:	f7ff bce4 	b.w	67c2 <memset>

00006dfa <SaSi_PalMemSetZero>:
    6dfa:	460a      	mov	r2, r1
    6dfc:	2100      	movs	r1, #0
    6dfe:	f7ff bce0 	b.w	67c2 <memset>

00006e02 <CRYS_COMMON_ReverseMemcpy32>:
    6e02:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    6e06:	3804      	subs	r0, #4
    6e08:	428a      	cmp	r2, r1
    6e0a:	d101      	bne.n	6e10 <CRYS_COMMON_ReverseMemcpy32+0xe>
    6e0c:	2000      	movs	r0, #0
    6e0e:	4770      	bx	lr
    6e10:	f852 3d04 	ldr.w	r3, [r2, #-4]!
    6e14:	ba1b      	rev	r3, r3
    6e16:	f840 3f04 	str.w	r3, [r0, #4]!
    6e1a:	e7f5      	b.n	6e08 <CRYS_COMMON_ReverseMemcpy32+0x6>

00006e1c <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    6e1c:	f7fc bc52 	b.w	36c4 <SystemInit>
