#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jan 30 11:32:39 2026
# Process ID: 6264
# Current directory: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/vivado.log
# Journal file: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip\vivado.jou
# Running On        :E10-E21C6500
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34067 MB
# Swap memory       :5100 MB
# Total Virtual     :39167 MB
# Available Virtual :21136 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/hls_data.json outdir=C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip srcdir=C:/repos/FPGA/lab2/mat_mult/array_mult/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/misc
INFO: Copied 22 verilog file(s) to C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/hdl/verilog
INFO: Copied 20 vhdl file(s) to C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 511.348 ; gain = 193.020
INFO: Import ports from HDL: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/hdl/vhdl/array_mult.vhd (array_mult)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add axi4lite interface s_axi_DATA_IN_B
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface in_a
INFO: Add axi4stream interface result
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/component.xml
INFO: Created IP archive C:/repos/FPGA/lab2/mat_mult/array_mult/hls/impl/ip/xilinx_com_hls_array_mult_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Jan 30 11:32:56 2026...
