<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\impl\gwsynthesis\nes.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\nestang.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\nes.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 10 12:12:37 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2205</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2409</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>all_inputs</td>
</tr>
<tr>
<td>2</td>
<td>clk_sdram</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>all_outputs</td>
</tr>
<tr>
<td>3</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clock480p/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>129.157(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_sdram</td>
<td>25.000(MHz)</td>
<td>47.779(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock480p/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.291</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_77_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.681</td>
<td>17.930</td>
</tr>
<tr>
<td>2</td>
<td>1.504</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_76_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.681</td>
<td>17.716</td>
</tr>
<tr>
<td>3</td>
<td>1.822</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_74_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.744</td>
<td>17.335</td>
</tr>
<tr>
<td>4</td>
<td>1.831</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_43_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.704</td>
<td>17.366</td>
</tr>
<tr>
<td>5</td>
<td>1.964</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_20_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.719</td>
<td>17.219</td>
</tr>
<tr>
<td>6</td>
<td>2.019</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_53_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.695</td>
<td>17.188</td>
</tr>
<tr>
<td>7</td>
<td>2.180</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_39_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.683</td>
<td>17.039</td>
</tr>
<tr>
<td>8</td>
<td>2.489</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_54_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.690</td>
<td>16.722</td>
</tr>
<tr>
<td>9</td>
<td>2.539</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_92_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.704</td>
<td>16.657</td>
</tr>
<tr>
<td>10</td>
<td>2.541</td>
<td>u_hdmi/stringScreen1[8]_6_s0/Q</td>
<td>u_hdmi/charMem_70_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.673</td>
<td>16.688</td>
</tr>
<tr>
<td>11</td>
<td>2.631</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_60_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.734</td>
<td>16.536</td>
</tr>
<tr>
<td>12</td>
<td>2.687</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_90_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.699</td>
<td>16.515</td>
</tr>
<tr>
<td>13</td>
<td>2.697</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_34_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.699</td>
<td>16.505</td>
</tr>
<tr>
<td>14</td>
<td>2.701</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_49_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.688</td>
<td>16.513</td>
</tr>
<tr>
<td>15</td>
<td>2.704</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_91_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.695</td>
<td>16.502</td>
</tr>
<tr>
<td>16</td>
<td>2.718</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_45_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.714</td>
<td>16.469</td>
</tr>
<tr>
<td>17</td>
<td>2.827</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_52_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.724</td>
<td>16.350</td>
</tr>
<tr>
<td>18</td>
<td>2.856</td>
<td>u_hdmi/stringScreen1[7]_4_s0/Q</td>
<td>u_hdmi/charMem_27_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.654</td>
<td>16.391</td>
</tr>
<tr>
<td>19</td>
<td>2.878</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_68_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.699</td>
<td>16.324</td>
</tr>
<tr>
<td>20</td>
<td>2.880</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_62_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.688</td>
<td>16.334</td>
</tr>
<tr>
<td>21</td>
<td>2.887</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_22_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.709</td>
<td>16.305</td>
</tr>
<tr>
<td>22</td>
<td>3.002</td>
<td>u_hdmi/stringScreen1[45]_3_s0/Q</td>
<td>u_hdmi/charMem_51_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.690</td>
<td>16.210</td>
</tr>
<tr>
<td>23</td>
<td>3.042</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_67_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.731</td>
<td>16.129</td>
</tr>
<tr>
<td>24</td>
<td>3.108</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_33_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.700</td>
<td>16.094</td>
</tr>
<tr>
<td>25</td>
<td>3.154</td>
<td>u_hdmi/stringScreen1[61]_0_s0/Q</td>
<td>u_hdmi/charMem_94_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.699</td>
<td>16.048</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.245</td>
<td>s1_ibuf/O</td>
<td>wen_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.381</td>
<td>1.556</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>reset_cnt_6_s1/Q</td>
<td>reset_cnt_6_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>reset_cnt_3_s1/Q</td>
<td>reset_cnt_3_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>reset_cnt_2_s1/Q</td>
<td>reset_cnt_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.296</td>
<td>data_0_s1/Q</td>
<td>data_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>9</td>
<td>0.296</td>
<td>state_s1/Q</td>
<td>state_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>10</td>
<td>0.305</td>
<td>reset_ibuf/O</td>
<td>sys_resetn_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.402</td>
<td>1.732</td>
</tr>
<tr>
<td>11</td>
<td>0.317</td>
<td>s1_ibuf/O</td>
<td>addr_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.398</td>
<td>1.740</td>
</tr>
<tr>
<td>12</td>
<td>0.338</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_5_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>13</td>
<td>0.338</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_4_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>14</td>
<td>0.338</td>
<td>reset_cnt_0_s1/Q</td>
<td>reset_cnt_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>15</td>
<td>0.341</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>16</td>
<td>0.341</td>
<td>reset_cnt_4_s1/Q</td>
<td>reset_cnt_5_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>17</td>
<td>0.341</td>
<td>reset_cnt_4_s1/Q</td>
<td>reset_cnt_4_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>18</td>
<td>0.344</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_0_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_7_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>19</td>
<td>0.350</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>20</td>
<td>0.351</td>
<td>reset_cnt_1_s1/Q</td>
<td>reset_cnt_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>21</td>
<td>0.364</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_2_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.393</td>
</tr>
<tr>
<td>22</td>
<td>0.364</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_6_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.393</td>
</tr>
<tr>
<td>23</td>
<td>0.367</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_5_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.392</td>
</tr>
<tr>
<td>24</td>
<td>0.367</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_3_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_2_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.392</td>
</tr>
<tr>
<td>25</td>
<td>0.367</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0/Q</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.392</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.170</td>
<td>sys_resetn_s0/Q</td>
<td>clk_div/clkdiv_inst/RESETN</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.222</td>
<td>5.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.727</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.222</td>
<td>3.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.727</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.222</td>
<td>3.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.727</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.222</td>
<td>3.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.725</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.222</td>
<td>3.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.725</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.222</td>
<td>3.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.725</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.222</td>
<td>3.058</td>
</tr>
<tr>
<td>8</td>
<td>16.062</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.692</td>
<td>3.058</td>
</tr>
<tr>
<td>9</td>
<td>16.062</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.692</td>
<td>3.058</td>
</tr>
<tr>
<td>10</td>
<td>16.072</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.683</td>
<td>3.058</td>
</tr>
<tr>
<td>11</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[44]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.077</td>
<td>3.003</td>
</tr>
<tr>
<td>12</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[39]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.077</td>
<td>3.003</td>
</tr>
<tr>
<td>13</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[39]_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.077</td>
<td>3.003</td>
</tr>
<tr>
<td>14</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[39]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.077</td>
<td>3.003</td>
</tr>
<tr>
<td>15</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[39]_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.077</td>
<td>3.003</td>
</tr>
<tr>
<td>16</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[57]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>17</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[57]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>18</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[57]_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>19</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[57]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>20</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[53]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>21</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[51]_6_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>22</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[49]_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>23</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[49]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>24</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[41]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
<tr>
<td>25</td>
<td>16.573</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[35]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.065</td>
<td>3.015</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.306</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.779</td>
<td>1.273</td>
</tr>
<tr>
<td>2</td>
<td>0.306</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.779</td>
<td>1.273</td>
</tr>
<tr>
<td>3</td>
<td>0.306</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.779</td>
<td>1.273</td>
</tr>
<tr>
<td>4</td>
<td>0.308</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.779</td>
<td>1.273</td>
</tr>
<tr>
<td>5</td>
<td>0.308</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.779</td>
<td>1.273</td>
</tr>
<tr>
<td>6</td>
<td>0.308</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.779</td>
<td>1.273</td>
</tr>
<tr>
<td>7</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[31]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>8</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[31]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>9</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[31]_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>10</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[31]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>11</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[31]_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>12</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[31]_6_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>13</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[15]_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>14</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[15]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>15</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[15]_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>16</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[15]_6_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>17</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[14]_6_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>18</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[13]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>19</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[13]_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>20</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[13]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>21</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[13]_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>22</td>
<td>1.317</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[8]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.235</td>
</tr>
<tr>
<td>23</td>
<td>1.766</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.681</td>
<td>1.273</td>
</tr>
<tr>
<td>24</td>
<td>1.770</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.685</td>
<td>1.273</td>
</tr>
<tr>
<td>25</td>
<td>1.770</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.685</td>
<td>1.273</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[21]_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[56]_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[22]_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[51]_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[17]_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.490</td>
<td>8.740</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[27]_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.490</td>
<td>8.740</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[9]_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.490</td>
<td>8.740</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[47]_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.490</td>
<td>8.740</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[4]_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_77_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_hdmi/n18983_s3/I0</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n18983_s3/F</td>
</tr>
<tr>
<td>32.208</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_hdmi/n19013_s3/I1</td>
</tr>
<tr>
<td>32.734</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R29C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19013_s3/F</td>
</tr>
<tr>
<td>34.941</td>
<td>2.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>u_hdmi/n19110_s21/I0</td>
</tr>
<tr>
<td>35.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19110_s21/F</td>
</tr>
<tr>
<td>36.736</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[3][A]</td>
<td>u_hdmi/n19147_s14/I2</td>
</tr>
<tr>
<td>37.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19147_s14/F</td>
</tr>
<tr>
<td>37.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td>u_hdmi/n19147_s7/I3</td>
</tr>
<tr>
<td>37.446</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19147_s7/F</td>
</tr>
<tr>
<td>38.691</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>u_hdmi/n19147_s2/I2</td>
</tr>
<tr>
<td>39.188</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19147_s2/F</td>
</tr>
<tr>
<td>40.161</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_hdmi/n19149_s0/I0</td>
</tr>
<tr>
<td>40.576</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19149_s0/F</td>
</tr>
<tr>
<td>40.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_77_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.965</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_hdmi/charMem_77_s0/CLK</td>
</tr>
<tr>
<td>41.930</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_77_s0</td>
</tr>
<tr>
<td>41.866</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_hdmi/charMem_77_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.681</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.341, 24.212%; route: 13.221, 73.738%; tC2Q: 0.368, 2.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_76_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_hdmi/n18983_s3/I0</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n18983_s3/F</td>
</tr>
<tr>
<td>32.208</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_hdmi/n19013_s3/I1</td>
</tr>
<tr>
<td>32.734</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R29C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19013_s3/F</td>
</tr>
<tr>
<td>34.941</td>
<td>2.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>u_hdmi/n19110_s21/I0</td>
</tr>
<tr>
<td>35.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19110_s21/F</td>
</tr>
<tr>
<td>36.736</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[3][A]</td>
<td>u_hdmi/n19147_s14/I2</td>
</tr>
<tr>
<td>37.026</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19147_s14/F</td>
</tr>
<tr>
<td>37.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td>u_hdmi/n19147_s7/I3</td>
</tr>
<tr>
<td>37.446</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19147_s7/F</td>
</tr>
<tr>
<td>38.691</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>u_hdmi/n19147_s2/I2</td>
</tr>
<tr>
<td>39.188</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19147_s2/F</td>
</tr>
<tr>
<td>39.836</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_hdmi/n19147_s0/I1</td>
</tr>
<tr>
<td>40.362</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19147_s0/F</td>
</tr>
<tr>
<td>40.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_76_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.965</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_hdmi/charMem_76_s0/CLK</td>
</tr>
<tr>
<td>41.930</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_76_s0</td>
</tr>
<tr>
<td>41.866</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>u_hdmi/charMem_76_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.681</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.452, 25.132%; route: 12.896, 72.793%; tC2Q: 0.368, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_74_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>31.648</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>u_hdmi/n19019_s7/I1</td>
</tr>
<tr>
<td>32.164</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19019_s7/F</td>
</tr>
<tr>
<td>33.938</td>
<td>1.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>u_hdmi/n19033_s24/I0</td>
</tr>
<tr>
<td>34.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R30C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19033_s24/F</td>
</tr>
<tr>
<td>35.882</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>u_hdmi/n19102_s8/I1</td>
</tr>
<tr>
<td>36.398</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19102_s8/F</td>
</tr>
<tr>
<td>37.491</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>u_hdmi/n19143_s8/I0</td>
</tr>
<tr>
<td>37.756</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19143_s8/F</td>
</tr>
<tr>
<td>38.866</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td>u_hdmi/n19143_s5/I0</td>
</tr>
<tr>
<td>39.382</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19143_s5/F</td>
</tr>
<tr>
<td>39.519</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>u_hdmi/n19143_s1/I3</td>
</tr>
<tr>
<td>39.981</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19143_s1/F</td>
</tr>
<tr>
<td>39.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_74_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.902</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>u_hdmi/charMem_74_s0/CLK</td>
</tr>
<tr>
<td>41.867</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_74_s0</td>
</tr>
<tr>
<td>41.803</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>u_hdmi/charMem_74_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.744</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.418, 25.483%; route: 12.550, 72.397%; tC2Q: 0.368, 2.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_hdmi/n19043_s5/I1</td>
</tr>
<tr>
<td>30.302</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19043_s5/F</td>
</tr>
<tr>
<td>31.762</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][B]</td>
<td>u_hdmi/n18985_s0/I1</td>
</tr>
<tr>
<td>32.283</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R31C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n18985_s0/F</td>
</tr>
<tr>
<td>33.981</td>
<td>1.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>u_hdmi/n19141_s15/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19141_s15/F</td>
</tr>
<tr>
<td>36.476</td>
<td>2.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][B]</td>
<td>u_hdmi/n19080_s13/I1</td>
</tr>
<tr>
<td>36.997</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s13/F</td>
</tr>
<tr>
<td>37.154</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td>u_hdmi/n19080_s9/I3</td>
</tr>
<tr>
<td>37.652</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s9/F</td>
</tr>
<tr>
<td>38.841</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[3][B]</td>
<td>u_hdmi/n19080_s3/I0</td>
</tr>
<tr>
<td>39.338</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s3/F</td>
</tr>
<tr>
<td>39.496</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_hdmi/n19080_s0/I2</td>
</tr>
<tr>
<td>40.012</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s0/F</td>
</tr>
<tr>
<td>40.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_43_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.941</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_hdmi/charMem_43_s0/CLK</td>
</tr>
<tr>
<td>41.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_43_s0</td>
</tr>
<tr>
<td>41.842</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_hdmi/charMem_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.704</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.895, 28.187%; route: 12.104, 69.697%; tC2Q: 0.368, 2.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>32.279</td>
<td>2.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>u_hdmi/n19073_s5/I2</td>
</tr>
<tr>
<td>32.741</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19073_s5/F</td>
</tr>
<tr>
<td>33.233</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>u_hdmi/n19073_s3/I0</td>
</tr>
<tr>
<td>33.749</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19073_s3/F</td>
</tr>
<tr>
<td>34.411</td>
<td>0.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>u_hdmi/n19043_s2/I1</td>
</tr>
<tr>
<td>34.927</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19043_s2/F</td>
</tr>
<tr>
<td>36.594</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>u_hdmi/n19039_s2/I3</td>
</tr>
<tr>
<td>37.116</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19039_s2/F</td>
</tr>
<tr>
<td>38.059</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>u_hdmi/n19033_s1/I2</td>
</tr>
<tr>
<td>38.322</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C32[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19033_s1/F</td>
</tr>
<tr>
<td>39.348</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_hdmi/n19033_s0/I0</td>
</tr>
<tr>
<td>39.864</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19033_s0/F</td>
</tr>
<tr>
<td>39.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.927</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_hdmi/charMem_20_s0/CLK</td>
</tr>
<tr>
<td>41.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_20_s0</td>
</tr>
<tr>
<td>41.828</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_hdmi/charMem_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.719</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.475, 25.989%; route: 12.376, 71.877%; tC2Q: 0.368, 2.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_53_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_hdmi/n19043_s5/I1</td>
</tr>
<tr>
<td>30.302</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19043_s5/F</td>
</tr>
<tr>
<td>31.824</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>u_hdmi/n19003_s2/I1</td>
</tr>
<tr>
<td>32.351</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19003_s2/F</td>
</tr>
<tr>
<td>33.892</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>u_hdmi/n19151_s25/I1</td>
</tr>
<tr>
<td>34.353</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19151_s25/F</td>
</tr>
<tr>
<td>36.456</td>
<td>2.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>u_hdmi/n19100_s15/I1</td>
</tr>
<tr>
<td>36.972</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19100_s15/F</td>
</tr>
<tr>
<td>37.319</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>u_hdmi/n19100_s9/I3</td>
</tr>
<tr>
<td>37.781</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19100_s9/F</td>
</tr>
<tr>
<td>38.128</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>u_hdmi/n19100_s5/I3</td>
</tr>
<tr>
<td>38.644</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19100_s5/F</td>
</tr>
<tr>
<td>39.317</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>u_hdmi/n19100_s1/I3</td>
</tr>
<tr>
<td>39.833</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19100_s1/F</td>
</tr>
<tr>
<td>39.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_53_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>u_hdmi/charMem_53_s0/CLK</td>
</tr>
<tr>
<td>41.916</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_53_s0</td>
</tr>
<tr>
<td>41.852</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>u_hdmi/charMem_53_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.695</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.878, 28.378%; route: 11.942, 69.484%; tC2Q: 0.368, 2.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>31.648</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>u_hdmi/n19019_s7/I1</td>
</tr>
<tr>
<td>32.164</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19019_s7/F</td>
</tr>
<tr>
<td>33.938</td>
<td>1.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>u_hdmi/n19033_s24/I0</td>
</tr>
<tr>
<td>34.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R30C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19033_s24/F</td>
</tr>
<tr>
<td>35.774</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>u_hdmi/n19071_s6/I0</td>
</tr>
<tr>
<td>36.301</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19071_s6/F</td>
</tr>
<tr>
<td>36.303</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>u_hdmi/n19071_s4/I2</td>
</tr>
<tr>
<td>36.819</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19071_s4/F</td>
</tr>
<tr>
<td>37.607</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][B]</td>
<td>u_hdmi/n19071_s1/I3</td>
</tr>
<tr>
<td>37.872</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19071_s1/F</td>
</tr>
<tr>
<td>39.158</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>u_hdmi/n19071_s0/I1</td>
</tr>
<tr>
<td>39.684</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19071_s0/F</td>
</tr>
<tr>
<td>39.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>u_hdmi/charMem_39_s0/CLK</td>
</tr>
<tr>
<td>41.928</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_39_s0</td>
</tr>
<tr>
<td>41.864</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>u_hdmi/charMem_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.493, 26.366%; route: 12.179, 71.477%; tC2Q: 0.368, 2.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_hdmi/n18983_s3/I0</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n18983_s3/F</td>
</tr>
<tr>
<td>32.208</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_hdmi/n19013_s3/I1</td>
</tr>
<tr>
<td>32.734</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R29C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19013_s3/F</td>
</tr>
<tr>
<td>34.941</td>
<td>2.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>u_hdmi/n19110_s21/I0</td>
</tr>
<tr>
<td>35.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19110_s21/F</td>
</tr>
<tr>
<td>37.434</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>u_hdmi/n19102_s11/I1</td>
</tr>
<tr>
<td>37.951</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19102_s11/F</td>
</tr>
<tr>
<td>38.323</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>u_hdmi/n19102_s4/I3</td>
</tr>
<tr>
<td>38.839</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19102_s4/F</td>
</tr>
<tr>
<td>38.842</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td>u_hdmi/n19102_s1/I3</td>
</tr>
<tr>
<td>39.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19102_s1/F</td>
</tr>
<tr>
<td>39.368</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td>u_hdmi/charMem_54_s0/CLK</td>
</tr>
<tr>
<td>41.921</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_54_s0</td>
</tr>
<tr>
<td>41.857</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[2][A]</td>
<td>u_hdmi/charMem_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.283, 25.609%; route: 12.073, 72.193%; tC2Q: 0.368, 2.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_92_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_hdmi/n18983_s3/I0</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n18983_s3/F</td>
</tr>
<tr>
<td>32.208</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_hdmi/n19013_s3/I1</td>
</tr>
<tr>
<td>32.734</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R29C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19013_s3/F</td>
</tr>
<tr>
<td>33.693</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>u_hdmi/n19127_s14/I0</td>
</tr>
<tr>
<td>34.219</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19127_s14/F</td>
</tr>
<tr>
<td>35.262</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>u_hdmi/n19188_s5/I3</td>
</tr>
<tr>
<td>35.788</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19188_s5/F</td>
</tr>
<tr>
<td>37.492</td>
<td>1.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>u_hdmi/n19179_s9/I3</td>
</tr>
<tr>
<td>38.008</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19179_s9/F</td>
</tr>
<tr>
<td>38.168</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>u_hdmi/n19182_s4/I2</td>
</tr>
<tr>
<td>38.629</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19182_s4/F</td>
</tr>
<tr>
<td>38.787</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_hdmi/n19182_s1/I2</td>
</tr>
<tr>
<td>39.303</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19182_s1/F</td>
</tr>
<tr>
<td>39.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_92_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.941</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_hdmi/charMem_92_s0/CLK</td>
</tr>
<tr>
<td>41.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_92_s0</td>
</tr>
<tr>
<td>41.842</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_hdmi/charMem_92_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.704</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.754, 28.538%; route: 11.536, 69.256%; tC2Q: 0.368, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[8]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_hdmi/stringScreen1[8]_6_s0/CLK</td>
</tr>
<tr>
<td>22.999</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[8]_6_s0/Q</td>
</tr>
<tr>
<td>24.729</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>u_hdmi/n16492_s291/I0</td>
</tr>
<tr>
<td>25.245</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16492_s291/F</td>
</tr>
<tr>
<td>25.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>u_hdmi/n16492_s273/I0</td>
</tr>
<tr>
<td>25.381</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16492_s273/O</td>
</tr>
<tr>
<td>25.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>u_hdmi/n16492_s264/I0</td>
</tr>
<tr>
<td>25.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16492_s264/O</td>
</tr>
<tr>
<td>25.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>u_hdmi/n16492_s259/I1</td>
</tr>
<tr>
<td>25.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16492_s259/O</td>
</tr>
<tr>
<td>25.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_hdmi/n16492_s257/I0</td>
</tr>
<tr>
<td>25.640</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16492_s257/O</td>
</tr>
<tr>
<td>26.762</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>u_hdmi/n19139_s3/I1</td>
</tr>
<tr>
<td>27.284</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19139_s3/F</td>
</tr>
<tr>
<td>29.010</td>
<td>1.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>u_hdmi/n19003_s4/I1</td>
</tr>
<tr>
<td>29.272</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19003_s4/F</td>
</tr>
<tr>
<td>32.569</td>
<td>3.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>u_hdmi/n19003_s3/I1</td>
</tr>
<tr>
<td>33.085</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R31C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19003_s3/F</td>
</tr>
<tr>
<td>33.475</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>u_hdmi/n19047_s24/I0</td>
</tr>
<tr>
<td>33.936</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19047_s24/F</td>
</tr>
<tr>
<td>35.125</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>u_hdmi/n19147_s19/I0</td>
</tr>
<tr>
<td>35.586</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19147_s19/F</td>
</tr>
<tr>
<td>35.746</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>u_hdmi/n19135_s8/I3</td>
</tr>
<tr>
<td>36.208</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19135_s8/F</td>
</tr>
<tr>
<td>37.939</td>
<td>1.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>u_hdmi/n19135_s2/I3</td>
</tr>
<tr>
<td>38.460</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19135_s2/F</td>
</tr>
<tr>
<td>38.787</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_hdmi/n19135_s0/I1</td>
</tr>
<tr>
<td>39.304</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19135_s0/F</td>
</tr>
<tr>
<td>39.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_70_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.944</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_hdmi/charMem_70_s0/CLK</td>
</tr>
<tr>
<td>41.909</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_70_s0</td>
</tr>
<tr>
<td>41.845</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_hdmi/charMem_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.087%; route: 1.934, 73.913%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.633, 27.760%; route: 11.673, 69.948%; tC2Q: 0.382, 2.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>33.236</td>
<td>3.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_hdmi/n19086_s22/I3</td>
</tr>
<tr>
<td>33.526</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19086_s22/F</td>
</tr>
<tr>
<td>34.474</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>u_hdmi/n19086_s14/I1</td>
</tr>
<tr>
<td>35.001</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19086_s14/F</td>
</tr>
<tr>
<td>36.578</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n19114_s7/I3</td>
</tr>
<tr>
<td>37.076</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19114_s7/F</td>
</tr>
<tr>
<td>38.147</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[1][B]</td>
<td>u_hdmi/n19114_s1/I2</td>
</tr>
<tr>
<td>38.663</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19114_s1/F</td>
</tr>
<tr>
<td>38.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_hdmi/n19114_s0/I0</td>
</tr>
<tr>
<td>39.182</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19114_s0/F</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_hdmi/charMem_60_s0/CLK</td>
</tr>
<tr>
<td>41.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_60_s0</td>
</tr>
<tr>
<td>41.812</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_hdmi/charMem_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.734</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.028, 24.356%; route: 12.141, 73.422%; tC2Q: 0.368, 2.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_90_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_hdmi/n19043_s5/I1</td>
</tr>
<tr>
<td>30.302</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19043_s5/F</td>
</tr>
<tr>
<td>31.762</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[3][B]</td>
<td>u_hdmi/n18985_s0/I1</td>
</tr>
<tr>
<td>32.283</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R31C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n18985_s0/F</td>
</tr>
<tr>
<td>33.881</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_hdmi/n19102_s16/I1</td>
</tr>
<tr>
<td>34.407</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19102_s16/F</td>
</tr>
<tr>
<td>36.459</td>
<td>2.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>u_hdmi/n19176_s2/I2</td>
</tr>
<tr>
<td>36.986</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19176_s2/F</td>
</tr>
<tr>
<td>38.639</td>
<td>1.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n19176_s1/I1</td>
</tr>
<tr>
<td>39.161</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19176_s1/F</td>
</tr>
<tr>
<td>39.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_90_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/charMem_90_s0/CLK</td>
</tr>
<tr>
<td>41.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_90_s0</td>
</tr>
<tr>
<td>41.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/charMem_90_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.975, 24.069%; route: 12.173, 73.706%; tC2Q: 0.368, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>33.201</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[3][B]</td>
<td>u_hdmi/n19190_s16/I0</td>
</tr>
<tr>
<td>33.722</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19190_s16/F</td>
</tr>
<tr>
<td>34.988</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>u_hdmi/n19061_s14/I1</td>
</tr>
<tr>
<td>35.449</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19061_s14/F</td>
</tr>
<tr>
<td>36.182</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>u_hdmi/n19061_s12/I3</td>
</tr>
<tr>
<td>36.708</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19061_s12/F</td>
</tr>
<tr>
<td>37.626</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>u_hdmi/n19061_s4/I2</td>
</tr>
<tr>
<td>38.142</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19061_s4/F</td>
</tr>
<tr>
<td>38.624</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>u_hdmi/n19061_s0/I3</td>
</tr>
<tr>
<td>39.151</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19061_s0/F</td>
</tr>
<tr>
<td>39.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>u_hdmi/charMem_34_s0/CLK</td>
</tr>
<tr>
<td>41.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_34_s0</td>
</tr>
<tr>
<td>41.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>u_hdmi/charMem_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.233, 25.644%; route: 11.905, 72.130%; tC2Q: 0.368, 2.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>31.648</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>u_hdmi/n19019_s7/I1</td>
</tr>
<tr>
<td>32.164</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19019_s7/F</td>
</tr>
<tr>
<td>33.938</td>
<td>1.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>u_hdmi/n19033_s24/I0</td>
</tr>
<tr>
<td>34.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R30C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19033_s24/F</td>
</tr>
<tr>
<td>35.639</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>u_hdmi/n19104_s8/I0</td>
</tr>
<tr>
<td>35.902</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19104_s8/F</td>
</tr>
<tr>
<td>36.254</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>u_hdmi/n19092_s9/I1</td>
</tr>
<tr>
<td>36.716</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19092_s9/F</td>
</tr>
<tr>
<td>37.326</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>u_hdmi/n19092_s4/I3</td>
</tr>
<tr>
<td>37.852</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19092_s4/F</td>
</tr>
<tr>
<td>38.642</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>u_hdmi/n19092_s0/I3</td>
</tr>
<tr>
<td>39.158</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19092_s0/F</td>
</tr>
<tr>
<td>39.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.958</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>u_hdmi/charMem_49_s0/CLK</td>
</tr>
<tr>
<td>41.923</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_49_s0</td>
</tr>
<tr>
<td>41.859</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>u_hdmi/charMem_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.425, 26.798%; route: 11.720, 70.977%; tC2Q: 0.368, 2.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_91_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_hdmi/n18983_s3/I0</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n18983_s3/F</td>
</tr>
<tr>
<td>32.208</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_hdmi/n19013_s3/I1</td>
</tr>
<tr>
<td>32.734</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R29C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19013_s3/F</td>
</tr>
<tr>
<td>33.693</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>u_hdmi/n19127_s14/I0</td>
</tr>
<tr>
<td>34.219</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19127_s14/F</td>
</tr>
<tr>
<td>35.262</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>u_hdmi/n19188_s5/I3</td>
</tr>
<tr>
<td>35.788</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19188_s5/F</td>
</tr>
<tr>
<td>37.492</td>
<td>1.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>u_hdmi/n19179_s9/I3</td>
</tr>
<tr>
<td>38.008</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19179_s9/F</td>
</tr>
<tr>
<td>38.168</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>u_hdmi/n19179_s3/I2</td>
</tr>
<tr>
<td>38.629</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19179_s3/F</td>
</tr>
<tr>
<td>38.632</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>u_hdmi/n19179_s1/I1</td>
</tr>
<tr>
<td>39.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19179_s1/F</td>
</tr>
<tr>
<td>39.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_91_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>u_hdmi/charMem_91_s0/CLK</td>
</tr>
<tr>
<td>41.916</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_91_s0</td>
</tr>
<tr>
<td>41.852</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>u_hdmi/charMem_91_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.695</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.754, 28.806%; route: 11.381, 68.967%; tC2Q: 0.368, 2.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>30.601</td>
<td>2.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][B]</td>
<td>u_hdmi/n19039_s6/I1</td>
</tr>
<tr>
<td>31.127</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R29C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19039_s6/F</td>
</tr>
<tr>
<td>32.931</td>
<td>1.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>u_hdmi/n19039_s13/I0</td>
</tr>
<tr>
<td>33.457</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19039_s13/F</td>
</tr>
<tr>
<td>35.514</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>u_hdmi/n19161_s19/I0</td>
</tr>
<tr>
<td>35.976</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19161_s19/F</td>
</tr>
<tr>
<td>36.328</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[3][A]</td>
<td>u_hdmi/n19084_s11/I3</td>
</tr>
<tr>
<td>36.849</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19084_s11/F</td>
</tr>
<tr>
<td>37.422</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_hdmi/n19084_s3/I3</td>
</tr>
<tr>
<td>37.883</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19084_s3/F</td>
</tr>
<tr>
<td>38.617</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>u_hdmi/n19084_s1/I1</td>
</tr>
<tr>
<td>39.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19084_s1/F</td>
</tr>
<tr>
<td>39.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.931</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>u_hdmi/charMem_45_s0/CLK</td>
</tr>
<tr>
<td>41.896</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_45_s0</td>
</tr>
<tr>
<td>41.833</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>u_hdmi/charMem_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.714</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.413, 26.793%; route: 11.689, 70.975%; tC2Q: 0.368, 2.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.931, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_hdmi/n18983_s3/I0</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n18983_s3/F</td>
</tr>
<tr>
<td>32.208</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_hdmi/n19013_s3/I1</td>
</tr>
<tr>
<td>32.734</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R29C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19013_s3/F</td>
</tr>
<tr>
<td>33.862</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>u_hdmi/n19104_s9/I0</td>
</tr>
<tr>
<td>34.388</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19104_s9/F</td>
</tr>
<tr>
<td>34.902</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_hdmi/n19098_s11/I0</td>
</tr>
<tr>
<td>35.363</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19098_s11/F</td>
</tr>
<tr>
<td>36.933</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>u_hdmi/n19098_s3/I1</td>
</tr>
<tr>
<td>37.196</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19098_s3/F</td>
</tr>
<tr>
<td>38.469</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_hdmi/n19098_s0/I2</td>
</tr>
<tr>
<td>38.996</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19098_s0/F</td>
</tr>
<tr>
<td>38.996</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_hdmi/charMem_52_s0/CLK</td>
</tr>
<tr>
<td>41.887</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_52_s0</td>
</tr>
<tr>
<td>41.823</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_hdmi/charMem_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.724</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.984, 24.365%; route: 11.999, 73.387%; tC2Q: 0.368, 2.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[7]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td>u_hdmi/stringScreen1[7]_4_s0/CLK</td>
</tr>
<tr>
<td>22.973</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[7]_4_s0/Q</td>
</tr>
<tr>
<td>24.970</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_hdmi/n16494_s290/I1</td>
</tr>
<tr>
<td>25.497</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16494_s290/F</td>
</tr>
<tr>
<td>25.497</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_hdmi/n16494_s272/I1</td>
</tr>
<tr>
<td>25.633</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16494_s272/O</td>
</tr>
<tr>
<td>25.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_hdmi/n16494_s263/I1</td>
</tr>
<tr>
<td>25.719</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16494_s263/O</td>
</tr>
<tr>
<td>25.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/n16494_s259/I0</td>
</tr>
<tr>
<td>25.805</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16494_s259/O</td>
</tr>
<tr>
<td>25.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>u_hdmi/n16494_s257/I0</td>
</tr>
<tr>
<td>25.892</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16494_s257/O</td>
</tr>
<tr>
<td>26.644</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_hdmi/n18983_s6/I0</td>
</tr>
<tr>
<td>27.059</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n18983_s6/F</td>
</tr>
<tr>
<td>28.453</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][A]</td>
<td>u_hdmi/n19029_s11/I0</td>
</tr>
<tr>
<td>28.979</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R22C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19029_s11/F</td>
</tr>
<tr>
<td>29.918</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>u_hdmi/n19027_s5/I2</td>
</tr>
<tr>
<td>30.415</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19027_s5/F</td>
</tr>
<tr>
<td>32.558</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>u_hdmi/n19027_s13/I3</td>
</tr>
<tr>
<td>33.084</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19027_s13/F</td>
</tr>
<tr>
<td>34.897</td>
<td>1.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>u_hdmi/n19037_s10/I0</td>
</tr>
<tr>
<td>35.423</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C31[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19037_s10/F</td>
</tr>
<tr>
<td>36.834</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u_hdmi/n19047_s2/I3</td>
</tr>
<tr>
<td>37.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19047_s2/F</td>
</tr>
<tr>
<td>38.460</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_hdmi/n19047_s0/I1</td>
</tr>
<tr>
<td>38.982</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19047_s0/F</td>
</tr>
<tr>
<td>38.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.936</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_hdmi/charMem_27_s0/CLK</td>
</tr>
<tr>
<td>41.901</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_27_s0</td>
</tr>
<tr>
<td>41.837</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>u_hdmi/charMem_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.395, 26.813%; route: 11.614, 70.853%; tC2Q: 0.382, 2.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_68_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>31.647</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>u_hdmi/n19023_s2/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R21C30[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19023_s2/F</td>
</tr>
<tr>
<td>32.714</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>u_hdmi/n19163_s17/I0</td>
</tr>
<tr>
<td>33.241</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19163_s17/F</td>
</tr>
<tr>
<td>35.154</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>u_hdmi/n19112_s8/I1</td>
</tr>
<tr>
<td>35.652</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s8/F</td>
</tr>
<tr>
<td>36.711</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>u_hdmi/n19131_s10/I1</td>
</tr>
<tr>
<td>36.973</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19131_s10/F</td>
</tr>
<tr>
<td>37.998</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_hdmi/n19131_s2/I3</td>
</tr>
<tr>
<td>38.514</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19131_s2/F</td>
</tr>
<tr>
<td>38.707</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_hdmi/n19131_s0/I1</td>
</tr>
<tr>
<td>38.969</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19131_s0/F</td>
</tr>
<tr>
<td>38.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_68_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_hdmi/charMem_68_s0/CLK</td>
</tr>
<tr>
<td>41.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_68_s0</td>
</tr>
<tr>
<td>41.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_hdmi/charMem_68_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.009, 24.558%; route: 11.948, 73.191%; tC2Q: 0.368, 2.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>31.647</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>u_hdmi/n19023_s2/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R21C30[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19023_s2/F</td>
</tr>
<tr>
<td>32.714</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>u_hdmi/n19163_s17/I0</td>
</tr>
<tr>
<td>33.241</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19163_s17/F</td>
</tr>
<tr>
<td>35.154</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>u_hdmi/n19112_s8/I1</td>
</tr>
<tr>
<td>35.652</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s8/F</td>
</tr>
<tr>
<td>37.042</td>
<td>1.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>u_hdmi/n19119_s17/I3</td>
</tr>
<tr>
<td>37.457</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19119_s17/F</td>
</tr>
<tr>
<td>37.614</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>u_hdmi/n19119_s4/I3</td>
</tr>
<tr>
<td>38.136</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19119_s4/F</td>
</tr>
<tr>
<td>38.518</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>u_hdmi/n19119_s0/I3</td>
</tr>
<tr>
<td>38.979</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19119_s0/F</td>
</tr>
<tr>
<td>38.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.958</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>u_hdmi/charMem_62_s0/CLK</td>
</tr>
<tr>
<td>41.923</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_62_s0</td>
</tr>
<tr>
<td>41.859</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>u_hdmi/charMem_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.365, 26.724%; route: 11.601, 71.026%; tC2Q: 0.368, 2.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>32.279</td>
<td>2.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>u_hdmi/n19073_s5/I2</td>
</tr>
<tr>
<td>32.741</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19073_s5/F</td>
</tr>
<tr>
<td>33.233</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>u_hdmi/n19073_s3/I0</td>
</tr>
<tr>
<td>33.749</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19073_s3/F</td>
</tr>
<tr>
<td>34.411</td>
<td>0.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>u_hdmi/n19043_s2/I1</td>
</tr>
<tr>
<td>34.927</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19043_s2/F</td>
</tr>
<tr>
<td>36.594</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>u_hdmi/n19039_s2/I3</td>
</tr>
<tr>
<td>37.116</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19039_s2/F</td>
</tr>
<tr>
<td>37.781</td>
<td>0.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>u_hdmi/n19037_s3/I0</td>
</tr>
<tr>
<td>38.297</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19037_s3/F</td>
</tr>
<tr>
<td>38.434</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_hdmi/n19037_s0/I2</td>
</tr>
<tr>
<td>38.951</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19037_s0/F</td>
</tr>
<tr>
<td>38.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.936</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_hdmi/charMem_22_s0/CLK</td>
</tr>
<tr>
<td>41.901</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_22_s0</td>
</tr>
<tr>
<td>41.837</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_hdmi/charMem_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.709</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.729, 29.002%; route: 11.209, 68.744%; tC2Q: 0.368, 2.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[45]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_hdmi/stringScreen1[45]_3_s0/CLK</td>
</tr>
<tr>
<td>22.985</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[45]_3_s0/Q</td>
</tr>
<tr>
<td>24.632</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_hdmi/n16495_s309/I1</td>
</tr>
<tr>
<td>25.093</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16495_s309/F</td>
</tr>
<tr>
<td>25.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_hdmi/n16495_s282/I0</td>
</tr>
<tr>
<td>25.230</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16495_s282/O</td>
</tr>
<tr>
<td>25.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>u_hdmi/n16495_s268/I1</td>
</tr>
<tr>
<td>25.316</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16495_s268/O</td>
</tr>
<tr>
<td>25.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>u_hdmi/n16495_s261/I1</td>
</tr>
<tr>
<td>25.402</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16495_s261/O</td>
</tr>
<tr>
<td>25.402</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>u_hdmi/n16495_s258/I0</td>
</tr>
<tr>
<td>25.488</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16495_s258/O</td>
</tr>
<tr>
<td>27.322</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_hdmi/n19029_s10/I1</td>
</tr>
<tr>
<td>27.557</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19029_s10/F</td>
</tr>
<tr>
<td>29.181</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>u_hdmi/n19210_s2/I2</td>
</tr>
<tr>
<td>29.446</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>71</td>
<td>R22C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19210_s2/F</td>
</tr>
<tr>
<td>31.131</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>u_hdmi/n19045_s11/I1</td>
</tr>
<tr>
<td>31.592</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R30C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19045_s11/F</td>
</tr>
<tr>
<td>33.160</td>
<td>1.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_hdmi/n19080_s1/I3</td>
</tr>
<tr>
<td>33.686</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s1/F</td>
</tr>
<tr>
<td>35.600</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][B]</td>
<td>u_hdmi/n19082_s35/I3</td>
</tr>
<tr>
<td>36.061</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19082_s35/F</td>
</tr>
<tr>
<td>36.201</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>u_hdmi/n19082_s34/I3</td>
</tr>
<tr>
<td>36.662</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19082_s34/F</td>
</tr>
<tr>
<td>37.291</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>u_hdmi/n19096_s2/I1</td>
</tr>
<tr>
<td>37.553</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19096_s2/F</td>
</tr>
<tr>
<td>38.550</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][B]</td>
<td>u_hdmi/n19096_s0/I1</td>
</tr>
<tr>
<td>38.812</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19096_s0/F</td>
</tr>
<tr>
<td>38.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_51_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.912</td>
<td>1.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][B]</td>
<td>u_hdmi/charMem_51_s0/CLK</td>
</tr>
<tr>
<td>41.877</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_51_s0</td>
</tr>
<tr>
<td>41.814</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C41[0][B]</td>
<td>u_hdmi/charMem_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.791, 23.388%; route: 12.036, 74.252%; tC2Q: 0.382, 2.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.912, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_67_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>31.648</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>u_hdmi/n19019_s7/I1</td>
</tr>
<tr>
<td>32.164</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19019_s7/F</td>
</tr>
<tr>
<td>33.938</td>
<td>1.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>u_hdmi/n19033_s24/I0</td>
</tr>
<tr>
<td>34.399</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R30C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19033_s24/F</td>
</tr>
<tr>
<td>35.429</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>u_hdmi/n19086_s20/I0</td>
</tr>
<tr>
<td>35.927</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19086_s20/F</td>
</tr>
<tr>
<td>37.111</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td>u_hdmi/n19129_s13/I2</td>
</tr>
<tr>
<td>37.637</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19129_s13/F</td>
</tr>
<tr>
<td>37.794</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>u_hdmi/n19129_s3/I3</td>
</tr>
<tr>
<td>38.256</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19129_s3/F</td>
</tr>
<tr>
<td>38.258</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>u_hdmi/n19129_s0/I2</td>
</tr>
<tr>
<td>38.774</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19129_s0/F</td>
</tr>
<tr>
<td>38.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_67_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.915</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>u_hdmi/charMem_67_s0/CLK</td>
</tr>
<tr>
<td>41.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_67_s0</td>
</tr>
<tr>
<td>41.816</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>u_hdmi/charMem_67_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.731</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 28.893%; route: 11.101, 68.829%; tC2Q: 0.368, 2.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.915, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_hdmi/n19043_s5/I1</td>
</tr>
<tr>
<td>30.302</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19043_s5/F</td>
</tr>
<tr>
<td>31.824</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>u_hdmi/n19003_s2/I1</td>
</tr>
<tr>
<td>32.351</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19003_s2/F</td>
</tr>
<tr>
<td>33.756</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>u_hdmi/n19027_s15/I0</td>
</tr>
<tr>
<td>34.018</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19027_s15/F</td>
</tr>
<tr>
<td>35.472</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>u_hdmi/n19059_s10/I0</td>
</tr>
<tr>
<td>35.988</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19059_s10/F</td>
</tr>
<tr>
<td>36.146</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td>u_hdmi/n19059_s8/I3</td>
</tr>
<tr>
<td>36.672</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19059_s8/F</td>
</tr>
<tr>
<td>37.539</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_hdmi/n19059_s4/I2</td>
</tr>
<tr>
<td>38.056</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19059_s4/F</td>
</tr>
<tr>
<td>38.213</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>u_hdmi/n19059_s0/I3</td>
</tr>
<tr>
<td>38.739</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19059_s0/F</td>
</tr>
<tr>
<td>38.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>u_hdmi/charMem_33_s0/CLK</td>
</tr>
<tr>
<td>41.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_33_s0</td>
</tr>
<tr>
<td>41.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>u_hdmi/charMem_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.700</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.754, 29.538%; route: 10.973, 68.179%; tC2Q: 0.368, 2.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[61]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_94_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_hdmi/stringScreen1[61]_0_s0/CLK</td>
</tr>
<tr>
<td>23.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[61]_0_s0/Q</td>
</tr>
<tr>
<td>25.554</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s317/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s317/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_hdmi/n16498_s286/I0</td>
</tr>
<tr>
<td>26.217</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s286/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>u_hdmi/n16498_s270/I1</td>
</tr>
<tr>
<td>26.303</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s270/O</td>
</tr>
<tr>
<td>26.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>u_hdmi/n16498_s262/I1</td>
</tr>
<tr>
<td>26.389</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s262/O</td>
</tr>
<tr>
<td>26.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>u_hdmi/n16498_s258/I1</td>
</tr>
<tr>
<td>26.476</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16498_s258/O</td>
</tr>
<tr>
<td>27.698</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_hdmi/n19080_s4/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19080_s4/F</td>
</tr>
<tr>
<td>29.841</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_hdmi/n19112_s11/I1</td>
</tr>
<tr>
<td>30.103</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>31.647</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>u_hdmi/n19023_s2/I0</td>
</tr>
<tr>
<td>31.909</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R21C30[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19023_s2/F</td>
</tr>
<tr>
<td>33.517</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_hdmi/n19078_s10/I3</td>
</tr>
<tr>
<td>33.978</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n19078_s10/F</td>
</tr>
<tr>
<td>34.141</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>u_hdmi/n19176_s7/I2</td>
</tr>
<tr>
<td>34.657</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19176_s7/F</td>
</tr>
<tr>
<td>35.042</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>u_hdmi/n19188_s6/I3</td>
</tr>
<tr>
<td>35.558</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19188_s6/F</td>
</tr>
<tr>
<td>37.203</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>u_hdmi/n19188_s3/I0</td>
</tr>
<tr>
<td>37.466</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19188_s3/F</td>
</tr>
<tr>
<td>38.431</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>u_hdmi/n19188_s1/I1</td>
</tr>
<tr>
<td>38.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n19188_s1/F</td>
</tr>
<tr>
<td>38.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_94_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>u_hdmi/charMem_94_s0/CLK</td>
</tr>
<tr>
<td>41.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_94_s0</td>
</tr>
<tr>
<td>41.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>u_hdmi/charMem_94_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.963, 24.692%; route: 11.718, 73.018%; tC2Q: 0.368, 2.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>wen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">s1_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">wen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>wen_s0/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>wen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 56.601%; tC2Q: 0.675, 43.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>reset_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>reset_cnt_6_s4/I1</td>
</tr>
<tr>
<td>1.661</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">reset_cnt_6_s4/F</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>reset_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>reset_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>reset_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>reset_cnt_3_s4/I3</td>
</tr>
<tr>
<td>1.665</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">reset_cnt_3_s4/F</td>
</tr>
<tr>
<td>1.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>reset_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>reset_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>reset_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>reset_cnt_2_s6/I1</td>
</tr>
<tr>
<td>1.665</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">reset_cnt_2_s6/F</td>
</tr>
<tr>
<td>1.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>reset_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>reset_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>n167_s2/I0</td>
</tr>
<tr>
<td>1.688</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" background: #97FFFF;">n167_s2/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/Q</td>
</tr>
<tr>
<td>0.840</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n507_s3/I2</td>
</tr>
<tr>
<td>0.993</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n507_s3/F</td>
</tr>
<tr>
<td>0.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/n916_s0/I1</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_picker/n916_s0/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>data_0_s1/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">data_0_s1/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>n112_s3/I2</td>
</tr>
<tr>
<td>1.719</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">n112_s3/F</td>
</tr>
<tr>
<td>1.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>data_0_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 47.664%; route: 0.024, 7.477%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>state_s1/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">state_s1/Q</td>
</tr>
<tr>
<td>1.557</td>
<td>0.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>n177_s2/I0</td>
</tr>
<tr>
<td>1.710</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">n177_s2/F</td>
</tr>
<tr>
<td>1.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">state_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>state_s1/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>state_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 47.664%; route: 0.024, 7.477%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>reset_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td style=" font-weight:bold;">reset_ibuf/O</td>
</tr>
<tr>
<td>1.484</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>n73_s2/I0</td>
</tr>
<tr>
<td>1.732</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">n73_s2/F</td>
</tr>
<tr>
<td>1.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 14.317%; route: 0.809, 46.688%; tC2Q: 0.675, 38.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">s1_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>n95_s3/I2</td>
</tr>
<tr>
<td>1.740</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">n95_s3/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>addr_0_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 14.253%; route: 0.817, 46.925%; tC2Q: 0.675, 38.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_5_s1/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C42[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_5_s1/Q</td>
</tr>
<tr>
<td>0.907</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n496_s2/I3</td>
</tr>
<tr>
<td>1.060</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C42[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n496_s2/F</td>
</tr>
<tr>
<td>1.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C42[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_6_s1/Q</td>
</tr>
<tr>
<td>0.905</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n495_s2/I3</td>
</tr>
<tr>
<td>1.058</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n495_s2/F</td>
</tr>
<tr>
<td>1.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_4_s1/CLK</td>
</tr>
<tr>
<td>0.720</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>reset_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C26[1][B]</td>
<td style=" font-weight:bold;">reset_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>reset_cnt_0_s5/I0</td>
</tr>
<tr>
<td>1.724</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" background: #97FFFF;">reset_cnt_0_s5/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" font-weight:bold;">reset_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>reset_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>reset_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1/Q</td>
</tr>
<tr>
<td>0.911</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n485_s3/I1</td>
</tr>
<tr>
<td>1.064</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n485_s3/F</td>
</tr>
<tr>
<td>1.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>reset_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C25[1][B]</td>
<td style=" font-weight:bold;">reset_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.578</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>reset_cnt_5_s4/I0</td>
</tr>
<tr>
<td>1.731</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">reset_cnt_5_s4/F</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">reset_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>reset_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>reset_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>reset_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C25[1][B]</td>
<td style=" font-weight:bold;">reset_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.578</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>reset_cnt_4_s4/I1</td>
</tr>
<tr>
<td>1.731</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td style=" background: #97FFFF;">reset_cnt_4_s4/F</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td style=" font-weight:bold;">reset_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>reset_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>reset_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_0_s1/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C41[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_0_s1/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n476_s2/I2</td>
</tr>
<tr>
<td>1.055</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n476_s2/F</td>
</tr>
<tr>
<td>1.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_7_s1/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[2]_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C47[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.920</td>
<td>0.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/n907_s3/I1</td>
</tr>
<tr>
<td>1.073</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C47[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_picker/n907_s3/F</td>
</tr>
<tr>
<td>1.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 40.800%; route: 0.081, 21.600%; tC2Q: 0.141, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td>reset_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C25[3][A]</td>
<td style=" font-weight:bold;">reset_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td>reset_cnt_1_s4/I1</td>
</tr>
<tr>
<td>1.729</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td style=" background: #97FFFF;">reset_cnt_1_s4/F</td>
</tr>
<tr>
<td>1.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td style=" font-weight:bold;">reset_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td>reset_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[3][A]</td>
<td>reset_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 40.659%; route: 0.075, 20.604%; tC2Q: 0.141, 38.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_2_s1/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_2_s1/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n491_s1/I1</td>
</tr>
<tr>
<td>1.087</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n491_s1/F</td>
</tr>
<tr>
<td>1.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.931%; route: 0.096, 24.427%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_6_s1/CLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C42[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_6_s1/Q</td>
</tr>
<tr>
<td>0.930</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n502_s2/I3</td>
</tr>
<tr>
<td>1.083</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n502_s2/F</td>
</tr>
<tr>
<td>1.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1/CLK</td>
</tr>
<tr>
<td>0.719</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.931%; route: 0.096, 24.427%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_7_s1/Q</td>
</tr>
<tr>
<td>0.939</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n486_s2/I3</td>
</tr>
<tr>
<td>1.092</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n486_s2/F</td>
</tr>
<tr>
<td>1.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_5_s1/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[1]_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.031%; route: 0.095, 24.235%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_3_s1/CLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_3_s1/Q</td>
</tr>
<tr>
<td>0.929</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n505_s2/I3</td>
</tr>
<tr>
<td>1.082</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n505_s2/F</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_2_s1/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.031%; route: 0.095, 24.235%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0/Q</td>
</tr>
<tr>
<td>0.830</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C49[0][B]</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/n288_s/I0</td>
</tr>
<tr>
<td>1.078</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/tmds_gen[1].tmds_channel/n288_s/SUM</td>
</tr>
<tr>
<td>1.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49[0][B]</td>
<td>u_hdmi/hdmi/tmds_gen[1].tmds_channel/acc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 63.265%; route: 0.003, 0.765%; tC2Q: 0.141, 35.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_div/clkdiv_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>142.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>143.040</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.960</td>
<td>2.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td>n272_s0/I0</td>
</tr>
<tr>
<td>146.223</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][B]</td>
<td style=" background: #97FFFF;">n272_s0/F</td>
</tr>
<tr>
<td>148.281</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">clk_div/clkdiv_inst/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst</td>
</tr>
<tr>
<td>143.111</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 4.668%; route: 4.979, 88.531%; tC2Q: 0.382, 6.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>142.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>143.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>142.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>143.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>142.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>143.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>43.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>43.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>43.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>23.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>25.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>41.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>41.778</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>23.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>25.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>41.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>41.778</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>23.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>25.715</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.975</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>41.940</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>41.787</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 87.982%; tC2Q: 0.368, 12.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[44]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.661</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[44]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[3][B]</td>
<td>u_hdmi/stringScreen1[44]_4_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[3][B]</td>
<td>u_hdmi/stringScreen1[44]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 87.763%; tC2Q: 0.368, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[39]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.661</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[39]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>u_hdmi/stringScreen1[39]_1_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>u_hdmi/stringScreen1[39]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 87.763%; tC2Q: 0.368, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[39]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.661</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[39]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>u_hdmi/stringScreen1[39]_3_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>u_hdmi/stringScreen1[39]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 87.763%; tC2Q: 0.368, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[39]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.661</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[39]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_hdmi/stringScreen1[39]_4_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>u_hdmi/stringScreen1[39]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 87.763%; tC2Q: 0.368, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[39]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.661</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[39]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_hdmi/stringScreen1[39]_5_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_hdmi/stringScreen1[39]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 87.763%; tC2Q: 0.368, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[57]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[57]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>u_hdmi/stringScreen1[57]_1_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>u_hdmi/stringScreen1[57]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[57]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[57]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_hdmi/stringScreen1[57]_2_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_hdmi/stringScreen1[57]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[57]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[57]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>u_hdmi/stringScreen1[57]_3_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>u_hdmi/stringScreen1[57]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[57]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[57]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>u_hdmi/stringScreen1[57]_4_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>u_hdmi/stringScreen1[57]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[53]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[53]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>u_hdmi/stringScreen1[53]_4_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>u_hdmi/stringScreen1[53]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[51]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[51]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_hdmi/stringScreen1[51]_6_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_hdmi/stringScreen1[51]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[49]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[49]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>u_hdmi/stringScreen1[49]_3_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>u_hdmi/stringScreen1[49]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[49]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[49]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>u_hdmi/stringScreen1[49]_4_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>u_hdmi/stringScreen1[49]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[41]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[41]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>u_hdmi/stringScreen1[41]_4_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>u_hdmi/stringScreen1[41]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[35]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.025</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[35]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_hdmi/stringScreen1[35]_1_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_hdmi/stringScreen1[35]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.648, 87.811%; tC2Q: 0.368, 12.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>101.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>101.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>101.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[31]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[31]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>u_hdmi/stringScreen1[31]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>u_hdmi/stringScreen1[31]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[31]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[31]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_hdmi/stringScreen1[31]_2_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_hdmi/stringScreen1[31]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[31]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[31]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_hdmi/stringScreen1[31]_3_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_hdmi/stringScreen1[31]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[31]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[31]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_hdmi/stringScreen1[31]_4_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_hdmi/stringScreen1[31]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[31]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[31]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_hdmi/stringScreen1[31]_5_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_hdmi/stringScreen1[31]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[31]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[31]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>u_hdmi/stringScreen1[31]_6_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>u_hdmi/stringScreen1[31]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[15]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[15]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_hdmi/stringScreen1[15]_3_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_hdmi/stringScreen1[15]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[15]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[15]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_hdmi/stringScreen1[15]_4_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_hdmi/stringScreen1[15]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[15]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[15]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>u_hdmi/stringScreen1[15]_5_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>u_hdmi/stringScreen1[15]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[15]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[15]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>u_hdmi/stringScreen1[15]_6_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>u_hdmi/stringScreen1[15]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[14]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[14]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>u_hdmi/stringScreen1[14]_6_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>u_hdmi/stringScreen1[14]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[13]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[13]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>u_hdmi/stringScreen1[13]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>u_hdmi/stringScreen1[13]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[13]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[13]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>u_hdmi/stringScreen1[13]_3_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>u_hdmi/stringScreen1[13]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[13]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[13]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>u_hdmi/stringScreen1[13]_4_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>u_hdmi/stringScreen1[13]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[13]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[8]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.637</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[8]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_hdmi/stringScreen1[8]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_hdmi/stringScreen1[8]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 88.340%; tC2Q: 0.144, 11.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>41.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>41.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>42.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>40.757</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>40.910</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.681</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>41.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>41.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>42.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>40.752</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>40.905</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>41.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>41.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>42.675</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>40.752</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>40.905</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 88.686%; tC2Q: 0.144, 11.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sys_resetn_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>sys_resetn_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>sys_resetn_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[21]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[21]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[21]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[56]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[56]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[56]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[22]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[22]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[22]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[51]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[51]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[51]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[17]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[17]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[17]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.740</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[27]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.660</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[27]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[27]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.740</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[9]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.660</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[9]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[9]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.740</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[47]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.660</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[47]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[47]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.740</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[4]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.660</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[4]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[4]_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>514</td>
<td>sys_resetn</td>
<td>-5.170</td>
<td>3.251</td>
</tr>
<tr>
<td>504</td>
<td>sys_clk_d</td>
<td>-5.170</td>
<td>1.975</td>
</tr>
<tr>
<td>288</td>
<td>clk_p</td>
<td>19.071</td>
<td>2.121</td>
</tr>
<tr>
<td>224</td>
<td>currentChar[0]</td>
<td>20.000</td>
<td>1.683</td>
</tr>
<tr>
<td>112</td>
<td>currentChar[1]</td>
<td>19.706</td>
<td>1.596</td>
</tr>
<tr>
<td>91</td>
<td>n18983_4</td>
<td>3.344</td>
<td>3.236</td>
</tr>
<tr>
<td>72</td>
<td>n18983_5</td>
<td>2.505</td>
<td>3.409</td>
</tr>
<tr>
<td>71</td>
<td>n19210_5</td>
<td>3.002</td>
<td>2.863</td>
</tr>
<tr>
<td>67</td>
<td>data[0]</td>
<td>14.295</td>
<td>2.700</td>
</tr>
<tr>
<td>66</td>
<td>data[6]</td>
<td>15.927</td>
<td>2.128</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C34</td>
<td>83.33%</td>
</tr>
<tr>
<td>R23C37</td>
<td>83.33%</td>
</tr>
<tr>
<td>R21C36</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C31</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C36</td>
<td>80.56%</td>
</tr>
<tr>
<td>R22C31</td>
<td>79.17%</td>
</tr>
<tr>
<td>R21C33</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [all_inputs]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_sdram -period 40 -waveform {0 20} [all_outputs]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
