/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu Apr 27 16:30:46 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Reg<tUInt32> INST_count;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt8> INST_mEpoch_port_0;
  MOD_Wire<tUInt8> INST_mEpoch_port_1;
  MOD_Reg<tUInt8> INST_mEpoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_mEpoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_mEpoch_register;
  MOD_Wire<tUInt32> INST_program_counter_port_0;
  MOD_Wire<tUInt32> INST_program_counter_port_1;
  MOD_Reg<tUInt8> INST_program_counter_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_program_counter_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_program_counter_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_register;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_register;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_register;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_register;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_register;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_register;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_register;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_register;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_register;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_register;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_register;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_register;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_register;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_register;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_register;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_register;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_register;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_register;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_register;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_register;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_register;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_register;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_register;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_register;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_register;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_register;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_register;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_register;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_register;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_register;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_register;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Fifo<tUInt64> INST_squashed2;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d1707;
  tUWide DEF_toDmem_rv_port1__read____d1703;
  tUWide DEF_toImem_rv_port1__read____d1699;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_0_read____d1461;
  tUInt8 DEF_rd_idx__h76043;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_0_read____d1458;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_0_read____d1455;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_0_read____d1452;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_0_read____d1449;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_0_read____d1446;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_0_read____d1443;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_0_read____d1440;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_0_read____d1437;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_0_read____d1434;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_0_read____d1431;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_0_read____d1428;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_0_read____d1425;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_0_read____d1422;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_0_read____d1419;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_0_read____d1416;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_0_read____d1413;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_0_read____d1410;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_0_read____d1407;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_0_read____d1404;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_0_read____d1401;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_0_read____d1398;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_0_read____d1395;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_0_read____d1392;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_0_read____d1389;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_0_read____d1386;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_0_read____d1383;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_0_read____d1380;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_0_read____d1377;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_0_read____d1371;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_0_read____d1374;
  tUInt8 DEF_d2e_first__82_BIT_188_89_OR_NOT_d2e_first__82__ETC___d993;
  tUInt8 DEF_d2e_first__82_BIT_188___d989;
  tUInt32 DEF_d2e_first__82_BITS_116_TO_85_94_PLUS_IF_d2e_fi_ETC___d1035;
  tUInt8 DEF_d2e_first__82_BIT_117_83_EQ_IF_mEpoch_readBefo_ETC___d987;
  tUInt8 DEF_f2d_first__84_BIT_48_85_EQ_IF_mEpoch_readBefor_ETC___d588;
  tUInt8 DEF_rd_idx__h45055;
  tUInt8 DEF_IF_scoreboard_31_port_1_whas__44_THEN_scoreboa_ETC___d550;
  tUInt8 DEF_IF_scoreboard_30_port_1_whas__34_THEN_scoreboa_ETC___d540;
  tUInt8 DEF_IF_scoreboard_29_port_1_whas__24_THEN_scoreboa_ETC___d530;
  tUInt8 DEF_IF_scoreboard_28_port_1_whas__14_THEN_scoreboa_ETC___d520;
  tUInt8 DEF_IF_scoreboard_27_port_1_whas__04_THEN_scoreboa_ETC___d510;
  tUInt8 DEF_IF_scoreboard_26_port_1_whas__94_THEN_scoreboa_ETC___d500;
  tUInt8 DEF_IF_scoreboard_25_port_1_whas__84_THEN_scoreboa_ETC___d490;
  tUInt8 DEF_IF_scoreboard_24_port_1_whas__74_THEN_scoreboa_ETC___d480;
  tUInt8 DEF_IF_scoreboard_23_port_1_whas__64_THEN_scoreboa_ETC___d470;
  tUInt8 DEF_IF_scoreboard_22_port_1_whas__54_THEN_scoreboa_ETC___d460;
  tUInt8 DEF_IF_scoreboard_21_port_1_whas__44_THEN_scoreboa_ETC___d450;
  tUInt8 DEF_IF_scoreboard_20_port_1_whas__34_THEN_scoreboa_ETC___d440;
  tUInt8 DEF_IF_scoreboard_19_port_1_whas__24_THEN_scoreboa_ETC___d430;
  tUInt8 DEF_IF_scoreboard_18_port_1_whas__14_THEN_scoreboa_ETC___d420;
  tUInt8 DEF_IF_scoreboard_17_port_1_whas__04_THEN_scoreboa_ETC___d410;
  tUInt8 DEF_IF_scoreboard_16_port_1_whas__94_THEN_scoreboa_ETC___d400;
  tUInt8 DEF_IF_scoreboard_15_port_1_whas__84_THEN_scoreboa_ETC___d390;
  tUInt8 DEF_IF_scoreboard_14_port_1_whas__74_THEN_scoreboa_ETC___d380;
  tUInt8 DEF_IF_scoreboard_13_port_1_whas__64_THEN_scoreboa_ETC___d370;
  tUInt8 DEF_IF_scoreboard_12_port_1_whas__54_THEN_scoreboa_ETC___d360;
  tUInt8 DEF_IF_scoreboard_11_port_1_whas__44_THEN_scoreboa_ETC___d350;
  tUInt8 DEF_IF_scoreboard_10_port_1_whas__34_THEN_scoreboa_ETC___d340;
  tUInt8 DEF_IF_scoreboard_9_port_1_whas__24_THEN_scoreboar_ETC___d330;
  tUInt8 DEF_IF_scoreboard_8_port_1_whas__14_THEN_scoreboar_ETC___d320;
  tUInt8 DEF_IF_scoreboard_7_port_1_whas__04_THEN_scoreboar_ETC___d310;
  tUInt8 DEF_IF_scoreboard_6_port_1_whas__94_THEN_scoreboar_ETC___d300;
  tUInt8 DEF_IF_scoreboard_5_port_1_whas__84_THEN_scoreboar_ETC___d290;
  tUInt8 DEF_IF_scoreboard_4_port_1_whas__74_THEN_scoreboar_ETC___d280;
  tUInt8 DEF_IF_scoreboard_3_port_1_whas__64_THEN_scoreboar_ETC___d270;
  tUInt8 DEF_IF_scoreboard_2_port_1_whas__54_THEN_scoreboar_ETC___d260;
  tUInt8 DEF_IF_scoreboard_1_port_1_whas__44_THEN_scoreboar_ETC___d250;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d657;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d659;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d662;
  tUInt8 DEF_rs1_idx__h45053;
  tUInt8 DEF_rs2_idx__h45054;
  tUWide DEF_d2e_first____d982;
  tUWide DEF_e2w_first____d1332;
  tUWide DEF_f2d_first____d584;
  tUWide DEF_fromMMIO_rv_port1__read____d1345;
  tUWide DEF_fromMMIO_rv_port0__read____d1709;
  tUWide DEF_toMMIO_rv_port0__read____d1041;
  tUWide DEF_fromDmem_rv_port1__read____d1347;
  tUWide DEF_fromDmem_rv_port0__read____d1705;
  tUWide DEF_toDmem_rv_port0__read____d1044;
  tUWide DEF_fromImem_rv_port1__read____d589;
  tUWide DEF_fromImem_rv_port0__read____d1701;
  tUWide DEF_toImem_rv_port0__read____d564;
  tUInt8 DEF_currentVal__h74681;
  tUInt8 DEF_x_wget__h42511;
  tUInt8 DEF_scoreboard_31_register__h41902;
  tUInt8 DEF_scoreboard_30_register__h41212;
  tUInt8 DEF_scoreboard_29_register__h40522;
  tUInt8 DEF_scoreboard_28_register__h39832;
  tUInt8 DEF_scoreboard_27_register__h39142;
  tUInt8 DEF_scoreboard_26_register__h38452;
  tUInt8 DEF_scoreboard_25_register__h37762;
  tUInt8 DEF_scoreboard_24_register__h37072;
  tUInt8 DEF_scoreboard_23_register__h36382;
  tUInt8 DEF_scoreboard_22_register__h35692;
  tUInt8 DEF_scoreboard_21_register__h35002;
  tUInt8 DEF_scoreboard_20_register__h34312;
  tUInt8 DEF_scoreboard_19_register__h33622;
  tUInt8 DEF_scoreboard_18_register__h32932;
  tUInt8 DEF_scoreboard_17_register__h32242;
  tUInt8 DEF_scoreboard_16_register__h31552;
  tUInt8 DEF_scoreboard_15_register__h30862;
  tUInt8 DEF_scoreboard_14_register__h30172;
  tUInt8 DEF_scoreboard_13_register__h29482;
  tUInt8 DEF_scoreboard_12_register__h28792;
  tUInt8 DEF_scoreboard_11_register__h28102;
  tUInt8 DEF_scoreboard_10_register__h27412;
  tUInt8 DEF_scoreboard_9_register__h26722;
  tUInt8 DEF_scoreboard_8_register__h26032;
  tUInt8 DEF_scoreboard_7_register__h25342;
  tUInt8 DEF_scoreboard_6_register__h24652;
  tUInt8 DEF_scoreboard_5_register__h23962;
  tUInt8 DEF_scoreboard_4_register__h23272;
  tUInt8 DEF_scoreboard_3_register__h22582;
  tUInt8 DEF_scoreboard_2_register__h21892;
  tUInt8 DEF_scoreboard_1_register__h21202;
  tUInt8 DEF_scoreboard_0_register__h20512;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_0_read____d1353;
  tUInt8 DEF_starting__h43490;
  tUInt32 DEF_rv1__h68538;
  tUInt32 DEF_d2e_first__82_BITS_116_TO_85_94_PLUS_IF_d2e_fi_ETC___d1034;
  tUInt32 DEF_x__h72750;
  tUInt8 DEF_e2w_first__332_BITS_125_TO_123___d1357;
  tUInt8 DEF_d2e_first__82_BIT_217___d995;
  tUInt8 DEF_d2e_first__82_BIT_213___d1010;
  tUInt8 DEF_dEpoch__h68535;
  tUInt8 DEF_e2w_first__332_BIT_120___d1338;
  tUInt8 DEF_e2w_first__332_BIT_84___d1340;
  tUInt8 DEF_e2w_first__332_BIT_54___d1333;
  tUInt8 DEF_fEpoch__h44951;
  tUInt8 DEF_IF_scoreboard_0_readBeforeLaterWrites_2_read___ETC___d592;
  tUInt8 DEF_IF_scoreboard_1_readBeforeLaterWrites_2_read___ETC___d594;
  tUInt8 DEF_IF_scoreboard_2_readBeforeLaterWrites_2_read___ETC___d596;
  tUInt8 DEF_IF_scoreboard_3_readBeforeLaterWrites_2_read___ETC___d598;
  tUInt8 DEF_IF_scoreboard_4_readBeforeLaterWrites_2_read___ETC___d600;
  tUInt8 DEF_IF_scoreboard_5_readBeforeLaterWrites_2_read___ETC___d602;
  tUInt8 DEF_IF_scoreboard_6_readBeforeLaterWrites_2_read___ETC___d604;
  tUInt8 DEF_IF_scoreboard_7_readBeforeLaterWrites_2_read___ETC___d606;
  tUInt8 DEF_IF_scoreboard_8_readBeforeLaterWrites_2_read___ETC___d608;
  tUInt8 DEF_IF_scoreboard_9_readBeforeLaterWrites_2_read___ETC___d610;
  tUInt8 DEF_IF_scoreboard_10_readBeforeLaterWrites_2_read__ETC___d612;
  tUInt8 DEF_IF_scoreboard_11_readBeforeLaterWrites_2_read__ETC___d614;
  tUInt8 DEF_IF_scoreboard_12_readBeforeLaterWrites_2_read__ETC___d616;
  tUInt8 DEF_IF_scoreboard_13_readBeforeLaterWrites_2_read__ETC___d618;
  tUInt8 DEF_IF_scoreboard_14_readBeforeLaterWrites_2_read__ETC___d620;
  tUInt8 DEF_IF_scoreboard_15_readBeforeLaterWrites_2_read__ETC___d622;
  tUInt8 DEF_IF_scoreboard_16_readBeforeLaterWrites_2_read__ETC___d624;
  tUInt8 DEF_IF_scoreboard_17_readBeforeLaterWrites_2_read__ETC___d626;
  tUInt8 DEF_IF_scoreboard_18_readBeforeLaterWrites_2_read__ETC___d628;
  tUInt8 DEF_IF_scoreboard_19_readBeforeLaterWrites_2_read__ETC___d630;
  tUInt8 DEF_IF_scoreboard_20_readBeforeLaterWrites_2_read__ETC___d632;
  tUInt8 DEF_IF_scoreboard_21_readBeforeLaterWrites_2_read__ETC___d634;
  tUInt8 DEF_IF_scoreboard_22_readBeforeLaterWrites_2_read__ETC___d636;
  tUInt8 DEF_IF_scoreboard_23_readBeforeLaterWrites_2_read__ETC___d638;
  tUInt8 DEF_IF_scoreboard_24_readBeforeLaterWrites_2_read__ETC___d640;
  tUInt8 DEF_IF_scoreboard_25_readBeforeLaterWrites_2_read__ETC___d642;
  tUInt8 DEF_IF_scoreboard_26_readBeforeLaterWrites_2_read__ETC___d644;
  tUInt8 DEF_IF_scoreboard_27_readBeforeLaterWrites_2_read__ETC___d646;
  tUInt8 DEF_IF_scoreboard_28_readBeforeLaterWrites_2_read__ETC___d648;
  tUInt8 DEF_IF_scoreboard_29_readBeforeLaterWrites_2_read__ETC___d650;
  tUInt8 DEF_IF_scoreboard_30_readBeforeLaterWrites_2_read__ETC___d652;
  tUInt8 DEF_IF_scoreboard_31_readBeforeLaterWrites_2_read__ETC___d654;
  tUInt32 DEF_imm__h68715;
  tUInt8 DEF_IF_d2e_first__82_BIT_217_95_THEN_d2e_first__82_ETC___d997;
  tUInt8 DEF_y__h68703;
  tUInt8 DEF_IF_scoreboard_0_port_1_whas__34_THEN_scoreboar_ETC___d240;
  tUInt8 DEF_y__h44955;
  tUInt8 DEF_def__h42823;
  tUInt8 DEF_IF_scoreboard_31_port_0_whas__46_THEN_scoreboa_ETC___d549;
  tUInt8 DEF_IF_scoreboard_30_port_0_whas__36_THEN_scoreboa_ETC___d539;
  tUInt8 DEF_IF_scoreboard_29_port_0_whas__26_THEN_scoreboa_ETC___d529;
  tUInt8 DEF_IF_scoreboard_28_port_0_whas__16_THEN_scoreboa_ETC___d519;
  tUInt8 DEF_IF_scoreboard_27_port_0_whas__06_THEN_scoreboa_ETC___d509;
  tUInt8 DEF_IF_scoreboard_26_port_0_whas__96_THEN_scoreboa_ETC___d499;
  tUInt8 DEF_IF_scoreboard_25_port_0_whas__86_THEN_scoreboa_ETC___d489;
  tUInt8 DEF_IF_scoreboard_24_port_0_whas__76_THEN_scoreboa_ETC___d479;
  tUInt8 DEF_IF_scoreboard_23_port_0_whas__66_THEN_scoreboa_ETC___d469;
  tUInt8 DEF_IF_scoreboard_22_port_0_whas__56_THEN_scoreboa_ETC___d459;
  tUInt8 DEF_IF_scoreboard_21_port_0_whas__46_THEN_scoreboa_ETC___d449;
  tUInt8 DEF_IF_scoreboard_20_port_0_whas__36_THEN_scoreboa_ETC___d439;
  tUInt8 DEF_IF_scoreboard_19_port_0_whas__26_THEN_scoreboa_ETC___d429;
  tUInt8 DEF_IF_scoreboard_18_port_0_whas__16_THEN_scoreboa_ETC___d419;
  tUInt8 DEF_IF_scoreboard_17_port_0_whas__06_THEN_scoreboa_ETC___d409;
  tUInt8 DEF_IF_scoreboard_16_port_0_whas__96_THEN_scoreboa_ETC___d399;
  tUInt8 DEF_IF_scoreboard_15_port_0_whas__86_THEN_scoreboa_ETC___d389;
  tUInt8 DEF_IF_scoreboard_14_port_0_whas__76_THEN_scoreboa_ETC___d379;
  tUInt8 DEF_IF_scoreboard_13_port_0_whas__66_THEN_scoreboa_ETC___d369;
  tUInt8 DEF_IF_scoreboard_12_port_0_whas__56_THEN_scoreboa_ETC___d359;
  tUInt8 DEF_IF_scoreboard_11_port_0_whas__46_THEN_scoreboa_ETC___d349;
  tUInt8 DEF_IF_scoreboard_10_port_0_whas__36_THEN_scoreboa_ETC___d339;
  tUInt8 DEF_IF_scoreboard_9_port_0_whas__26_THEN_scoreboar_ETC___d329;
  tUInt8 DEF_IF_scoreboard_8_port_0_whas__16_THEN_scoreboar_ETC___d319;
  tUInt8 DEF_IF_scoreboard_7_port_0_whas__06_THEN_scoreboar_ETC___d309;
  tUInt8 DEF_IF_scoreboard_6_port_0_whas__96_THEN_scoreboar_ETC___d299;
  tUInt8 DEF_IF_scoreboard_5_port_0_whas__86_THEN_scoreboar_ETC___d289;
  tUInt8 DEF_IF_scoreboard_4_port_0_whas__76_THEN_scoreboar_ETC___d279;
  tUInt8 DEF_IF_scoreboard_3_port_0_whas__66_THEN_scoreboar_ETC___d269;
  tUInt8 DEF_IF_scoreboard_2_port_0_whas__56_THEN_scoreboar_ETC___d259;
  tUInt8 DEF_IF_scoreboard_1_port_0_whas__46_THEN_scoreboar_ETC___d249;
  tUInt8 DEF_IF_scoreboard_0_port_0_whas__36_THEN_scoreboar_ETC___d239;
  tUInt8 DEF_e2w_first__332_BITS_59_TO_55_351_EQ_0___d1352;
  tUInt8 DEF_e2w_first__332_BITS_52_TO_51_334_EQ_0b0___d1335;
  tUInt8 DEF_d2e_first__82_BITS_186_TO_185_90_EQ_0b0___d991;
  tUInt8 DEF_NOT_e2w_first__332_BIT_120_338___d1339;
  tUInt32 DEF_x__h73031;
  tUInt32 DEF_x__h72868;
  tUInt32 DEF_x__h72798;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d562;
  tUInt32 DEF_signed_1___d1696;
  tUInt32 DEF_signed_0___d579;
  tUInt32 DEF_currentVal__h76397;
  tUInt32 DEF_x_wget__h18334;
  tUInt32 DEF_currentVal__h76392;
  tUInt32 DEF_x_wget__h17837;
  tUInt32 DEF_currentVal__h76387;
  tUInt32 DEF_x_wget__h17340;
  tUInt32 DEF_currentVal__h76382;
  tUInt32 DEF_x_wget__h16843;
  tUInt32 DEF_currentVal__h76377;
  tUInt32 DEF_x_wget__h16346;
  tUInt32 DEF_currentVal__h76372;
  tUInt32 DEF_x_wget__h15849;
  tUInt32 DEF_currentVal__h76367;
  tUInt32 DEF_x_wget__h15352;
  tUInt32 DEF_currentVal__h76362;
  tUInt32 DEF_x_wget__h14855;
  tUInt32 DEF_currentVal__h76357;
  tUInt32 DEF_x_wget__h14358;
  tUInt32 DEF_currentVal__h76352;
  tUInt32 DEF_x_wget__h13861;
  tUInt32 DEF_currentVal__h76347;
  tUInt32 DEF_x_wget__h13364;
  tUInt32 DEF_currentVal__h76342;
  tUInt32 DEF_x_wget__h12867;
  tUInt32 DEF_currentVal__h76337;
  tUInt32 DEF_x_wget__h12370;
  tUInt32 DEF_currentVal__h76332;
  tUInt32 DEF_x_wget__h11873;
  tUInt32 DEF_currentVal__h76327;
  tUInt32 DEF_x_wget__h11376;
  tUInt32 DEF_currentVal__h76322;
  tUInt32 DEF_x_wget__h10879;
  tUInt32 DEF_currentVal__h76317;
  tUInt32 DEF_x_wget__h10382;
  tUInt32 DEF_currentVal__h76312;
  tUInt32 DEF_x_wget__h9885;
  tUInt32 DEF_currentVal__h76307;
  tUInt32 DEF_x_wget__h9388;
  tUInt32 DEF_currentVal__h76302;
  tUInt32 DEF_x_wget__h8891;
  tUInt32 DEF_currentVal__h76297;
  tUInt32 DEF_x_wget__h8394;
  tUInt32 DEF_currentVal__h76292;
  tUInt32 DEF_x_wget__h7897;
  tUInt32 DEF_currentVal__h76287;
  tUInt32 DEF_x_wget__h7400;
  tUInt32 DEF_currentVal__h76282;
  tUInt32 DEF_x_wget__h6903;
  tUInt32 DEF_currentVal__h76277;
  tUInt32 DEF_x_wget__h6406;
  tUInt32 DEF_currentVal__h76272;
  tUInt32 DEF_x_wget__h5909;
  tUInt32 DEF_currentVal__h76267;
  tUInt32 DEF_x_wget__h5412;
  tUInt32 DEF_currentVal__h76262;
  tUInt32 DEF_x_wget__h4915;
  tUInt32 DEF_currentVal__h76257;
  tUInt32 DEF_x_wget__h4418;
  tUInt32 DEF_currentVal__h76252;
  tUInt32 DEF_x_wget__h3921;
  tUInt32 DEF_currentVal__h76247;
  tUInt32 DEF_x_wget__h3424;
  tUInt32 DEF_currentVal__h76242;
  tUInt32 DEF_def__h74870;
  tUInt32 DEF_x_wget__h1444;
  tUInt32 DEF_lfh___d563;
  tUWide DEF_f2d_first__84_BITS_112_TO_48___d977;
  tUInt32 DEF_def__h18639;
  tUInt32 DEF_def__h18142;
  tUInt32 DEF_def__h17645;
  tUInt32 DEF_def__h17148;
  tUInt32 DEF_def__h16651;
  tUInt32 DEF_def__h16154;
  tUInt32 DEF_def__h15657;
  tUInt32 DEF_def__h15160;
  tUInt32 DEF_def__h14663;
  tUInt32 DEF_def__h14166;
  tUInt32 DEF_def__h13669;
  tUInt32 DEF_def__h13172;
  tUInt32 DEF_def__h12675;
  tUInt32 DEF_def__h12178;
  tUInt32 DEF_def__h11681;
  tUInt32 DEF_def__h11184;
  tUInt32 DEF_def__h10687;
  tUInt32 DEF_def__h10190;
  tUInt32 DEF_def__h9693;
  tUInt32 DEF_def__h9196;
  tUInt32 DEF_def__h8699;
  tUInt32 DEF_def__h8202;
  tUInt32 DEF_def__h7705;
  tUInt32 DEF_def__h7208;
  tUInt32 DEF_def__h6711;
  tUInt32 DEF_def__h6214;
  tUInt32 DEF_def__h5717;
  tUInt32 DEF_def__h5220;
  tUInt32 DEF_def__h4723;
  tUInt32 DEF_def__h4226;
  tUInt32 DEF_def__h3729;
  tUInt32 DEF_def__h1757;
  tUWide DEF_IF_fromImem_rv_port1__read__89_BITS_6_TO_0_70__ETC___d980;
  tUWide DEF_IF_fromImem_rv_port1__read__89_BITS_19_TO_15_5_ETC___d979;
  tUWide DEF_NOT_d2e_first__82_BIT_188_89_055_AND_d2e_first_ETC___d1162;
  tUWide DEF_d2e_first__82_BITS_221_TO_182_160_CONCAT_d2e_f_ETC___d1161;
  tUWide DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d582;
  tUWide DEF__16_CONCAT_program_counter_register_CONCAT_0___d580;
  tUWide DEF__1_CONCAT_IF_d2e_first__82_BIT_187_059_THEN_1_E_ETC___d1067;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1708;
  tUWide DEF__1_CONCAT_getDResp_a___d1704;
  tUWide DEF__1_CONCAT_getIResp_a___d1700;
  tUWide DEF__0_CONCAT_DONTCARE___d679;
 
 /* Rules */
 public:
  void RL_program_counter_canonicalize();
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_scoreboard_0_canonicalize();
  void RL_scoreboard_1_canonicalize();
  void RL_scoreboard_2_canonicalize();
  void RL_scoreboard_3_canonicalize();
  void RL_scoreboard_4_canonicalize();
  void RL_scoreboard_5_canonicalize();
  void RL_scoreboard_6_canonicalize();
  void RL_scoreboard_7_canonicalize();
  void RL_scoreboard_8_canonicalize();
  void RL_scoreboard_9_canonicalize();
  void RL_scoreboard_10_canonicalize();
  void RL_scoreboard_11_canonicalize();
  void RL_scoreboard_12_canonicalize();
  void RL_scoreboard_13_canonicalize();
  void RL_scoreboard_14_canonicalize();
  void RL_scoreboard_15_canonicalize();
  void RL_scoreboard_16_canonicalize();
  void RL_scoreboard_17_canonicalize();
  void RL_scoreboard_18_canonicalize();
  void RL_scoreboard_19_canonicalize();
  void RL_scoreboard_20_canonicalize();
  void RL_scoreboard_21_canonicalize();
  void RL_scoreboard_22_canonicalize();
  void RL_scoreboard_23_canonicalize();
  void RL_scoreboard_24_canonicalize();
  void RL_scoreboard_25_canonicalize();
  void RL_scoreboard_26_canonicalize();
  void RL_scoreboard_27_canonicalize();
  void RL_scoreboard_28_canonicalize();
  void RL_scoreboard_29_canonicalize();
  void RL_scoreboard_30_canonicalize();
  void RL_scoreboard_31_canonicalize();
  void RL_mEpoch_canonicalize();
  void RL_doTic();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
  void RL_administrative_konata_flush2();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
