/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "cmlexamples/cm152a_orig.v:2" *)
(* top =  1  *)
module mux_cl(a, b, c, d, e, f, g, h, i, j, k, l);
  (* src = "cmlexamples/cm152a_orig.v:17" *)
  wire \[0] ;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input a;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input b;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input c;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input d;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input e;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input f;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input g;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input h;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input i;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input j;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input k;
  (* src = "cmlexamples/cm152a_orig.v:15" *)
  output l;
  assign l = ~1'h0;
  assign \[0]  = l;
endmodule
