# Synchronous vs Asynchronous Resets:

* [Sunburst Resets 1](https://github.com/gs1293/pdfs/blob/main/design/sunburst_reset_1.pdf) | [source](http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_Resets.pdf)
* [Sunburst Resets 2](https://github.com/gs1293/pdfs/blob/main/design/sunburst_reset_2.pdf) | [source](http://www.sunburst-design.com/papers/CummingsSNUG2003Boston_Resets.pdf)
* [Reset Design Strategy](https://github.com/gs1293/pdfs/blob/main/design/reset_design.pdf)
* [Sync Async Reset](https://github.com/gs1293/pdfs/blob/main/design/sync_async_reset.pdf) | [source](https://web.engr.oregonstate.edu/~traylor/ece474/beamer_lectures/sync_async_reset.pdf)
* [Asynchronous Circuits](https://github.com/gs1293/pdfs/blob/main/courses/digital_vlsi_design_ece4740/Lecture_27_asynchronous_circuits.pdf)
* [Link1](https://only-vlsi.blogspot.com/2009/05/synchronous-reset-vs-asynchronous-reset.html)
* [Link2](https://forums.xilinx.com/t5/Blog-Archive/Demystifying-Resets-Synchronous-Asynchronous-other-Design/td-p/882252)
* [Link4](http://www.deepchip.com/items/0409-11.html)
* [Link5](https://zipcpu.com/formal/2018/04/12/areset.html)
* [Link6](https://www.eetimes.com/how-do-i-reset-my-fpga/)
* [Link7](https://www.youtube.com/watch?v=Wdzo_DpKKGA)
* [Link8](http://www.asic-world.com/tidbits/all_reset.html)
* [Link9](https://www.embedded.com/asynchronous-reset-synchronization-and-distribution-challenges-and-solutions/#:~:text=Asynchronous%20reset%20does%20not%20require,not%20affect%20data%20path%20timing.)
* [Link10](https://vlsiuniverse.blogspot.com/2017/04/synchronous-and-asynchronous-resets.html)
* [Lihnk11](https://vlsiuniverse.blogspot.com/2019/07/reset-design-and-timing-interview-questions.html)
* [Reset Synchronizer](https://www.youtube.com/watch?v=mYSEVdUPvD8)
