\subsection{txtspcfg Entity Reference}
\label{classtxtspcfg}\index{txtspcfg@{txtspcfg}}


Inheritance diagram for txtspcfg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{da/d81/classtxtspcfg__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for txtspcfg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d1/d69/classtxtspcfg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf txtspcfg\+\_\+arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf mem\+\_\+package}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf maddress}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdin}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sen}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdout}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oen}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+pll\+\_\+locked}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+config\+\_\+controls}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+config\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf stream\+\_\+load}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf stream\+\_\+txen}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf stream\+\_\+rxen}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf stream\+\_\+rxdsrc}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lms\+\_\+gpio0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lms\+\_\+gpio1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lms\+\_\+gpio2}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fx3\+\_\+reset}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+en\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+en\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf up\+\_\+dn\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf up\+\_\+dn\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phase}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+areset}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf stateo}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf lte\+\_\+synch\+\_\+dis}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lte\+\_\+txpct\+\_\+loss\+\_\+clr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lte\+\_\+mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lte\+\_\+ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf lte\+\_\+smpl\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf lte\+\_\+clr\+\_\+smpl\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lms\+\_\+rst}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lms\+\_\+ss}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phase\+\_\+reg\+\_\+sel}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf drct\+\_\+clk\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 17} of file {\bf txtspcfg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{txtspcfg@{txtspcfg}!drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}}
\index{drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}!txtspcfg@{txtspcfg}}
\paragraph[{drct\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drct\+\_\+clk\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a9110b02eff4af7569945a9a529ee1dd1}


Definition at line {\bf 70} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!fx3\+\_\+reset@{fx3\+\_\+reset}}
\index{fx3\+\_\+reset@{fx3\+\_\+reset}!txtspcfg@{txtspcfg}}
\paragraph[{fx3\+\_\+reset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fx3\+\_\+reset} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a8de53eb344cb2be2001d43bad134a250}


Definition at line {\bf 50} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!ieee@{ieee}}
\index{ieee@{ieee}!txtspcfg@{txtspcfg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classtxtspcfg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lms\+\_\+gpio0@{lms\+\_\+gpio0}}
\index{lms\+\_\+gpio0@{lms\+\_\+gpio0}!txtspcfg@{txtspcfg}}
\paragraph[{lms\+\_\+gpio0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+gpio0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_abc0d50997341a87cd10f835515bf0084}


Definition at line {\bf 47} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lms\+\_\+gpio1@{lms\+\_\+gpio1}}
\index{lms\+\_\+gpio1@{lms\+\_\+gpio1}!txtspcfg@{txtspcfg}}
\paragraph[{lms\+\_\+gpio1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+gpio1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a9c9674ef5d59c9034e48aa1e8eeca546}


Definition at line {\bf 48} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lms\+\_\+gpio2@{lms\+\_\+gpio2}}
\index{lms\+\_\+gpio2@{lms\+\_\+gpio2}!txtspcfg@{txtspcfg}}
\paragraph[{lms\+\_\+gpio2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+gpio2} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a54db39d5af84df83357221529143d485}


Definition at line {\bf 49} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lms\+\_\+rst@{lms\+\_\+rst}}
\index{lms\+\_\+rst@{lms\+\_\+rst}!txtspcfg@{txtspcfg}}
\paragraph[{lms\+\_\+rst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+rst} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_adfb72924f6685d773893065a330948a6}


Definition at line {\bf 65} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lms\+\_\+ss@{lms\+\_\+ss}}
\index{lms\+\_\+ss@{lms\+\_\+ss}!txtspcfg@{txtspcfg}}
\paragraph[{lms\+\_\+ss}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ss} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_ab1e0c82365bf86e984eadfdb35e80a29}


Definition at line {\bf 66} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lreset@{lreset}}
\index{lreset@{lreset}!txtspcfg@{txtspcfg}}
\paragraph[{lreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_ab4573fdea1cdc3308c947af523ca0d97}


Definition at line {\bf 31} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lte\+\_\+ch\+\_\+en@{lte\+\_\+ch\+\_\+en}}
\index{lte\+\_\+ch\+\_\+en@{lte\+\_\+ch\+\_\+en}!txtspcfg@{txtspcfg}}
\paragraph[{lte\+\_\+ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lte\+\_\+ch\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_adeea79081adedbbe36bf636377661365}


Definition at line {\bf 62} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lte\+\_\+clr\+\_\+smpl\+\_\+nr@{lte\+\_\+clr\+\_\+smpl\+\_\+nr}}
\index{lte\+\_\+clr\+\_\+smpl\+\_\+nr@{lte\+\_\+clr\+\_\+smpl\+\_\+nr}!txtspcfg@{txtspcfg}}
\paragraph[{lte\+\_\+clr\+\_\+smpl\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lte\+\_\+clr\+\_\+smpl\+\_\+nr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a6c70277e774aadf8346caa7eddf6a42c}


Definition at line {\bf 64} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lte\+\_\+mimo\+\_\+en@{lte\+\_\+mimo\+\_\+en}}
\index{lte\+\_\+mimo\+\_\+en@{lte\+\_\+mimo\+\_\+en}!txtspcfg@{txtspcfg}}
\paragraph[{lte\+\_\+mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lte\+\_\+mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a7eb309ec27e25623d0e63227f70f8a9e}


Definition at line {\bf 61} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lte\+\_\+smpl\+\_\+width@{lte\+\_\+smpl\+\_\+width}}
\index{lte\+\_\+smpl\+\_\+width@{lte\+\_\+smpl\+\_\+width}!txtspcfg@{txtspcfg}}
\paragraph[{lte\+\_\+smpl\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lte\+\_\+smpl\+\_\+width} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a3068579b99e4708848d013d1db33bec5}


Definition at line {\bf 63} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lte\+\_\+synch\+\_\+dis@{lte\+\_\+synch\+\_\+dis}}
\index{lte\+\_\+synch\+\_\+dis@{lte\+\_\+synch\+\_\+dis}!txtspcfg@{txtspcfg}}
\paragraph[{lte\+\_\+synch\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lte\+\_\+synch\+\_\+dis} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a7940fa1c1b70a079f6b5b4bafc2ee834}


Definition at line {\bf 59} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!lte\+\_\+txpct\+\_\+loss\+\_\+clr@{lte\+\_\+txpct\+\_\+loss\+\_\+clr}}
\index{lte\+\_\+txpct\+\_\+loss\+\_\+clr@{lte\+\_\+txpct\+\_\+loss\+\_\+clr}!txtspcfg@{txtspcfg}}
\paragraph[{lte\+\_\+txpct\+\_\+loss\+\_\+clr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lte\+\_\+txpct\+\_\+loss\+\_\+clr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_aed2221de8837c48628e7fdad5e00f679}


Definition at line {\bf 60} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!maddress@{maddress}}
\index{maddress@{maddress}!txtspcfg@{txtspcfg}}
\paragraph[{maddress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf maddress} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a6195378ec70dceb04b40e9ea2dfe8348}


Definition at line {\bf 21} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!mem\+\_\+package@{mem\+\_\+package}}
\index{mem\+\_\+package@{mem\+\_\+package}!txtspcfg@{txtspcfg}}
\paragraph[{mem\+\_\+package}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+package}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtxtspcfg_af17cc66e07f2353a1b62aa83babe4f44}


Definition at line {\bf 12} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!txtspcfg@{txtspcfg}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 22} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!mreset@{mreset}}
\index{mreset@{mreset}!txtspcfg@{txtspcfg}}
\paragraph[{mreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a3f01f53cfe06b99a7bfa97b24503f39b}


Definition at line {\bf 32} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!txtspcfg@{txtspcfg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtxtspcfg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!oen@{oen}}
\index{oen@{oen}!txtspcfg@{txtspcfg}}
\paragraph[{oen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oen} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a2b4865d9617410fdd3598db17e63bdbf}


Definition at line {\bf 35} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!phase@{phase}}
\index{phase@{phase}!txtspcfg@{txtspcfg}}
\paragraph[{phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phase} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a9a14e6b7eb831e05f831e9bff1b63a86}


Definition at line {\bf 55} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!phase\+\_\+reg\+\_\+sel@{phase\+\_\+reg\+\_\+sel}}
\index{phase\+\_\+reg\+\_\+sel@{phase\+\_\+reg\+\_\+sel}!txtspcfg@{txtspcfg}}
\paragraph[{phase\+\_\+reg\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phase\+\_\+reg\+\_\+sel} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a7d7be6f2b8a7fe82f843e0336dbde125}


Definition at line {\bf 67} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!pll\+\_\+areset@{pll\+\_\+areset}}
\index{pll\+\_\+areset@{pll\+\_\+areset}!txtspcfg@{txtspcfg}}
\paragraph[{pll\+\_\+areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+areset} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a26690b026911a6743ab6414cd74a02b4}


Definition at line {\bf 56} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!ps\+\_\+en\+\_\+0@{ps\+\_\+en\+\_\+0}}
\index{ps\+\_\+en\+\_\+0@{ps\+\_\+en\+\_\+0}!txtspcfg@{txtspcfg}}
\paragraph[{ps\+\_\+en\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+en\+\_\+0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a1bda508452a3ebbcef7341c2edc18d77}


Definition at line {\bf 51} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!ps\+\_\+en\+\_\+1@{ps\+\_\+en\+\_\+1}}
\index{ps\+\_\+en\+\_\+1@{ps\+\_\+en\+\_\+1}!txtspcfg@{txtspcfg}}
\paragraph[{ps\+\_\+en\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+en\+\_\+1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_aafb211f99dbebe0a12040deb9015c2af}


Definition at line {\bf 52} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!sclk@{sclk}}
\index{sclk@{sclk}!txtspcfg@{txtspcfg}}
\paragraph[{sclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_ac922a2fc6a86b71aca5c7d49ea3bc36b}


Definition at line {\bf 26} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!sdin@{sdin}}
\index{sdin@{sdin}!txtspcfg@{txtspcfg}}
\paragraph[{sdin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdin} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a689a085f705c45ec3c2821cbe3a33b19}


Definition at line {\bf 25} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!sdout@{sdout}}
\index{sdout@{sdout}!txtspcfg@{txtspcfg}}
\paragraph[{sdout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdout} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_aa9859b1193c781bb51a2e16215d90fb3}


Definition at line {\bf 28} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!sen@{sen}}
\index{sen@{sen}!txtspcfg@{txtspcfg}}
\paragraph[{sen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sen} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a5e69a30218f15bf1e4421d24cad846c0}


Definition at line {\bf 27} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!spi\+\_\+config\+\_\+controls@{spi\+\_\+config\+\_\+controls}}
\index{spi\+\_\+config\+\_\+controls@{spi\+\_\+config\+\_\+controls}!txtspcfg@{txtspcfg}}
\paragraph[{spi\+\_\+config\+\_\+controls}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+config\+\_\+controls} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_ad6db5234a147db1528ee4baa0d3cddd8}


Definition at line {\bf 39} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!spi\+\_\+config\+\_\+data@{spi\+\_\+config\+\_\+data}}
\index{spi\+\_\+config\+\_\+data@{spi\+\_\+config\+\_\+data}!txtspcfg@{txtspcfg}}
\paragraph[{spi\+\_\+config\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+config\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_aba2bc42a36661d3497678786166e81bf}


Definition at line {\bf 40} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!spi\+\_\+pll\+\_\+locked@{spi\+\_\+pll\+\_\+locked}}
\index{spi\+\_\+pll\+\_\+locked@{spi\+\_\+pll\+\_\+locked}!txtspcfg@{txtspcfg}}
\paragraph[{spi\+\_\+pll\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+pll\+\_\+locked} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_aa03e79bea724b012829d7ca7c900e4aa}


Definition at line {\bf 38} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!stateo@{stateo}}
\index{stateo@{stateo}!txtspcfg@{txtspcfg}}
\paragraph[{stateo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stateo} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_abd6b61c99643f61b2f28f4ecbe116ef1}


Definition at line {\bf 58} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!txtspcfg@{txtspcfg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtxtspcfg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!stream\+\_\+load@{stream\+\_\+load}}
\index{stream\+\_\+load@{stream\+\_\+load}!txtspcfg@{txtspcfg}}
\paragraph[{stream\+\_\+load}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stream\+\_\+load} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_aa53fc23f6c6e5fc667f45b01881f92f3}


Definition at line {\bf 43} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!stream\+\_\+rxdsrc@{stream\+\_\+rxdsrc}}
\index{stream\+\_\+rxdsrc@{stream\+\_\+rxdsrc}!txtspcfg@{txtspcfg}}
\paragraph[{stream\+\_\+rxdsrc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stream\+\_\+rxdsrc} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a836e062fa816dfffaa02ef05821da136}


Definition at line {\bf 46} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!stream\+\_\+rxen@{stream\+\_\+rxen}}
\index{stream\+\_\+rxen@{stream\+\_\+rxen}!txtspcfg@{txtspcfg}}
\paragraph[{stream\+\_\+rxen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stream\+\_\+rxen} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a75d844f11081bfe86ab84861e085e7de}


Definition at line {\bf 45} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!stream\+\_\+txen@{stream\+\_\+txen}}
\index{stream\+\_\+txen@{stream\+\_\+txen}!txtspcfg@{txtspcfg}}
\paragraph[{stream\+\_\+txen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stream\+\_\+txen} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a17a5928656cb9bd153923f4c66a576d9}


Definition at line {\bf 44} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!up\+\_\+dn\+\_\+0@{up\+\_\+dn\+\_\+0}}
\index{up\+\_\+dn\+\_\+0@{up\+\_\+dn\+\_\+0}!txtspcfg@{txtspcfg}}
\paragraph[{up\+\_\+dn\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf up\+\_\+dn\+\_\+0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a41ecaff209bd4fde905406a58d670215}


Definition at line {\bf 53} of file {\bf txtspcfg.\+vhd}.

\index{txtspcfg@{txtspcfg}!up\+\_\+dn\+\_\+1@{up\+\_\+dn\+\_\+1}}
\index{up\+\_\+dn\+\_\+1@{up\+\_\+dn\+\_\+1}!txtspcfg@{txtspcfg}}
\paragraph[{up\+\_\+dn\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf up\+\_\+dn\+\_\+1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtxtspcfg_a97f89bbf2d6b55c947bc5ff28f10b0b9}


Definition at line {\bf 54} of file {\bf txtspcfg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf txtspcfg.\+vhd}\end{DoxyCompactItemize}
