# system info q_sys on 2025.07.07.20:11:23
system_info:
name,value
DEVICE,10CL025YU256I7G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1751929783
#
#
# Files generated for q_sys on 2025.07.07.20:11:23
files:
filepath,kind,attributes,module,is_top
simulation/q_sys.vhd,VHDL,,q_sys,true
simulation/q_sys_rst_controller.vhd,VHDL,,q_sys,false
simulation/q_sys_rst_controller_001.vhd,VHDL,,q_sys,false
simulation/submodules/q_sys_cpu.v,VERILOG,,q_sys_cpu,false
simulation/submodules/q_sys_descriptor_memory.hex,HEX,,q_sys_descriptor_memory,false
simulation/submodules/q_sys_descriptor_memory.v,VERILOG,,q_sys_descriptor_memory,false
simulation/submodules/q_sys_enet_pll.vho,VHDL,,q_sys_enet_pll,false
simulation/submodules/q_sys_eth_tse.vhd,VHDL,,q_sys_eth_tse,false
simulation/submodules/q_sys_ext_epcq_flash.vhd,VHDL,,q_sys_ext_epcq_flash,false
simulation/submodules/q_sys_jtag_uart.v,VERILOG,,q_sys_jtag_uart,false
simulation/submodules/q_sys_led_pio.v,VERILOG,,q_sys_led_pio,false
simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
simulation/submodules/q_sys_msgdma_rx.v,VERILOG,,q_sys_msgdma_rx,false
simulation/submodules/q_sys_msgdma_tx.v,VERILOG,,q_sys_msgdma_tx,false
simulation/submodules/q_sys_onchip_ram.hex,HEX,,q_sys_onchip_ram,false
simulation/submodules/q_sys_onchip_ram.v,VERILOG,,q_sys_onchip_ram,false
simulation/submodules/opencores_i2c.v,VERILOG,,opencores_i2c,false
simulation/submodules/i2c_master_bit_ctrl.v,VERILOG,,opencores_i2c,false
simulation/submodules/i2c_master_byte_ctrl.v,VERILOG,,opencores_i2c,false
simulation/submodules/i2c_master_defines.v,VERILOG,,opencores_i2c,false
simulation/submodules/i2c_master_top.v,VERILOG,,opencores_i2c,false
simulation/submodules/timescale.v,VERILOG,,opencores_i2c,false
simulation/submodules/q_sys_remote_update.v,VERILOG,,q_sys_remote_update,false
simulation/submodules/altera_gpio_lite.sv,VERILOG,,sll_hyperbus_controller_top,false
simulation/submodules/q_sys_sys_clk_timer.v,VERILOG,,q_sys_sys_clk_timer,false
simulation/submodules/q_sys_sysid.v,VERILOG,,q_sys_sysid,false
simulation/submodules/q_sys_user_dipsw.v,VERILOG,,q_sys_user_dipsw,false
simulation/submodules/userhw.vhd,VHDL,,userhw,false
simulation/submodules/q_sys_mm_interconnect_0.v,VERILOG,,q_sys_mm_interconnect_0,false
simulation/submodules/q_sys_mm_interconnect_1.v,VERILOG,,q_sys_mm_interconnect_1,false
simulation/submodules/q_sys_irq_mapper.sv,SYSTEM_VERILOG,,q_sys_irq_mapper,false
simulation/submodules/q_sys_avalon_st_adapter.vhd,VHDL,,q_sys_avalon_st_adapter,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/q_sys_cpu_cpu.sdc,SDC,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu.vo,VERILOG,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_bht_ram.dat,DAT,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_bht_ram.hex,HEX,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_bht_ram.mif,MIF,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_dc_tag_ram.dat,DAT,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_dc_tag_ram.hex,HEX,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_dc_tag_ram.mif,MIF,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v,VERILOG,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_debug_slave_tck.v,VERILOG,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v,VERILOG,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_ic_tag_ram.dat,DAT,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_ic_tag_ram.hex,HEX,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_ic_tag_ram.mif,MIF,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_mult_cell.v,VERILOG,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_nios2_waves.do,OTHER,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_ociram_default_contents.dat,DAT,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_ociram_default_contents.hex,HEX,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_ociram_default_contents.mif,MIF,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_rf_ram_a.dat,DAT,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_rf_ram_a.hex,HEX,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_rf_ram_a.mif,MIF,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_rf_ram_b.dat,DAT,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_rf_ram_b.hex,HEX,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_rf_ram_b.mif,MIF,,q_sys_cpu_cpu,false
simulation/submodules/q_sys_cpu_cpu_test_bench.v,VERILOG,,q_sys_cpu_cpu,false
simulation/submodules/mentor/altera_eth_tse_mac.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_mac.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328checker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328checker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328generator.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328generator.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gmii_io.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gmii_io.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_hashing.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_hashing.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_magic_detection.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_magic_detection.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_eth_tse_mac,false
simulation/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.vhd,VHDL,,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl,false
simulation/submodules/altera_qspi_address_adaption.sv,SYSTEM_VERILOG,TOP_LEVEL_FILE,q_sys_ext_epcq_flash_addr_adaption_0,false
simulation/submodules/altera_qspi_address_adaption_core.sv,SYSTEM_VERILOG,,q_sys_ext_epcq_flash_addr_adaption_0,false
simulation/submodules/dispatcher.v,VERILOG,,dispatcher,false
simulation/submodules/descriptor_buffers.v,VERILOG,,dispatcher,false
simulation/submodules/csr_block.v,VERILOG,,dispatcher,false
simulation/submodules/response_block.v,VERILOG,,dispatcher,false
simulation/submodules/fifo_with_byteenables.v,VERILOG,,dispatcher,false
simulation/submodules/read_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/write_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/altera_msgdma_prefetcher.v,VERILOG,TOP_LEVEL_FILE,altera_msgdma_prefetcher,false
simulation/submodules/altera_msgdma_prefetcher_read.v,VERILOG,,altera_msgdma_prefetcher,false
simulation/submodules/altera_msgdma_prefetcher_write_back.v,VERILOG,,altera_msgdma_prefetcher,false
simulation/submodules/altera_msgdma_prefetcher_fifo.v,VERILOG,,altera_msgdma_prefetcher,false
simulation/submodules/altera_msgdma_prefetcher_interrrupt.v,VERILOG,,altera_msgdma_prefetcher,false
simulation/submodules/altera_msgdma_prefetcher_csr.v,VERILOG,,altera_msgdma_prefetcher,false
simulation/submodules/write_master.v,VERILOG,,write_master,false
simulation/submodules/byte_enable_generator.v,VERILOG,,write_master,false
simulation/submodules/ST_to_MM_Adapter.v,VERILOG,,write_master,false
simulation/submodules/write_burst_control.v,VERILOG,,write_master,false
simulation/submodules/read_master.v,VERILOG,,read_master,false
simulation/submodules/MM_to_ST_Adapter.v,VERILOG,,read_master,false
simulation/submodules/read_burst_control.v,VERILOG,,read_master,false
simulation/submodules/altera_remote_update_core.v,VERILOG,,altera_remote_update_core,false
simulation/submodules/q_sys_remote_update_remote_update_controller.sv,SYSTEM_VERILOG,,q_sys_remote_update_remote_update_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/q_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router,false
simulation/submodules/q_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_001,false
simulation/submodules/q_sys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_002,false
simulation/submodules/q_sys_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_004,false
simulation/submodules/q_sys_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_006,false
simulation/submodules/q_sys_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_008,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_demux,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,q_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/q_sys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_router,false
simulation/submodules/q_sys_mm_interconnect_1_router_004.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_router_004,false
simulation/submodules/q_sys_mm_interconnect_1_router_005.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_router_005,false
simulation/submodules/q_sys_mm_interconnect_1_router_006.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_router_006,false
simulation/submodules/q_sys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_demux,false
simulation/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_demux_004,false
simulation/submodules/q_sys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_mux,false
simulation/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/q_sys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_rsp_demux,false
simulation/submodules/q_sys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_rsp_mux,false
simulation/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_rsp_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_rsp_mux_004,false
simulation/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,q_sys_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv,SYSTEM_VERILOG,,q_sys_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv,SYSTEM_VERILOG,,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller,false
simulation/submodules/altera_asmi2_xip_controller.sv,SYSTEM_VERILOG,,altera_asmi2_xip_controller,false
simulation/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv,SYSTEM_VERILOG,,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0,false
simulation/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv,SYSTEM_VERILOG,,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer,false
simulation/submodules/altera_asmi2_cmd_generator.sv,SYSTEM_VERILOG,,altera_asmi2_cmd_generator,false
simulation/submodules/altera_asmi2_qspi_interface_asmiblock.sv,SYSTEM_VERILOG,,altera_asmi2_qspi_interface,false
simulation/submodules/altera_asmi2_qspi_interface.sv,SYSTEM_VERILOG,,altera_asmi2_qspi_interface,false
simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/avst_fifo.vhd,VHDL,,avst_fifo,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
q_sys.cpu,q_sys_cpu
q_sys.cpu.cpu,q_sys_cpu_cpu
q_sys.descriptor_memory,q_sys_descriptor_memory
q_sys.enet_pll,q_sys_enet_pll
q_sys.eth_tse,q_sys_eth_tse
q_sys.eth_tse.i_tse_mac,altera_eth_tse_mac
q_sys.ext_epcq_flash,q_sys_ext_epcq_flash
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.csr_controller,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.xip_controller,altera_asmi2_xip_controller
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.xip_controller.avst_fifo,avst_fifo
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.xip_controller.avst_fifo.avst_fifo,altera_avalon_sc_fifo
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.merlin_demultiplexer_0,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.multiplexer,q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.asmi2_cmd_generator_0,altera_asmi2_cmd_generator
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.asmi2_qspi_interface_0,altera_asmi2_qspi_interface
q_sys.ext_epcq_flash.asmi2_inst_epcq_ctrl.rst_controller,altera_reset_controller
q_sys.ext_epcq_flash.addr_adaption_0,q_sys_ext_epcq_flash_addr_adaption_0
q_sys.jtag_uart,q_sys_jtag_uart
q_sys.led_pio,q_sys_led_pio
q_sys.mm_bridge_0,altera_avalon_mm_bridge
q_sys.msgdma_rx,q_sys_msgdma_rx
q_sys.msgdma_rx.dispatcher_internal,dispatcher
q_sys.msgdma_rx.prefetcher_internal,altera_msgdma_prefetcher
q_sys.msgdma_rx.write_mstr_internal,write_master
q_sys.msgdma_tx,q_sys_msgdma_tx
q_sys.msgdma_tx.dispatcher_internal,dispatcher
q_sys.msgdma_tx.prefetcher_internal,altera_msgdma_prefetcher
q_sys.msgdma_tx.read_mstr_internal,read_master
q_sys.onchip_ram,q_sys_onchip_ram
q_sys.opencores_i2c_0,opencores_i2c
q_sys.remote_update,q_sys_remote_update
q_sys.remote_update.remote_update_core,altera_remote_update_core
q_sys.remote_update.remote_update_controller,q_sys_remote_update_remote_update_controller
q_sys.sll_hyperbus_controller_top_0,sll_hyperbus_controller_top
q_sys.sys_clk_timer,q_sys_sys_clk_timer
q_sys.sysid,q_sys_sysid
q_sys.user_dipsw,q_sys_user_dipsw
q_sys.user_pb,q_sys_user_dipsw
q_sys.userhw_0,userhw
q_sys.mm_interconnect_0,q_sys_mm_interconnect_0
q_sys.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.msgdma_tx_mm_read_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.msgdma_rx_mm_write_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.ext_epcq_flash_avl_csr_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.remote_update_avl_csr_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.ext_epcq_flash_avl_mem_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.sll_hyperbus_controller_top_0_iavs0_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.mm_bridge_0_s0_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.onchip_ram_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.msgdma_tx_mm_read_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.msgdma_rx_mm_write_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.ext_epcq_flash_avl_csr_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.remote_update_avl_csr_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.ext_epcq_flash_avl_mem_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.sll_hyperbus_controller_top_0_iavs0_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.mm_bridge_0_s0_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.onchip_ram_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.ext_epcq_flash_avl_csr_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.ext_epcq_flash_avl_csr_agent_rdata_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.remote_update_avl_csr_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.remote_update_avl_csr_agent_rdata_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.ext_epcq_flash_avl_mem_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.ext_epcq_flash_avl_mem_agent_rdata_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.mm_bridge_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.onchip_ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.router,q_sys_mm_interconnect_0_router
q_sys.mm_interconnect_0.router_001,q_sys_mm_interconnect_0_router_001
q_sys.mm_interconnect_0.router_002,q_sys_mm_interconnect_0_router_002
q_sys.mm_interconnect_0.router_003,q_sys_mm_interconnect_0_router_002
q_sys.mm_interconnect_0.router_004,q_sys_mm_interconnect_0_router_004
q_sys.mm_interconnect_0.router_005,q_sys_mm_interconnect_0_router_004
q_sys.mm_interconnect_0.router_006,q_sys_mm_interconnect_0_router_006
q_sys.mm_interconnect_0.router_007,q_sys_mm_interconnect_0_router_006
q_sys.mm_interconnect_0.router_009,q_sys_mm_interconnect_0_router_006
q_sys.mm_interconnect_0.router_010,q_sys_mm_interconnect_0_router_006
q_sys.mm_interconnect_0.router_008,q_sys_mm_interconnect_0_router_008
q_sys.mm_interconnect_0.cpu_data_master_limiter,altera_merlin_traffic_limiter
q_sys.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
q_sys.mm_interconnect_0.ext_epcq_flash_avl_csr_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_0.remote_update_avl_csr_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_0.ext_epcq_flash_avl_mem_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_0.cpu_debug_mem_slave_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_0.mm_bridge_0_s0_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_0.onchip_ram_s1_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_0.cmd_demux,q_sys_mm_interconnect_0_cmd_demux
q_sys.mm_interconnect_0.cmd_demux_001,q_sys_mm_interconnect_0_cmd_demux_001
q_sys.mm_interconnect_0.cmd_demux_002,q_sys_mm_interconnect_0_cmd_demux_002
q_sys.mm_interconnect_0.cmd_demux_003,q_sys_mm_interconnect_0_cmd_demux_002
q_sys.mm_interconnect_0.cmd_mux,q_sys_mm_interconnect_0_cmd_mux
q_sys.mm_interconnect_0.cmd_mux_001,q_sys_mm_interconnect_0_cmd_mux
q_sys.mm_interconnect_0.cmd_mux_002,q_sys_mm_interconnect_0_cmd_mux_002
q_sys.mm_interconnect_0.cmd_mux_003,q_sys_mm_interconnect_0_cmd_mux_002
q_sys.mm_interconnect_0.cmd_mux_005,q_sys_mm_interconnect_0_cmd_mux_002
q_sys.mm_interconnect_0.cmd_mux_006,q_sys_mm_interconnect_0_cmd_mux_002
q_sys.mm_interconnect_0.cmd_mux_004,q_sys_mm_interconnect_0_cmd_mux_004
q_sys.mm_interconnect_0.rsp_demux,q_sys_mm_interconnect_0_rsp_demux
q_sys.mm_interconnect_0.rsp_demux_001,q_sys_mm_interconnect_0_rsp_demux
q_sys.mm_interconnect_0.rsp_demux_002,q_sys_mm_interconnect_0_rsp_demux_002
q_sys.mm_interconnect_0.rsp_demux_003,q_sys_mm_interconnect_0_rsp_demux_003
q_sys.mm_interconnect_0.rsp_demux_005,q_sys_mm_interconnect_0_rsp_demux_003
q_sys.mm_interconnect_0.rsp_demux_006,q_sys_mm_interconnect_0_rsp_demux_003
q_sys.mm_interconnect_0.rsp_demux_004,q_sys_mm_interconnect_0_rsp_demux_004
q_sys.mm_interconnect_0.rsp_mux,q_sys_mm_interconnect_0_rsp_mux
q_sys.mm_interconnect_0.rsp_mux_001,q_sys_mm_interconnect_0_rsp_mux_001
q_sys.mm_interconnect_0.rsp_mux_002,q_sys_mm_interconnect_0_rsp_mux_002
q_sys.mm_interconnect_0.rsp_mux_003,q_sys_mm_interconnect_0_rsp_mux_002
q_sys.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
q_sys.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
q_sys.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
q_sys.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
q_sys.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
q_sys.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
q_sys.mm_interconnect_0.crosser_006,altera_avalon_st_handshake_clock_crosser
q_sys.mm_interconnect_0.crosser_007,altera_avalon_st_handshake_clock_crosser
q_sys.mm_interconnect_0.avalon_st_adapter,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_0.avalon_st_adapter_001,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_0.avalon_st_adapter_002,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_0.avalon_st_adapter_003,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_0.avalon_st_adapter_004,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_0.avalon_st_adapter_005,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_0.avalon_st_adapter_006,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1,q_sys_mm_interconnect_1
q_sys.mm_interconnect_1.msgdma_rx_descriptor_read_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_1.msgdma_tx_descriptor_read_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_1.msgdma_rx_descriptor_write_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_1.msgdma_tx_descriptor_write_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_1.mm_bridge_0_m0_translator,altera_merlin_master_translator
q_sys.mm_interconnect_1.descriptor_memory_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.opencores_i2c_0_avalon_slave_0_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.userhw_0_avalon_slave_0_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.eth_tse_control_port_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.sysid_control_slave_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.msgdma_rx_csr_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.msgdma_tx_csr_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.msgdma_tx_prefetcher_csr_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.msgdma_rx_prefetcher_csr_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.sys_clk_timer_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.led_pio_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.user_dipsw_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.user_pb_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.msgdma_rx_descriptor_read_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_1.msgdma_tx_descriptor_read_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_1.msgdma_rx_descriptor_write_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_1.msgdma_tx_descriptor_write_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_1.mm_bridge_0_m0_agent,altera_merlin_master_agent
q_sys.mm_interconnect_1.descriptor_memory_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.opencores_i2c_0_avalon_slave_0_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.userhw_0_avalon_slave_0_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.eth_tse_control_port_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.sysid_control_slave_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.msgdma_rx_csr_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.msgdma_tx_csr_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.msgdma_tx_prefetcher_csr_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.msgdma_rx_prefetcher_csr_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.sys_clk_timer_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.led_pio_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.user_dipsw_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.user_pb_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.descriptor_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.opencores_i2c_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.userhw_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.eth_tse_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.msgdma_rx_csr_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.msgdma_tx_csr_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.msgdma_tx_prefetcher_csr_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.msgdma_rx_prefetcher_csr_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.sys_clk_timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.user_dipsw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.user_pb_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.router,q_sys_mm_interconnect_1_router
q_sys.mm_interconnect_1.router_001,q_sys_mm_interconnect_1_router
q_sys.mm_interconnect_1.router_002,q_sys_mm_interconnect_1_router
q_sys.mm_interconnect_1.router_003,q_sys_mm_interconnect_1_router
q_sys.mm_interconnect_1.router_004,q_sys_mm_interconnect_1_router_004
q_sys.mm_interconnect_1.router_005,q_sys_mm_interconnect_1_router_005
q_sys.mm_interconnect_1.router_006,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_007,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_008,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_009,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_010,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_011,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_012,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_013,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_014,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_015,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_016,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_017,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.router_018,q_sys_mm_interconnect_1_router_006
q_sys.mm_interconnect_1.mm_bridge_0_m0_limiter,altera_merlin_traffic_limiter
q_sys.mm_interconnect_1.cmd_demux,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.cmd_demux_001,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.cmd_demux_002,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.cmd_demux_003,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_001,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_002,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_003,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_004,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_005,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_006,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_007,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_008,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_009,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_010,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_011,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_012,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.rsp_demux_013,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.cmd_demux_004,q_sys_mm_interconnect_1_cmd_demux_004
q_sys.mm_interconnect_1.cmd_mux,q_sys_mm_interconnect_1_cmd_mux
q_sys.mm_interconnect_1.cmd_mux_001,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_002,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_003,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_004,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_005,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_006,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_007,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_008,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_009,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_010,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_011,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_012,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.cmd_mux_013,q_sys_mm_interconnect_1_cmd_mux_001
q_sys.mm_interconnect_1.rsp_demux,q_sys_mm_interconnect_1_rsp_demux
q_sys.mm_interconnect_1.rsp_mux,q_sys_mm_interconnect_1_rsp_mux
q_sys.mm_interconnect_1.rsp_mux_001,q_sys_mm_interconnect_1_rsp_mux
q_sys.mm_interconnect_1.rsp_mux_002,q_sys_mm_interconnect_1_rsp_mux
q_sys.mm_interconnect_1.rsp_mux_003,q_sys_mm_interconnect_1_rsp_mux
q_sys.mm_interconnect_1.rsp_mux_004,q_sys_mm_interconnect_1_rsp_mux_004
q_sys.mm_interconnect_1.avalon_st_adapter,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_001,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_002,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_003,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_004,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_005,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_006,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_007,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_008,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_009,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_009.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_010,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_010.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_011,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_011.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_012,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_012.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_013,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_013.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.irq_mapper,q_sys_irq_mapper
q_sys.avalon_st_adapter,q_sys_avalon_st_adapter
q_sys.avalon_st_adapter.timing_adapter_0,q_sys_avalon_st_adapter_timing_adapter_0
q_sys.rst_controller,altera_reset_controller
q_sys.rst_controller_001,altera_reset_controller
q_sys.rst_controller_002,altera_reset_controller
q_sys.rst_controller_003,altera_reset_controller
q_sys.rst_controller,altera_reset_controller
q_sys.rst_controller_001,altera_reset_controller
