#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x59c427c535c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x59c427b3b7c0 .param/l "OPCODE_CHSH_TRIAL" 1 3 18, C4<00001001>;
P_0x59c427b3b800 .param/l "OPCODE_EMIT" 1 3 23, C4<00001110>;
P_0x59c427b3b840 .param/l "OPCODE_HALT" 1 3 25, C4<11111111>;
P_0x59c427b3b880 .param/l "OPCODE_LASSERT" 1 3 12, C4<00000011>;
P_0x59c427b3b8c0 .param/l "OPCODE_LJOIN" 1 3 13, C4<00000100>;
P_0x59c427b3b900 .param/l "OPCODE_MDLACC" 1 3 14, C4<00000101>;
P_0x59c427b3b940 .param/l "OPCODE_ORACLE_HALTS" 1 3 24, C4<00001111>;
P_0x59c427b3b980 .param/l "OPCODE_PDISCOVER" 1 3 15, C4<00000110>;
P_0x59c427b3b9c0 .param/l "OPCODE_PMERGE" 1 3 11, C4<00000010>;
P_0x59c427b3ba00 .param/l "OPCODE_PNEW" 1 3 9, C4<00000000>;
P_0x59c427b3ba40 .param/l "OPCODE_PSPLIT" 1 3 10, C4<00000001>;
P_0x59c427b3ba80 .param/l "OPCODE_PYEXEC" 1 3 17, C4<00001000>;
P_0x59c427b3bac0 .param/l "OPCODE_XFER" 1 3 16, C4<00000111>;
P_0x59c427b3bb00 .param/l "OPCODE_XOR_ADD" 1 3 20, C4<00001011>;
P_0x59c427b3bb40 .param/l "OPCODE_XOR_LOAD" 1 3 19, C4<00001010>;
P_0x59c427b3bb80 .param/l "OPCODE_XOR_RANK" 1 3 22, C4<00001101>;
P_0x59c427b3bbc0 .param/l "OPCODE_XOR_SWAP" 1 3 21, C4<00001100>;
S_0x59c427c30d70 .scope module, "thiele_cpu_tb" "thiele_cpu_tb" 4 15;
 .timescale -9 -12;
P_0x59c427b3ce30 .param/l "NUM_MODULES" 1 4 18, +C4<00000000000000000000000000000100>;
v0x59c427c82110_0 .net *"_ivl_3", 29 0, L_0x59c427c95840;  1 drivers
v0x59c427c82210_0 .net "cert_addr", 31 0, L_0x59c427c35ed0;  1 drivers
v0x59c427c82300_0 .var "clk", 0 0;
v0x59c427c823d0_0 .var "data_hex_path", 1023 0;
v0x59c427c82470 .array "data_memory", 255 0, 31 0;
v0x59c427c82530_0 .net "error_code", 31 0, L_0x59c427c1d7c0;  1 drivers
v0x59c427c825f0_0 .var/i "have_data_hex", 31 0;
v0x59c427c826b0_0 .var/i "have_program_hex", 31 0;
v0x59c427c82790_0 .var/i "i", 31 0;
v0x59c427c82900_0 .net "info_gain", 31 0, L_0x59c427c84090;  1 drivers
v0x59c427c829f0 .array "instr_memory", 255 0, 31 0;
v0x59c427c82a90_0 .var "logic_ack", 0 0;
v0x59c427c82b60_0 .net "logic_addr", 31 0, L_0x59c427c95030;  1 drivers
v0x59c427c82c30_0 .var "logic_data", 31 0;
v0x59c427c82d00_0 .net "logic_req", 0 0, L_0x59c427c94d10;  1 drivers
v0x59c427c82dd0_0 .net "mdl_ops", 31 0, L_0x59c427c83fd0;  1 drivers
v0x59c427c82ea0_0 .net "mem_addr", 31 0, L_0x59c427c95550;  1 drivers
L_0x7cd1b66f4330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59c427c82f70_0 .net "mem_en", 0 0, L_0x7cd1b66f4330;  1 drivers
v0x59c427c83040_0 .var "mem_rdata", 31 0;
L_0x7cd1b66f42a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59c427c83110_0 .net "mem_wdata", 31 0, L_0x7cd1b66f42a0;  1 drivers
L_0x7cd1b66f42e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59c427c831e0_0 .net "mem_we", 0 0, L_0x7cd1b66f42e8;  1 drivers
v0x59c427c832b0_0 .net "mu", 31 0, L_0x59c427c841a0;  1 drivers
v0x59c427c83380_0 .net "partition_ops", 31 0, L_0x59c427b98e80;  1 drivers
v0x59c427c83450_0 .net "pc", 31 0, L_0x59c427c4fec0;  1 drivers
v0x59c427c83520_0 .var "program_hex_path", 1023 0;
v0x59c427c835c0_0 .var "py_ack", 0 0;
v0x59c427c83690_0 .net "py_code_addr", 31 0, L_0x59c427c953f0;  1 drivers
v0x59c427c83760_0 .net "py_req", 0 0, L_0x59c427c95170;  1 drivers
v0x59c427c83830_0 .var "py_result", 31 0;
v0x59c427c83900_0 .var "rst_n", 0 0;
v0x59c427c839a0_0 .net "status", 31 0, L_0x59c427c2a190;  1 drivers
E_0x59c427b1ec30 .event posedge, v0x59c427c76fb0_0;
E_0x59c427b1f120 .event anyedge, v0x59c427c81b70_0, v0x59c427c80760_0;
L_0x59c427c95750 .array/port v0x59c427c829f0, L_0x59c427c95840;
L_0x59c427c95840 .part L_0x59c427c4fec0, 2, 30;
S_0x59c427bd7c10 .scope begin, "$unm_blk_27" "$unm_blk_27" 4 281, 4 281 0, S_0x59c427c30d70;
 .timescale -9 -12;
v0x59c427c50f20_0 .var/i "k", 31 0;
S_0x59c427bd7f60 .scope module, "dut" "thiele_cpu" 4 78, 5 24 0, S_0x59c427c30d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mu";
    .port_info 9 /OUTPUT 32 "mem_addr";
    .port_info 10 /OUTPUT 32 "mem_wdata";
    .port_info 11 /INPUT 32 "mem_rdata";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "logic_req";
    .port_info 15 /OUTPUT 32 "logic_addr";
    .port_info 16 /INPUT 1 "logic_ack";
    .port_info 17 /INPUT 32 "logic_data";
    .port_info 18 /OUTPUT 1 "py_req";
    .port_info 19 /OUTPUT 32 "py_code_addr";
    .port_info 20 /INPUT 1 "py_ack";
    .port_info 21 /INPUT 32 "py_result";
    .port_info 22 /INPUT 32 "instr_data";
    .port_info 23 /OUTPUT 32 "pc";
P_0x59c427c70f90 .param/l "ALU_CTX_MDLACC" 1 5 175, C4<00000001>;
P_0x59c427c70fd0 .param/l "ALU_CTX_ORACLE" 1 5 178, C4<00000100>;
P_0x59c427c71010 .param/l "ALU_CTX_PDISCOVER1" 1 5 176, C4<00000010>;
P_0x59c427c71050 .param/l "ALU_CTX_PDISCOVER2" 1 5 177, C4<00000011>;
P_0x59c427c71090 .param/l "CSR_CERT_ADDR" 1 5 79, C4<00000000>;
P_0x59c427c710d0 .param/l "CSR_ERROR" 1 5 81, C4<00000010>;
P_0x59c427c71110 .param/l "CSR_INFO_GAIN" 1 5 84, C4<00000101>;
P_0x59c427c71150 .param/l "CSR_MDL_OPS" 1 5 83, C4<00000100>;
P_0x59c427c71190 .param/l "CSR_PARTITION_OPS" 1 5 82, C4<00000011>;
P_0x59c427c711d0 .param/l "CSR_STATUS" 1 5 80, C4<00000001>;
P_0x59c427c71210 .param/l "MAX_MU" 1 5 72, C4<11111111111111111111111111111111>;
P_0x59c427c71250 .param/l "NUM_MODULES" 1 5 66, +C4<00000000000000000000000000000100>;
P_0x59c427c71290 .param/l "OPCODE_CHSH_TRIAL" 1 3 18, C4<00001001>;
P_0x59c427c712d0 .param/l "OPCODE_EMIT" 1 3 23, C4<00001110>;
P_0x59c427c71310 .param/l "OPCODE_HALT" 1 3 25, C4<11111111>;
P_0x59c427c71350 .param/l "OPCODE_LASSERT" 1 3 12, C4<00000011>;
P_0x59c427c71390 .param/l "OPCODE_LJOIN" 1 3 13, C4<00000100>;
P_0x59c427c713d0 .param/l "OPCODE_MDLACC" 1 3 14, C4<00000101>;
P_0x59c427c71410 .param/l "OPCODE_ORACLE_HALTS" 1 3 24, C4<00001111>;
P_0x59c427c71450 .param/l "OPCODE_PDISCOVER" 1 3 15, C4<00000110>;
P_0x59c427c71490 .param/l "OPCODE_PMERGE" 1 3 11, C4<00000010>;
P_0x59c427c714d0 .param/l "OPCODE_PNEW" 1 3 9, C4<00000000>;
P_0x59c427c71510 .param/l "OPCODE_PSPLIT" 1 3 10, C4<00000001>;
P_0x59c427c71550 .param/l "OPCODE_PYEXEC" 1 3 17, C4<00001000>;
P_0x59c427c71590 .param/l "OPCODE_XFER" 1 3 16, C4<00000111>;
P_0x59c427c715d0 .param/l "OPCODE_XOR_ADD" 1 3 20, C4<00001011>;
P_0x59c427c71610 .param/l "OPCODE_XOR_LOAD" 1 3 19, C4<00001010>;
P_0x59c427c71650 .param/l "OPCODE_XOR_RANK" 1 3 22, C4<00001101>;
P_0x59c427c71690 .param/l "OPCODE_XOR_SWAP" 1 3 21, C4<00001100>;
P_0x59c427c716d0 .param/l "REGION_SIZE" 1 5 67, +C4<00000000000000000000000000010000>;
P_0x59c427c71710 .param/l "STATE_ALU_WAIT" 1 5 168, C4<0111>;
P_0x59c427c71750 .param/l "STATE_ALU_WAIT2" 1 5 169, C4<1000>;
P_0x59c427c71790 .param/l "STATE_COMPLETE" 1 5 167, C4<0110>;
P_0x59c427c717d0 .param/l "STATE_DECODE" 1 5 162, C4<0001>;
P_0x59c427c71810 .param/l "STATE_EXECUTE" 1 5 163, C4<0010>;
P_0x59c427c71850 .param/l "STATE_FETCH" 1 5 161, C4<0000>;
P_0x59c427c71890 .param/l "STATE_LOGIC" 1 5 165, C4<0100>;
P_0x59c427c718d0 .param/l "STATE_MEMORY" 1 5 164, C4<0011>;
P_0x59c427c71910 .param/l "STATE_PDISCOVER_ARM2" 1 5 172, C4<1011>;
P_0x59c427c71950 .param/l "STATE_PDISCOVER_LAUNCH2" 1 5 171, C4<1010>;
P_0x59c427c71990 .param/l "STATE_PYTHON" 1 5 166, C4<0101>;
P_0x59c427c719d0 .param/l "STATE_RECEIPT_HOLD" 1 5 170, C4<1001>;
L_0x59c427c4fec0 .functor BUFZ 32, v0x59c427c80df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427c50dc0 .functor BUFZ 32, L_0x59c427c95750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427c35ed0 .functor BUFZ 32, v0x59c427c7e5e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427c2a190 .functor BUFZ 32, v0x59c427c7e760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427c1d7c0 .functor BUFZ 32, v0x59c427c7e680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427b98e80 .functor BUFZ 32, v0x59c427c80c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427c83fd0 .functor BUFZ 32, v0x59c427c7f810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427c84090 .functor BUFZ 32, v0x59c427c7eee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427c841a0 .functor BUFZ 32, v0x59c427c7ff90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59c427c84b90 .functor OR 1, L_0x59c427c84890, L_0x59c427c849e0, C4<0>, C4<0>;
L_0x59c427c95550 .functor BUFZ 32, v0x59c427c80df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7cd1b66f40a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x59c427c7d590_0 .net/2u *"_ivl_26", 3 0, L_0x7cd1b66f40a8;  1 drivers
v0x59c427c7d690_0 .net *"_ivl_28", 0 0, L_0x59c427c84890;  1 drivers
L_0x7cd1b66f40f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x59c427c7d750_0 .net/2u *"_ivl_30", 3 0, L_0x7cd1b66f40f0;  1 drivers
v0x59c427c7d810_0 .net *"_ivl_32", 0 0, L_0x59c427c849e0;  1 drivers
L_0x7cd1b66f4180 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x59c427c7d8d0_0 .net/2u *"_ivl_38", 3 0, L_0x7cd1b66f4180;  1 drivers
L_0x7cd1b66f41c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59c427c7da00_0 .net/2u *"_ivl_42", 23 0, L_0x7cd1b66f41c8;  1 drivers
v0x59c427c7dae0_0 .net *"_ivl_44", 39 0, L_0x59c427c94e50;  1 drivers
L_0x7cd1b66f4210 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x59c427c7dbc0_0 .net/2u *"_ivl_48", 3 0, L_0x7cd1b66f4210;  1 drivers
L_0x7cd1b66f4258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59c427c7dca0_0 .net/2u *"_ivl_52", 23 0, L_0x7cd1b66f4258;  1 drivers
v0x59c427c7dd80_0 .net *"_ivl_54", 39 0, L_0x59c427c95350;  1 drivers
v0x59c427c7de60_0 .var "alu_context", 7 0;
v0x59c427c7df40_0 .var "alu_return_state", 3 0;
v0x59c427c7e020_0 .net "cert_addr", 31 0, L_0x59c427c35ed0;  alias, 1 drivers
v0x59c427c7e100_0 .net "clk", 0 0, v0x59c427c82300_0;  1 drivers
v0x59c427c7e1a0_0 .var "clz8_in", 7 0;
v0x59c427c7e260_0 .net "clz8_out", 3 0, v0x59c427c2a2b0_0;  1 drivers
v0x59c427c7e330_0 .net "core_status", 31 0, v0x59c427c7bf50_0;  1 drivers
v0x59c427c7e510_0 .net "cost_gate_open", 0 0, v0x59c427c7c0d0_0;  1 drivers
v0x59c427c7e5e0_0 .var "csr_cert_addr", 31 0;
v0x59c427c7e680_0 .var "csr_error", 31 0;
v0x59c427c7e760_0 .var "csr_status", 31 0;
v0x59c427c7e840_0 .net "current_instr", 31 0, L_0x59c427c50dc0;  1 drivers
v0x59c427c7e930_0 .var "current_module", 5 0;
v0x59c427c7e9f0 .array "data_mem", 255 0, 31 0;
v0x59c427c7eab0_0 .net "enforcement_active", 0 0, v0x59c427c7c2e0_0;  1 drivers
v0x59c427c7eb80_0 .net "error_code", 31 0, L_0x59c427c1d7c0;  alias, 1 drivers
v0x59c427c7ec40_0 .var "even_count", 31 0;
v0x59c427c7ed20_0 .var "i", 31 0;
v0x59c427c7ee00_0 .net "info_gain", 31 0, L_0x59c427c84090;  alias, 1 drivers
v0x59c427c7eee0_0 .var "info_gain_counter", 31 0;
v0x59c427c7efc0_0 .var "info_gain_value", 31 0;
v0x59c427c7f0a0_0 .net "instr_allowed", 0 0, v0x59c427c7c460_0;  1 drivers
v0x59c427c7f170_0 .net "instr_data", 31 0, L_0x59c427c95750;  1 drivers
v0x59c427c7f230_0 .var "j", 31 0;
v0x59c427c7f310_0 .net "logic_ack", 0 0, v0x59c427c82a90_0;  1 drivers
v0x59c427c7f3d0_0 .net "logic_addr", 31 0, L_0x59c427c95030;  alias, 1 drivers
v0x59c427c7f4b0_0 .net "logic_data", 31 0, v0x59c427c82c30_0;  1 drivers
v0x59c427c7f590_0 .net "logic_req", 0 0, L_0x59c427c94d10;  alias, 1 drivers
v0x59c427c7f650_0 .var "mdl_cost", 31 0;
v0x59c427c7f730_0 .net "mdl_ops", 31 0, L_0x59c427c83fd0;  alias, 1 drivers
v0x59c427c7f810_0 .var "mdl_ops_counter", 31 0;
v0x59c427c7f8f0_0 .net "mem_addr", 31 0, L_0x59c427c95550;  alias, 1 drivers
v0x59c427c7f9d0_0 .net "mem_en", 0 0, L_0x7cd1b66f4330;  alias, 1 drivers
v0x59c427c7fa90_0 .net "mem_rdata", 31 0, v0x59c427c83040_0;  1 drivers
v0x59c427c7fb70_0 .net "mem_wdata", 31 0, L_0x7cd1b66f42a0;  alias, 1 drivers
v0x59c427c7fc50_0 .net "mem_we", 0 0, L_0x7cd1b66f42e8;  alias, 1 drivers
v0x59c427c7fd10_0 .var "module_size", 31 0;
v0x59c427c7fdf0 .array "module_table", 3 0, 31 0;
v0x59c427c7feb0_0 .net "mu", 31 0, L_0x59c427c841a0;  alias, 1 drivers
v0x59c427c7ff90_0 .var "mu_accumulator", 31 0;
v0x59c427c80050_0 .var "mu_alu_op", 2 0;
v0x59c427c80110_0 .var "mu_alu_operand_a", 31 0;
v0x59c427c801e0_0 .var "mu_alu_operand_b", 31 0;
v0x59c427c802b0_0 .net "mu_alu_overflow", 0 0, v0x59c427c77d10_0;  1 drivers
v0x59c427c80380_0 .net "mu_alu_ready", 0 0, v0x59c427c77dd0_0;  1 drivers
v0x59c427c80450_0 .net "mu_alu_result", 31 0, v0x59c427c77e90_0;  1 drivers
v0x59c427c80520_0 .var "mu_alu_valid", 0 0;
v0x59c427c805f0_0 .var "next_module_id", 5 0;
v0x59c427c806c0_0 .var "odd_count", 31 0;
v0x59c427c80760_0 .net "opcode", 7 0, L_0x59c427c83a70;  1 drivers
v0x59c427c80800_0 .net "operand_a", 7 0, L_0x59c427c83b40;  1 drivers
v0x59c427c808e0_0 .net "operand_b", 7 0, L_0x59c427c83ca0;  1 drivers
v0x59c427c809c0_0 .net "operand_cost", 7 0, L_0x59c427c83d70;  1 drivers
v0x59c427c80aa0_0 .net "partition_gate_open", 0 0, v0x59c427c7cbe0_0;  1 drivers
v0x59c427c80b70_0 .net "partition_ops", 31 0, L_0x59c427b98e80;  alias, 1 drivers
v0x59c427c80c30_0 .var "partition_ops_counter", 31 0;
v0x59c427c80d10_0 .net "pc", 31 0, L_0x59c427c4fec0;  alias, 1 drivers
v0x59c427c80df0_0 .var "pc_reg", 31 0;
v0x59c427c80ed0_0 .var "pdiscover_mu_next", 31 0;
v0x59c427c80fb0_0 .var "proposed_cost", 31 0;
v0x59c427c810c0_0 .net "py_ack", 0 0, v0x59c427c835c0_0;  1 drivers
v0x59c427c81180_0 .net "py_code_addr", 31 0, L_0x59c427c953f0;  alias, 1 drivers
v0x59c427c81260_0 .net "py_req", 0 0, L_0x59c427c95170;  alias, 1 drivers
v0x59c427c81320_0 .net "py_result", 31 0, v0x59c427c83830_0;  1 drivers
v0x59c427c81400_0 .net "receipt_accepted", 0 0, v0x59c427c7cf20_0;  1 drivers
v0x59c427c814a0_0 .net "receipt_required", 0 0, v0x59c427c7d090_0;  1 drivers
v0x59c427c81570_0 .var "receipt_valid", 0 0;
v0x59c427c81640_0 .var "receipt_value", 31 0;
v0x59c427c81710 .array "reg_file", 31 0, 31 0;
v0x59c427c817b0_0 .var "region_size", 31 0;
v0x59c427c81850 .array "region_table", 63 0, 31 0;
v0x59c427c81910_0 .net "rst_n", 0 0, v0x59c427c83900_0;  1 drivers
v0x59c427c819b0_0 .var "size_a", 31 0;
v0x59c427c81a90_0 .var "size_b", 31 0;
v0x59c427c81b70_0 .var "state", 3 0;
v0x59c427c81c50_0 .net "status", 31 0, L_0x59c427c2a190;  alias, 1 drivers
v0x59c427c81d30_0 .var "total_size", 31 0;
L_0x59c427c83a70 .part L_0x59c427c50dc0, 24, 8;
L_0x59c427c83b40 .part L_0x59c427c50dc0, 16, 8;
L_0x59c427c83ca0 .part L_0x59c427c50dc0, 8, 8;
L_0x59c427c83d70 .part L_0x59c427c50dc0, 0, 8;
L_0x59c427c84890 .cmp/eq 4, v0x59c427c81b70_0, L_0x7cd1b66f40a8;
L_0x59c427c849e0 .cmp/eq 4, v0x59c427c81b70_0, L_0x7cd1b66f40f0;
L_0x59c427c94d10 .cmp/eq 4, v0x59c427c81b70_0, L_0x7cd1b66f4180;
L_0x59c427c94e50 .concat [ 8 8 24 0], L_0x59c427c83ca0, L_0x59c427c83b40, L_0x7cd1b66f41c8;
L_0x59c427c95030 .part L_0x59c427c94e50, 0, 32;
L_0x59c427c95170 .cmp/eq 4, v0x59c427c81b70_0, L_0x7cd1b66f4210;
L_0x59c427c95350 .concat [ 8 8 24 0], L_0x59c427c83ca0, L_0x59c427c83b40, L_0x7cd1b66f4258;
L_0x59c427c953f0 .part L_0x59c427c95350, 0, 32;
S_0x59c427bd8340 .scope autofunction.vec4.u32, "ceil_log2_8" "ceil_log2_8" 5 969, 5 969 0, S_0x59c427bd7f60;
 .timescale -9 -12;
; Variable ceil_log2_8 is vec4 return value of scope S_0x59c427bd8340
v0x59c427c48590_0 .var/i "x", 31 0;
TD_thiele_cpu_tb.dut.ceil_log2_8 ;
    %load/vec4 v0x59c427c48590_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x59c427c48590_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x59c427c48590_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x59c427c48590_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x59c427c48590_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x59c427c48590_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x59c427c48590_0;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 6, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x59c427c48590_0;
    %cmpi/s 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.14, 5;
    %pushi/vec4 7, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %end;
S_0x59c427bd8720 .scope module, "clz8_inst" "clz8" 5 966, 5 1005 0, S_0x59c427bd7f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 4 "out";
v0x59c427c2a2b0_0 .var "out", 3 0;
v0x59c427c2a350_0 .net "x", 7 0, v0x59c427c7e1a0_0;  1 drivers
E_0x59c427a78a00 .event anyedge, v0x59c427c2a350_0;
S_0x59c427bd8b00 .scope task, "execute_emit" "execute_emit" 5 832, 5 832 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c1d8e0_0 .var "value_a", 7 0;
v0x59c427c1d980_0 .var "value_b", 7 0;
TD_thiele_cpu_tb.dut.execute_emit ;
    %load/vec4 v0x59c427c7eee0_0;
    %load/vec4 v0x59c427c1d980_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x59c427c7eee0_0, 0;
    %load/vec4 v0x59c427c1d8e0_0;
    %load/vec4 v0x59c427c1d980_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %end;
S_0x59c427bd8ee0 .scope task, "execute_ljoin" "execute_ljoin" 5 753, 5 753 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c72fc0_0 .var "cert_a", 7 0;
v0x59c427c730c0_0 .var "cert_b", 7 0;
TD_thiele_cpu_tb.dut.execute_ljoin ;
    %load/vec4 v0x59c427c72fc0_0;
    %load/vec4 v0x59c427c730c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x59c427c7e5e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %end;
S_0x59c427bd62c0 .scope task, "execute_mdlacc" "execute_mdlacc" 5 764, 5 764 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c736e0_0 .var "module_id", 7 0;
TD_thiele_cpu_tb.dut.execute_mdlacc ;
    %load/vec4 v0x59c427c736e0_0;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_3.16, 5;
    %ix/getv 4, v0x59c427c736e0_0;
    %load/vec4a v0x59c427c7fdf0, 4;
    %store/vec4 v0x59c427c7fd10_0, 0, 32;
    %load/vec4 v0x59c427c7fd10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.18, 5;
    %fork t_1, S_0x59c427c73240;
    %jmp t_0;
    .scope S_0x59c427c73240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c73620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c73540_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x59c427c73540_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x59c427c73540_0;
    %load/vec4 v0x59c427c7fd10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.24, 5;
    %load/vec4 v0x59c427c73620_0;
    %load/vec4 v0x59c427c736e0_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %load/vec4 v0x59c427c73540_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81850, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v0x59c427c736e0_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %load/vec4 v0x59c427c73540_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81850, 4;
    %store/vec4 v0x59c427c73620_0, 0, 32;
T_3.22 ;
    %load/vec4 v0x59c427c73540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c73540_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
    %alloc S_0x59c427bd8340;
    %load/vec4 v0x59c427c73620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c48590_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.ceil_log2_8, S_0x59c427bd8340;
    %free S_0x59c427bd8340;
    %store/vec4 v0x59c427c73440_0, 0, 32;
    %load/vec4 v0x59c427c73440_0;
    %load/vec4 v0x59c427c7fd10_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x59c427c7f650_0, 0, 32;
    %end;
    .scope S_0x59c427bd62c0;
t_0 %join;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7f650_0, 0, 32;
T_3.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59c427c80050_0, 0;
    %load/vec4 v0x59c427c7ff90_0;
    %assign/vec4 v0x59c427c80110_0, 0;
    %load/vec4 v0x59c427c7f650_0;
    %assign/vec4 v0x59c427c801e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c80520_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x59c427c7de60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c7df40_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
T_3.17 ;
    %end;
S_0x59c427c73240 .scope begin, "$unm_blk_122" "$unm_blk_122" 5 772, 5 772 0, S_0x59c427bd62c0;
 .timescale -9 -12;
v0x59c427c73440_0 .var/i "bit_length", 31 0;
v0x59c427c73540_0 .var/i "k", 31 0;
v0x59c427c73620_0 .var/i "max_element", 31 0;
S_0x59c427c737e0 .scope task, "execute_oracle_halts" "execute_oracle_halts" 5 902, 5 902 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c739c0_0 .var "desc_ptr_a", 7 0;
v0x59c427c73ac0_0 .var "desc_ptr_b", 7 0;
TD_thiele_cpu_tb.dut.execute_oracle_halts ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59c427c80050_0, 0;
    %load/vec4 v0x59c427c7ff90_0;
    %assign/vec4 v0x59c427c80110_0, 0;
    %pushi/vec4 1000000, 0, 32;
    %assign/vec4 v0x59c427c801e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c80520_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x59c427c7de60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c7df40_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %end;
S_0x59c427c73ba0 .scope task, "execute_pdiscover" "execute_pdiscover" 5 810, 5 810 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c73d80_0 .var "after_count", 7 0;
v0x59c427c73e80_0 .var "before_count", 7 0;
TD_thiele_cpu_tb.dut.execute_pdiscover ;
    %load/vec4 v0x59c427c73e80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.28, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59c427c73d80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.27, 9;
    %load/vec4 v0x59c427c73d80_0;
    %load/vec4 v0x59c427c73e80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_5.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x59c427c80050_0, 0;
    %load/vec4 v0x59c427c73e80_0;
    %pad/u 32;
    %assign/vec4 v0x59c427c80110_0, 0;
    %load/vec4 v0x59c427c73d80_0;
    %pad/u 32;
    %assign/vec4 v0x59c427c801e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c80520_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x59c427c7de60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c7df40_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
T_5.26 ;
    %end;
S_0x59c427c73f60 .scope task, "execute_pmerge" "execute_pmerge" 5 709, 5 709 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c74140_0 .var "module_a", 7 0;
v0x59c427c74240_0 .var "module_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pmerge ;
    %load/vec4 v0x59c427c74140_0;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.32, 5;
    %load/vec4 v0x59c427c74240_0;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.31, 9;
    %load/vec4 v0x59c427c74140_0;
    %load/vec4 v0x59c427c74240_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.29, 8;
    %ix/getv 4, v0x59c427c74140_0;
    %load/vec4a v0x59c427c7fdf0, 4;
    %store/vec4 v0x59c427c819b0_0, 0, 32;
    %ix/getv 4, v0x59c427c74240_0;
    %load/vec4a v0x59c427c7fdf0, 4;
    %store/vec4 v0x59c427c81a90_0, 0, 32;
    %load/vec4 v0x59c427c819b0_0;
    %load/vec4 v0x59c427c81a90_0;
    %add;
    %store/vec4 v0x59c427c81d30_0, 0, 32;
    %load/vec4 v0x59c427c81d30_0;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.33, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
T_6.35 ;
    %load/vec4 v0x59c427c7ed20_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_6.36, 5;
    %load/vec4 v0x59c427c7ed20_0;
    %load/vec4 v0x59c427c819b0_0;
    %cmp/u;
    %jmp/0xz  T_6.37, 5;
    %load/vec4 v0x59c427c74140_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %load/vec4 v0x59c427c7ed20_0;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81850, 4;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v0x59c427c7ed20_0;
    %pad/u 16;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81850, 0, 4;
T_6.37 ;
    %load/vec4 v0x59c427c7ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
    %jmp T_6.35;
T_6.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
T_6.39 ;
    %load/vec4 v0x59c427c7ed20_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_6.40, 5;
    %load/vec4 v0x59c427c7ed20_0;
    %load/vec4 v0x59c427c81a90_0;
    %cmp/u;
    %jmp/0xz  T_6.41, 5;
    %load/vec4 v0x59c427c74240_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %load/vec4 v0x59c427c7ed20_0;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81850, 4;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v0x59c427c7ed20_0;
    %load/vec4 v0x59c427c819b0_0;
    %add;
    %pad/u 16;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81850, 0, 4;
T_6.41 ;
    %load/vec4 v0x59c427c7ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
    %jmp T_6.39;
T_6.40 ;
    %load/vec4 v0x59c427c81d30_0;
    %ix/getv 3, v0x59c427c805f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7fdf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x59c427c74140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7fdf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x59c427c74240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7fdf0, 0, 4;
    %load/vec4 v0x59c427c805f0_0;
    %assign/vec4 v0x59c427c7e930_0, 0;
    %load/vec4 v0x59c427c805f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x59c427c805f0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %load/vec4 v0x59c427c80c30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59c427c80c30_0, 0;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
T_6.34 ;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
T_6.30 ;
    %end;
S_0x59c427c74320 .scope task, "execute_pnew" "execute_pnew" 5 601, 5 601 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c74890_0 .var "region_spec_a", 7 0;
v0x59c427c74990_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pnew ;
    %fork t_3, S_0x59c427c74500;
    %jmp t_2;
    .scope S_0x59c427c74500;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c746b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c747b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
T_7.43 ;
    %load/vec4 v0x59c427c7ed20_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_7.44, 5;
    %load/vec4 v0x59c427c7ed20_0;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.45, 5;
    %ix/getv 4, v0x59c427c7ed20_0;
    %load/vec4a v0x59c427c7fdf0, 4;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.49, 4;
    %load/vec4 v0x59c427c7ed20_0;
    %pad/u 37;
    %pad/u 41;
    %muli 16, 0, 41;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81850, 4;
    %load/vec4 v0x59c427c74890_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x59c427c746b0_0, 0, 32;
    %load/vec4 v0x59c427c7ed20_0;
    %store/vec4 v0x59c427c747b0_0, 0, 32;
T_7.47 ;
T_7.45 ;
    %load/vec4 v0x59c427c7ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
    %jmp T_7.43;
T_7.44 ;
    %load/vec4 v0x59c427c746b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.50, 4;
    %load/vec4 v0x59c427c747b0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x59c427c7e930_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %vpi_call/w 5 625 "$display", "PNEW dedup: region={%0d} -> module %0d", v0x59c427c74890_0, v0x59c427c747b0_0 {0 0 0};
    %jmp T_7.51;
T_7.50 ;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_7.52, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv 3, v0x59c427c805f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7fdf0, 0, 4;
    %load/vec4 v0x59c427c74890_0;
    %pad/u 32;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81850, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
T_7.54 ;
    %load/vec4 v0x59c427c7ed20_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_7.55, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v0x59c427c7ed20_0;
    %pad/u 16;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81850, 0, 4;
    %load/vec4 v0x59c427c7ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
    %jmp T_7.54;
T_7.55 ;
    %load/vec4 v0x59c427c805f0_0;
    %assign/vec4 v0x59c427c7e930_0, 0;
    %load/vec4 v0x59c427c805f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x59c427c805f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %load/vec4 v0x59c427c80c30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59c427c80c30_0, 0;
    %vpi_call/w 5 637 "$display", "PNEW new: region={%0d} -> module %0d", v0x59c427c74890_0, v0x59c427c805f0_0 {0 0 0};
    %jmp T_7.53;
T_7.52 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
T_7.53 ;
T_7.51 ;
    %end;
    .scope S_0x59c427c74320;
t_2 %join;
    %end;
S_0x59c427c74500 .scope begin, "$unm_blk_95" "$unm_blk_95" 5 604, 5 604 0, S_0x59c427c74320;
 .timescale -9 -12;
v0x59c427c746b0_0 .var/i "found", 31 0;
v0x59c427c747b0_0 .var/i "found_id", 31 0;
S_0x59c427c74a70 .scope task, "execute_psplit" "execute_psplit" 5 644, 5 644 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c74c50_0 .var "element_value", 31 0;
v0x59c427c74d50_0 .var "matches_predicate", 0 0;
v0x59c427c74e10_0 .var "module_id", 7 0;
v0x59c427c74f00_0 .var "pred_mode", 1 0;
v0x59c427c74fe0_0 .var "pred_param", 5 0;
v0x59c427c75110_0 .var "predicate", 7 0;
TD_thiele_cpu_tb.dut.execute_psplit ;
    %load/vec4 v0x59c427c74e10_0;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.58, 5;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %ix/getv 4, v0x59c427c74e10_0;
    %load/vec4a v0x59c427c7fdf0, 4;
    %store/vec4 v0x59c427c817b0_0, 0, 32;
    %load/vec4 v0x59c427c75110_0;
    %parti/s 2, 6, 4;
    %store/vec4 v0x59c427c74f00_0, 0, 2;
    %load/vec4 v0x59c427c75110_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x59c427c74fe0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7ec40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c806c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
T_8.59 ;
    %load/vec4 v0x59c427c7ed20_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_8.60, 5;
    %load/vec4 v0x59c427c7ed20_0;
    %load/vec4 v0x59c427c817b0_0;
    %cmp/u;
    %jmp/0xz  T_8.61, 5;
    %load/vec4 v0x59c427c74e10_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %load/vec4 v0x59c427c7ed20_0;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81850, 4;
    %store/vec4 v0x59c427c74c50_0, 0, 32;
    %load/vec4 v0x59c427c74f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.63, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.65, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.66, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c427c74d50_0, 0, 1;
    %jmp T_8.68;
T_8.63 ;
    %load/vec4 v0x59c427c74c50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x59c427c74fe0_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x59c427c74d50_0, 0, 1;
    %jmp T_8.68;
T_8.64 ;
    %load/vec4 v0x59c427c74fe0_0;
    %pad/u 32;
    %load/vec4 v0x59c427c74c50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x59c427c74d50_0, 0, 1;
    %jmp T_8.68;
T_8.65 ;
    %load/vec4 v0x59c427c74c50_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x59c427c74fe0_0;
    %shiftl 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x59c427c74d50_0, 0, 1;
    %jmp T_8.68;
T_8.66 ;
    %load/vec4 v0x59c427c74fe0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x59c427c74fe0_0;
    %pad/u 32;
    %and;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.69, 8;
    %load/vec4 v0x59c427c74c50_0;
    %load/vec4 v0x59c427c74fe0_0;
    %pad/u 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_8.70, 8;
T_8.69 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.70, 8;
 ; End of false expr.
    %blend;
T_8.70;
    %store/vec4 v0x59c427c74d50_0, 0, 1;
    %jmp T_8.68;
T_8.68 ;
    %pop/vec4 1;
    %load/vec4 v0x59c427c74d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.71, 8;
    %load/vec4 v0x59c427c74c50_0;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v0x59c427c7ec40_0;
    %pad/u 16;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81850, 0, 4;
    %load/vec4 v0x59c427c7ec40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ec40_0, 0, 32;
    %jmp T_8.72;
T_8.71 ;
    %load/vec4 v0x59c427c74c50_0;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 37;
    %pad/u 41;
    %muli 16, 0, 41;
    %pad/u 42;
    %load/vec4 v0x59c427c806c0_0;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81850, 0, 4;
    %load/vec4 v0x59c427c806c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c806c0_0, 0, 32;
T_8.72 ;
T_8.61 ;
    %load/vec4 v0x59c427c7ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
    %jmp T_8.59;
T_8.60 ;
    %load/vec4 v0x59c427c7ec40_0;
    %ix/getv 3, v0x59c427c805f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7fdf0, 0, 4;
    %load/vec4 v0x59c427c806c0_0;
    %load/vec4 v0x59c427c805f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7fdf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x59c427c74e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7fdf0, 0, 4;
    %load/vec4 v0x59c427c805f0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x59c427c805f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %load/vec4 v0x59c427c80c30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59c427c80c30_0, 0;
    %jmp T_8.57;
T_8.56 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
T_8.57 ;
    %end;
S_0x59c427c751f0 .scope task, "execute_xfer" "execute_xfer" 5 843, 5 843 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c753d0_0 .var "dest", 7 0;
v0x59c427c754d0_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xfer ;
    %load/vec4 v0x59c427c754d0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81710, 4;
    %load/vec4 v0x59c427c753d0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81710, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %end;
S_0x59c427c755b0 .scope task, "execute_xor_add" "execute_xor_add" 5 866, 5 866 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c75790_0 .var "dest", 7 0;
v0x59c427c75890_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_add ;
    %load/vec4 v0x59c427c75790_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81710, 4;
    %load/vec4 v0x59c427c75890_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81710, 4;
    %xor;
    %load/vec4 v0x59c427c75790_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81710, 0, 4;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %end;
S_0x59c427c75970 .scope task, "execute_xor_load" "execute_xor_load" 5 857, 5 857 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c75b50_0 .var "addr", 7 0;
v0x59c427c75c50_0 .var "dest", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_load ;
    %load/vec4 v0x59c427c75b50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x59c427c7e9f0, 4;
    %load/vec4 v0x59c427c75c50_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81710, 0, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %end;
S_0x59c427c75d30 .scope task, "execute_xor_rank" "execute_xor_rank" 5 885, 5 885 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c75f10_0 .var "cnt", 31 0;
v0x59c427c76010_0 .var "dest", 7 0;
v0x59c427c760f0_0 .var/i "k", 31 0;
v0x59c427c761b0_0 .var "src", 7 0;
v0x59c427c76290_0 .var "v", 31 0;
TD_thiele_cpu_tb.dut.execute_xor_rank ;
    %load/vec4 v0x59c427c761b0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81710, 4;
    %store/vec4 v0x59c427c76290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c75f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c760f0_0, 0, 32;
T_12.73 ;
    %load/vec4 v0x59c427c760f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.74, 5;
    %load/vec4 v0x59c427c75f10_0;
    %load/vec4 v0x59c427c76290_0;
    %load/vec4 v0x59c427c760f0_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x59c427c75f10_0, 0, 32;
    %load/vec4 v0x59c427c760f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c760f0_0, 0, 32;
    %jmp T_12.73;
T_12.74 ;
    %load/vec4 v0x59c427c75f10_0;
    %load/vec4 v0x59c427c76010_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81710, 0, 4;
    %load/vec4 v0x59c427c75f10_0;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %end;
S_0x59c427c763c0 .scope task, "execute_xor_swap" "execute_xor_swap" 5 875, 5 875 0, S_0x59c427bd7f60;
 .timescale -9 -12;
v0x59c427c765a0_0 .var "a", 7 0;
v0x59c427c766a0_0 .var "b", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_swap ;
    %load/vec4 v0x59c427c766a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81710, 4;
    %load/vec4 v0x59c427c765a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81710, 0, 4;
    %load/vec4 v0x59c427c765a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x59c427c81710, 4;
    %load/vec4 v0x59c427c766a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81710, 0, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %end;
S_0x59c427c76780 .scope module, "mu_alu_inst" "mu_alu" 5 930, 6 22 0, S_0x59c427bd7f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 32 "operand_a";
    .port_info 4 /INPUT 32 "operand_b";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "overflow";
P_0x59c427c55230 .param/l "OP_ADD" 1 6 48, C4<000>;
P_0x59c427c55270 .param/l "OP_CLAIM_FACTOR" 1 6 54, C4<110>;
P_0x59c427c552b0 .param/l "OP_DIV" 1 6 51, C4<011>;
P_0x59c427c552f0 .param/l "OP_INFO_GAIN" 1 6 53, C4<101>;
P_0x59c427c55330 .param/l "OP_LOG2" 1 6 52, C4<100>;
P_0x59c427c55370 .param/l "OP_MUL" 1 6 50, C4<010>;
P_0x59c427c553b0 .param/l "OP_SUB" 1 6 49, C4<001>;
P_0x59c427c553f0 .param/l "Q16_MAX" 1 6 44, C4<01111111111111111111111111111111>;
P_0x59c427c55430 .param/l "Q16_MIN" 1 6 45, +C4<10000000000000000000000000000000>;
P_0x59c427c55470 .param/l "Q16_ONE" 1 6 43, C4<00000000000000010000000000000000>;
P_0x59c427c554b0 .param/l "Q16_SHIFT" 1 6 42, +C4<00000000000000000000000000010000>;
v0x59c427c76fb0_0 .net "clk", 0 0, v0x59c427c82300_0;  alias, 1 drivers
v0x59c427c77090_0 .var/s "div_temp", 63 0;
v0x59c427c77170_0 .var "frac_log", 31 0;
v0x59c427c77260_0 .var "frac_part", 31 0;
v0x59c427c77340_0 .var "highest_bit", 5 0;
v0x59c427c77470_0 .var/s "integer_log2", 31 0;
v0x59c427c77550_0 .var "leading_zeros", 5 0;
v0x59c427c77630_0 .var "log2_input", 31 0;
v0x59c427c77710 .array "log2_lut", 255 0, 31 0;
v0x59c427c777d0_0 .var "lut_index", 7 0;
v0x59c427c778b0_0 .var/s "mul_temp", 63 0;
v0x59c427c77990_0 .var "normalized", 31 0;
v0x59c427c77a70_0 .net "op", 2 0, v0x59c427c80050_0;  1 drivers
v0x59c427c77b50_0 .net "operand_a", 31 0, v0x59c427c80110_0;  1 drivers
v0x59c427c77c30_0 .net "operand_b", 31 0, v0x59c427c801e0_0;  1 drivers
v0x59c427c77d10_0 .var "overflow", 0 0;
v0x59c427c77dd0_0 .var "ready", 0 0;
v0x59c427c77e90_0 .var "result", 31 0;
v0x59c427c77f70_0 .var/s "result_temp", 31 0;
v0x59c427c78050_0 .net "rst_n", 0 0, v0x59c427c83900_0;  alias, 1 drivers
v0x59c427c78110_0 .var/s "shift_amount", 31 0;
v0x59c427c781f0_0 .var "state", 5 0;
v0x59c427c782d0_0 .var "temp_result", 31 0;
v0x59c427c783b0_0 .net "valid", 0 0, v0x59c427c80520_0;  1 drivers
E_0x59c427c5c7c0/0 .event negedge, v0x59c427c78050_0;
E_0x59c427c5c7c0/1 .event posedge, v0x59c427c76fb0_0;
E_0x59c427c5c7c0 .event/or E_0x59c427c5c7c0/0, E_0x59c427c5c7c0/1;
S_0x59c427c78590 .scope module, "mu_core_inst" "mu_core" 5 943, 7 25 0, S_0x59c427bd7f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "instr_valid";
    .port_info 4 /OUTPUT 1 "instr_allowed";
    .port_info 5 /OUTPUT 1 "receipt_required";
    .port_info 6 /INPUT 32 "current_mu_cost";
    .port_info 7 /INPUT 32 "proposed_cost";
    .port_info 8 /INPUT 6 "partition_count";
    .port_info 9 /INPUT 32 "memory_isolation";
    .port_info 10 /INPUT 32 "receipt_value";
    .port_info 11 /INPUT 1 "receipt_valid";
    .port_info 12 /OUTPUT 1 "receipt_accepted";
    .port_info 13 /OUTPUT 1 "cost_gate_open";
    .port_info 14 /OUTPUT 1 "partition_gate_open";
    .port_info 15 /OUTPUT 32 "core_status";
    .port_info 16 /OUTPUT 1 "enforcement_active";
P_0x59c427c5acc0 .param/l "OPCODE_HALT" 1 7 66, C4<11111111>;
P_0x59c427c5ad00 .param/l "OPCODE_MDLACC" 1 7 63, C4<00000101>;
P_0x59c427c5ad40 .param/l "OPCODE_PDISCOVER" 1 7 62, C4<00000110>;
P_0x59c427c5ad80 .param/l "OPCODE_PMERGE" 1 7 61, C4<00000010>;
P_0x59c427c5adc0 .param/l "OPCODE_PMOD" 1 7 64, C4<00000011>;
P_0x59c427c5ae00 .param/l "OPCODE_PNEW" 1 7 59, C4<00000000>;
P_0x59c427c5ae40 .param/l "OPCODE_PQUERY" 1 7 65, C4<00000100>;
P_0x59c427c5ae80 .param/l "OPCODE_PSPLIT" 1 7 60, C4<00000001>;
P_0x59c427c5aec0 .param/l "STATUS_ALLOWED" 1 7 71, C4<00000000000000000000000000000010>;
P_0x59c427c5af00 .param/l "STATUS_CHECKING" 1 7 70, C4<00000000000000000000000000000001>;
P_0x59c427c5af40 .param/l "STATUS_DENIED_COST" 1 7 72, C4<00000000000000000000000000000011>;
P_0x59c427c5af80 .param/l "STATUS_DENIED_ISO" 1 7 73, C4<00000000000000000000000000000100>;
P_0x59c427c5afc0 .param/l "STATUS_IDLE" 1 7 69, C4<00000000000000000000000000000000>;
P_0x59c427c5b000 .param/l "STATUS_RECEIPT_OK" 1 7 74, C4<00000000000000000000000000000101>;
L_0x59c427c84750 .functor AND 1, L_0x59c427c84b90, L_0x59c427c84650, C4<1>, C4<1>;
v0x59c427c7ba40_0 .net *"_ivl_11", 0 0, L_0x59c427c84650;  1 drivers
L_0x7cd1b66f4018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59c427c7bb20_0 .net/2u *"_ivl_2", 7 0, L_0x7cd1b66f4018;  1 drivers
v0x59c427c7bc00_0 .net *"_ivl_5", 23 0, L_0x59c427c84300;  1 drivers
v0x59c427c7bcf0_0 .net "chain_continuity_ok", 0 0, v0x59c427c7add0_0;  1 drivers
v0x59c427c7bdc0_0 .net "clk", 0 0, v0x59c427c82300_0;  alias, 1 drivers
v0x59c427c7beb0_0 .net "computed_instruction_cost", 31 0, v0x59c427c7b070_0;  1 drivers
v0x59c427c7bf50_0 .var "core_status", 31 0;
v0x59c427c7c010_0 .var "cost_decreasing", 0 0;
v0x59c427c7c0d0_0 .var "cost_gate_open", 0 0;
v0x59c427c7c220_0 .net "current_mu_cost", 31 0, v0x59c427c7ff90_0;  1 drivers
v0x59c427c7c2e0_0 .var "enforcement_active", 0 0;
v0x59c427c7c380_0 .var "expected_cost", 31 0;
v0x59c427c7c460_0 .var "instr_allowed", 0 0;
v0x59c427c7c520_0 .net "instr_valid", 0 0, L_0x59c427c84b90;  1 drivers
v0x59c427c7c5f0_0 .net "instruction", 31 0, L_0x59c427c50dc0;  alias, 1 drivers
v0x59c427c7c6b0_0 .var "last_instr_valid", 0 0;
v0x59c427c7c770_0 .var "last_instruction", 31 0;
L_0x7cd1b66f4138 .functor BUFT 1, C4<11001010111111101011101010111110>, C4<0>, C4<0>, C4<0>;
v0x59c427c7c960_0 .net "memory_isolation", 31 0, L_0x7cd1b66f4138;  1 drivers
v0x59c427c7ca40_0 .net "new_instruction_cycle", 0 0, L_0x59c427c84750;  1 drivers
v0x59c427c7cb00_0 .net "partition_count", 5 0, v0x59c427c805f0_0;  1 drivers
v0x59c427c7cbe0_0 .var "partition_gate_open", 0 0;
v0x59c427c7cca0_0 .var "partition_independent", 0 0;
v0x59c427c7cd60_0 .var "prev_post_mu", 31 0;
v0x59c427c7ce50_0 .net "proposed_cost", 31 0, v0x59c427c80fb0_0;  1 drivers
v0x59c427c7cf20_0 .var "receipt_accepted", 0 0;
v0x59c427c7cfc0_0 .net "receipt_integrity_ok", 0 0, v0x59c427c7b320_0;  1 drivers
v0x59c427c7d090_0 .var "receipt_required", 0 0;
v0x59c427c7d130_0 .net "receipt_valid", 0 0, v0x59c427c81570_0;  1 drivers
v0x59c427c7d1f0_0 .net "receipt_value", 31 0, v0x59c427c81640_0;  1 drivers
v0x59c427c7d2d0_0 .net "rst_n", 0 0, v0x59c427c83900_0;  alias, 1 drivers
L_0x59c427c84260 .part L_0x59c427c50dc0, 24, 8;
L_0x59c427c84300 .part L_0x59c427c50dc0, 0, 24;
L_0x59c427c844e0 .concat [ 24 8 0 0], L_0x59c427c84300, L_0x7cd1b66f4018;
L_0x59c427c84650 .reduce/nor v0x59c427c7c6b0_0;
S_0x59c427c79020 .scope function.vec4.s1, "check_partition_independence" "check_partition_independence" 7 240, 7 240 0, S_0x59c427c78590;
 .timescale -9 -12;
; Variable check_partition_independence is vec4 return value of scope S_0x59c427c79020
v0x59c427c79300_0 .var "instr", 31 0;
v0x59c427c793e0_0 .var "mem_iso", 31 0;
v0x59c427c794d0_0 .var "part_count", 5 0;
TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence ;
    %load/vec4 v0x59c427c79300_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.75, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.76, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_14.77, 6;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_14.79;
T_14.75 ;
    %load/vec4 v0x59c427c794d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_14.79;
T_14.76 ;
    %load/vec4 v0x59c427c79300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x59c427c794d0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_14.80, 5;
    %load/vec4 v0x59c427c794d0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_14.80;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_14.79;
T_14.77 ;
    %load/vec4 v0x59c427c79300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x59c427c794d0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_14.82, 5;
    %load/vec4 v0x59c427c79300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x59c427c794d0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_14.82;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.81, 8;
    %load/vec4 v0x59c427c79300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x59c427c79300_0;
    %parti/s 8, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.81;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_14.79;
T_14.79 ;
    %pop/vec4 1;
    %retload/vec4 0; Load check_partition_independence (draw_signal_vec4)
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.83, 8;
    %load/vec4 v0x59c427c793e0_0;
    %pushi/vec4 3405691582, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.83;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %end;
S_0x59c427c795b0 .scope module, "integrity_checker" "receipt_integrity_checker" 7 96, 8 19 0, S_0x59c427c78590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "receipt_valid";
    .port_info 3 /INPUT 32 "receipt_pre_mu";
    .port_info 4 /INPUT 32 "receipt_post_mu";
    .port_info 5 /INPUT 8 "receipt_opcode";
    .port_info 6 /INPUT 32 "receipt_operand";
    .port_info 7 /INPUT 1 "chain_mode";
    .port_info 8 /INPUT 32 "prev_post_mu";
    .port_info 9 /OUTPUT 1 "receipt_integrity_ok";
    .port_info 10 /OUTPUT 1 "chain_continuity_ok";
    .port_info 11 /OUTPUT 32 "computed_cost";
    .port_info 12 /OUTPUT 32 "error_code";
P_0x59c427c797b0 .param/l "ERR_CHAIN_BREAK" 1 8 68, C4<00000000000000000000000000000010>;
P_0x59c427c797f0 .param/l "ERR_MU_MISMATCH" 1 8 67, C4<00000000000000000000000000000001>;
P_0x59c427c79830 .param/l "ERR_NONE" 1 8 66, C4<00000000000000000000000000000000>;
P_0x59c427c79870 .param/l "ERR_OVERFLOW" 1 8 70, C4<00000000000000000000000000000100>;
P_0x59c427c798b0 .param/l "ERR_UNKNOWN_OPCODE" 1 8 69, C4<00000000000000000000000000000011>;
P_0x59c427c798f0 .param/l "OPCODE_CHSH_TRIAL" 1 8 55, C4<00001001>;
P_0x59c427c79930 .param/l "OPCODE_EMIT" 1 8 60, C4<00001110>;
P_0x59c427c79970 .param/l "OPCODE_HALT" 1 8 63, C4<00010001>;
P_0x59c427c799b0 .param/l "OPCODE_LASSERT" 1 8 49, C4<00000011>;
P_0x59c427c799f0 .param/l "OPCODE_LJOIN" 1 8 50, C4<00000100>;
P_0x59c427c79a30 .param/l "OPCODE_MDLACC" 1 8 51, C4<00000101>;
P_0x59c427c79a70 .param/l "OPCODE_ORACLE_HALTS" 1 8 62, C4<00010000>;
P_0x59c427c79ab0 .param/l "OPCODE_PDISCOVER" 1 8 52, C4<00000110>;
P_0x59c427c79af0 .param/l "OPCODE_PMERGE" 1 8 48, C4<00000010>;
P_0x59c427c79b30 .param/l "OPCODE_PNEW" 1 8 46, C4<00000000>;
P_0x59c427c79b70 .param/l "OPCODE_PSPLIT" 1 8 47, C4<00000001>;
P_0x59c427c79bb0 .param/l "OPCODE_PYEXEC" 1 8 54, C4<00001000>;
P_0x59c427c79bf0 .param/l "OPCODE_REVEAL" 1 8 61, C4<00001111>;
P_0x59c427c79c30 .param/l "OPCODE_XFER" 1 8 53, C4<00000111>;
P_0x59c427c79c70 .param/l "OPCODE_XOR_ADD" 1 8 57, C4<00001011>;
P_0x59c427c79cb0 .param/l "OPCODE_XOR_LOAD" 1 8 56, C4<00001010>;
P_0x59c427c79cf0 .param/l "OPCODE_XOR_RANK" 1 8 59, C4<00001101>;
P_0x59c427c79d30 .param/l "OPCODE_XOR_SWAP" 1 8 58, C4<00001100>;
v0x59c427c7add0_0 .var "chain_continuity_ok", 0 0;
L_0x7cd1b66f4060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59c427c7aeb0_0 .net "chain_mode", 0 0, L_0x7cd1b66f4060;  1 drivers
v0x59c427c7af70_0 .net "clk", 0 0, v0x59c427c82300_0;  alias, 1 drivers
v0x59c427c7b070_0 .var "computed_cost", 31 0;
v0x59c427c7b110_0 .var "error_code", 31 0;
v0x59c427c7b240_0 .net "prev_post_mu", 31 0, v0x59c427c7cd60_0;  1 drivers
v0x59c427c7b320_0 .var "receipt_integrity_ok", 0 0;
v0x59c427c7b3e0_0 .net "receipt_opcode", 7 0, L_0x59c427c84260;  1 drivers
v0x59c427c7b4c0_0 .net "receipt_operand", 31 0, L_0x59c427c844e0;  1 drivers
v0x59c427c7b5a0_0 .net "receipt_post_mu", 31 0, v0x59c427c80fb0_0;  alias, 1 drivers
v0x59c427c7b680_0 .net "receipt_pre_mu", 31 0, v0x59c427c7ff90_0;  alias, 1 drivers
v0x59c427c7b760_0 .net "receipt_valid", 0 0, L_0x59c427c84b90;  alias, 1 drivers
v0x59c427c7b820_0 .net "rst_n", 0 0, v0x59c427c83900_0;  alias, 1 drivers
S_0x59c427c7a930 .scope function.vec4.s32, "compute_instruction_cost" "compute_instruction_cost" 8 82, 8 82 0, S_0x59c427c795b0;
 .timescale -9 -12;
; Variable compute_instruction_cost is vec4 return value of scope S_0x59c427c7a930
v0x59c427c7ac30_0 .var "opcode", 7 0;
v0x59c427c7ad10_0 .var "operand", 31 0;
TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost ;
    %load/vec4 v0x59c427c7ac30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_15.84, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.85, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_15.86, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.87, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_15.88, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_15.89, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_15.90, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_15.91, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_15.92, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_15.93, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_15.94, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_15.95, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_15.96, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_15.97, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_15.98, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_15.99, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_15.100, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_15.101, 6;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.84 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.85 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.86 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.87 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.88 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.89 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.90 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.91 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.92 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.93 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.94 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.95 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.96 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.97 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.98 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.99 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.100 ;
    %load/vec4 v0x59c427c7ad10_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.101 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_15.103;
T_15.103 ;
    %pop/vec4 1;
    %end;
    .scope S_0x59c427c76780;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 368, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 735, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 1101, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 1465, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 1828, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 2190, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 2550, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 2909, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 3266, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 3622, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 3977, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 4331, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 4683, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 5034, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 5383, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 5731, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 6078, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 6424, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 6769, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 7112, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 7454, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 7794, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 8134, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 8472, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 8809, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 9145, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 9480, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 9813, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 10146, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 10477, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 10807, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 11136, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 11463, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 11790, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 12115, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 12440, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 12763, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 13085, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 13406, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 13726, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 14045, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 14363, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 14680, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 14995, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 15310, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 15624, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 15936, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 16248, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 16558, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 16868, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 17176, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 17484, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 17790, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 18096, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 18400, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 18704, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 19006, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 19308, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 19608, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 19908, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 20207, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 20505, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 20801, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 21097, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 21392, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 21686, 0, 32;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 21980, 0, 32;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 22272, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 22563, 0, 32;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 22854, 0, 32;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 23143, 0, 32;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 23432, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 23720, 0, 32;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 24007, 0, 32;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 24293, 0, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 24578, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 24862, 0, 32;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 25146, 0, 32;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 25429, 0, 32;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 25710, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 25991, 0, 32;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 26272, 0, 32;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 26551, 0, 32;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 26829, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 27107, 0, 32;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 27384, 0, 32;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 27660, 0, 32;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 27935, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 28210, 0, 32;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 28483, 0, 32;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 28756, 0, 32;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 29028, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 29300, 0, 32;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 29570, 0, 32;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 29840, 0, 32;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 30109, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 30377, 0, 32;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 30644, 0, 32;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 30911, 0, 32;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 31177, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 31442, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 31707, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 31971, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 32234, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 32496, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 32757, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 33018, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 33278, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 33538, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 33796, 0, 32;
    %ix/load 4, 110, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 34054, 0, 32;
    %ix/load 4, 111, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 34312, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 34568, 0, 32;
    %ix/load 4, 113, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 34824, 0, 32;
    %ix/load 4, 114, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 35079, 0, 32;
    %ix/load 4, 115, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 35334, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 35588, 0, 32;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 35841, 0, 32;
    %ix/load 4, 118, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 36093, 0, 32;
    %ix/load 4, 119, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 36345, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 36596, 0, 32;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 36847, 0, 32;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 37096, 0, 32;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 37346, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 37594, 0, 32;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 37842, 0, 32;
    %ix/load 4, 126, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 38089, 0, 32;
    %ix/load 4, 127, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 38336, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 38582, 0, 32;
    %ix/load 4, 129, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 38827, 0, 32;
    %ix/load 4, 130, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 39071, 0, 32;
    %ix/load 4, 131, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 39315, 0, 32;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 39559, 0, 32;
    %ix/load 4, 133, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 39801, 0, 32;
    %ix/load 4, 134, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 40044, 0, 32;
    %ix/load 4, 135, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 40285, 0, 32;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 40526, 0, 32;
    %ix/load 4, 137, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 40766, 0, 32;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 41006, 0, 32;
    %ix/load 4, 139, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 41245, 0, 32;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 41483, 0, 32;
    %ix/load 4, 141, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 41721, 0, 32;
    %ix/load 4, 142, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 41959, 0, 32;
    %ix/load 4, 143, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 42195, 0, 32;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 42431, 0, 32;
    %ix/load 4, 145, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 42667, 0, 32;
    %ix/load 4, 146, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 42902, 0, 32;
    %ix/load 4, 147, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 43136, 0, 32;
    %ix/load 4, 148, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 43370, 0, 32;
    %ix/load 4, 149, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 43603, 0, 32;
    %ix/load 4, 150, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 43836, 0, 32;
    %ix/load 4, 151, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 44068, 0, 32;
    %ix/load 4, 152, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 44299, 0, 32;
    %ix/load 4, 153, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 44530, 0, 32;
    %ix/load 4, 154, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 44760, 0, 32;
    %ix/load 4, 155, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 44990, 0, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 45219, 0, 32;
    %ix/load 4, 157, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 45448, 0, 32;
    %ix/load 4, 158, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 45676, 0, 32;
    %ix/load 4, 159, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 45904, 0, 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 46131, 0, 32;
    %ix/load 4, 161, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 46357, 0, 32;
    %ix/load 4, 162, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 46583, 0, 32;
    %ix/load 4, 163, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 46808, 0, 32;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 47033, 0, 32;
    %ix/load 4, 165, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 47257, 0, 32;
    %ix/load 4, 166, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 47481, 0, 32;
    %ix/load 4, 167, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 47704, 0, 32;
    %ix/load 4, 168, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 47927, 0, 32;
    %ix/load 4, 169, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 48149, 0, 32;
    %ix/load 4, 170, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 48371, 0, 32;
    %ix/load 4, 171, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 48592, 0, 32;
    %ix/load 4, 172, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 48813, 0, 32;
    %ix/load 4, 173, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 49033, 0, 32;
    %ix/load 4, 174, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 49253, 0, 32;
    %ix/load 4, 175, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 49472, 0, 32;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 49690, 0, 32;
    %ix/load 4, 177, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 49909, 0, 32;
    %ix/load 4, 178, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 50126, 0, 32;
    %ix/load 4, 179, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 50343, 0, 32;
    %ix/load 4, 180, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 50560, 0, 32;
    %ix/load 4, 181, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 50776, 0, 32;
    %ix/load 4, 182, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 50992, 0, 32;
    %ix/load 4, 183, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 51207, 0, 32;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 51421, 0, 32;
    %ix/load 4, 185, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 51635, 0, 32;
    %ix/load 4, 186, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 51849, 0, 32;
    %ix/load 4, 187, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 52062, 0, 32;
    %ix/load 4, 188, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 52275, 0, 32;
    %ix/load 4, 189, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 52487, 0, 32;
    %ix/load 4, 190, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 52699, 0, 32;
    %ix/load 4, 191, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 52910, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 53121, 0, 32;
    %ix/load 4, 193, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 53331, 0, 32;
    %ix/load 4, 194, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 53541, 0, 32;
    %ix/load 4, 195, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 53751, 0, 32;
    %ix/load 4, 196, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 53960, 0, 32;
    %ix/load 4, 197, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 54168, 0, 32;
    %ix/load 4, 198, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 54376, 0, 32;
    %ix/load 4, 199, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 54584, 0, 32;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 54791, 0, 32;
    %ix/load 4, 201, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 54998, 0, 32;
    %ix/load 4, 202, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 55204, 0, 32;
    %ix/load 4, 203, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 55410, 0, 32;
    %ix/load 4, 204, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 55615, 0, 32;
    %ix/load 4, 205, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 55820, 0, 32;
    %ix/load 4, 206, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 56024, 0, 32;
    %ix/load 4, 207, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 56228, 0, 32;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 56432, 0, 32;
    %ix/load 4, 209, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 56635, 0, 32;
    %ix/load 4, 210, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 56837, 0, 32;
    %ix/load 4, 211, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 57040, 0, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 57242, 0, 32;
    %ix/load 4, 213, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 57443, 0, 32;
    %ix/load 4, 214, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 57644, 0, 32;
    %ix/load 4, 215, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 57844, 0, 32;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 58044, 0, 32;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 58244, 0, 32;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 58443, 0, 32;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 58642, 0, 32;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 58841, 0, 32;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 59039, 0, 32;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 59236, 0, 32;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 59433, 0, 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 59630, 0, 32;
    %ix/load 4, 225, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 59827, 0, 32;
    %ix/load 4, 226, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 60023, 0, 32;
    %ix/load 4, 227, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 60218, 0, 32;
    %ix/load 4, 228, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 60413, 0, 32;
    %ix/load 4, 229, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 60608, 0, 32;
    %ix/load 4, 230, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 60802, 0, 32;
    %ix/load 4, 231, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 60996, 0, 32;
    %ix/load 4, 232, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 61190, 0, 32;
    %ix/load 4, 233, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 61383, 0, 32;
    %ix/load 4, 234, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 61576, 0, 32;
    %ix/load 4, 235, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 61768, 0, 32;
    %ix/load 4, 236, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 61960, 0, 32;
    %ix/load 4, 237, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 62152, 0, 32;
    %ix/load 4, 238, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 62343, 0, 32;
    %ix/load 4, 239, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 62534, 0, 32;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 62724, 0, 32;
    %ix/load 4, 241, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 62914, 0, 32;
    %ix/load 4, 242, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 63104, 0, 32;
    %ix/load 4, 243, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 63293, 0, 32;
    %ix/load 4, 244, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 63482, 0, 32;
    %ix/load 4, 245, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 63671, 0, 32;
    %ix/load 4, 246, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 63859, 0, 32;
    %ix/load 4, 247, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 64047, 0, 32;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 64234, 0, 32;
    %ix/load 4, 249, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 64421, 0, 32;
    %ix/load 4, 250, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 64608, 0, 32;
    %ix/load 4, 251, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 64794, 0, 32;
    %ix/load 4, 252, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 64980, 0, 32;
    %ix/load 4, 253, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 65165, 0, 32;
    %ix/load 4, 254, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %pushi/vec4 65351, 0, 32;
    %ix/load 4, 255, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c77710, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x59c427c76780;
T_17 ;
    %wait E_0x59c427c5c7c0;
    %load/vec4 v0x59c427c78050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %load/vec4 v0x59c427c783b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x59c427c781f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %load/vec4 v0x59c427c77a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.13;
T_17.5 ;
    %load/vec4 v0x59c427c77b50_0;
    %load/vec4 v0x59c427c77c30_0;
    %add;
    %store/vec4 v0x59c427c782d0_0, 0, 32;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.14, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_17.16, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.17;
T_17.16 ;
    %load/vec4 v0x59c427c782d0_0;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
T_17.17 ;
T_17.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %jmp T_17.13;
T_17.6 ;
    %load/vec4 v0x59c427c77b50_0;
    %load/vec4 v0x59c427c77c30_0;
    %sub;
    %store/vec4 v0x59c427c782d0_0, 0, 32;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.18, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_17.20, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.21;
T_17.20 ;
    %load/vec4 v0x59c427c782d0_0;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
T_17.21 ;
T_17.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %jmp T_17.13;
T_17.7 ;
    %load/vec4 v0x59c427c77b50_0;
    %pad/s 64;
    %load/vec4 v0x59c427c77c30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x59c427c778b0_0, 0, 64;
    %load/vec4 v0x59c427c778b0_0;
    %parti/s 32, 16, 6;
    %store/vec4 v0x59c427c782d0_0, 0, 32;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.22, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.23;
T_17.22 ;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_17.24, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x59c427c782d0_0;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
T_17.25 ;
T_17.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %jmp T_17.13;
T_17.8 ;
    %load/vec4 v0x59c427c77c30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.26, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %jmp T_17.27;
T_17.26 ;
    %load/vec4 v0x59c427c77b50_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %load/vec4 v0x59c427c77c30_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x59c427c77090_0, 0, 64;
    %load/vec4 v0x59c427c77090_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x59c427c782d0_0, 0, 32;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.28, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.29;
T_17.28 ;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_17.30, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.31;
T_17.30 ;
    %load/vec4 v0x59c427c782d0_0;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
T_17.31 ;
T_17.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
T_17.27 ;
    %jmp T_17.13;
T_17.9 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.13;
T_17.10 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.13;
T_17.11 ;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.13;
T_17.13 ;
    %pop/vec4 1;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_17.32, 4;
    %load/vec4 v0x59c427c77b50_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_17.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59c427c77b50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_17.36;
    %jmp/0xz  T_17.34, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.35;
T_17.34 ;
    %load/vec4 v0x59c427c77b50_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_17.37, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.38;
T_17.37 ;
    %load/vec4 v0x59c427c77b50_0;
    %assign/vec4 v0x59c427c77630_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
T_17.38 ;
T_17.35 ;
    %jmp T_17.33;
T_17.32 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_17.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c77550_0, 0;
    %load/vec4 v0x59c427c77630_0;
    %assign/vec4 v0x59c427c782d0_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.40;
T_17.39 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_17.41, 4;
    %load/vec4 v0x59c427c782d0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_17.45, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59c427c77550_0;
    %cmpi/u 31, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_17.45;
    %jmp/0xz  T_17.43, 4;
    %pushi/vec4 31, 0, 6;
    %load/vec4 v0x59c427c77550_0;
    %sub;
    %assign/vec4 v0x59c427c77340_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.44;
T_17.43 ;
    %load/vec4 v0x59c427c782d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x59c427c782d0_0, 0;
    %load/vec4 v0x59c427c77550_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x59c427c77550_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
T_17.44 ;
    %jmp T_17.42;
T_17.41 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_17.46, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59c427c77340_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %subi 16, 0, 32;
    %assign/vec4 v0x59c427c77470_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59c427c77340_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %subi 16, 0, 32;
    %assign/vec4 v0x59c427c78110_0, 0;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.47;
T_17.46 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_17.48, 4;
    %load/vec4 v0x59c427c78110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.50, 5;
    %load/vec4 v0x59c427c77630_0;
    %load/vec4 v0x59c427c78110_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x59c427c77990_0, 0;
    %jmp T_17.51;
T_17.50 ;
    %load/vec4 v0x59c427c78110_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_17.52, 5;
    %load/vec4 v0x59c427c77630_0;
    %load/vec4 v0x59c427c78110_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x59c427c77990_0, 0;
    %jmp T_17.53;
T_17.52 ;
    %load/vec4 v0x59c427c77630_0;
    %assign/vec4 v0x59c427c77990_0, 0;
T_17.53 ;
T_17.51 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.49;
T_17.48 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_17.54, 4;
    %load/vec4 v0x59c427c77990_0;
    %subi 65536, 0, 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_17.56, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77260_0, 0;
    %jmp T_17.57;
T_17.56 ;
    %load/vec4 v0x59c427c77990_0;
    %subi 65536, 0, 32;
    %assign/vec4 v0x59c427c77260_0, 0;
T_17.57 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.55;
T_17.54 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_17.58, 4;
    %load/vec4 v0x59c427c77260_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %assign/vec4 v0x59c427c777d0_0, 0;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.59;
T_17.58 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_17.60, 4;
    %load/vec4 v0x59c427c777d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x59c427c77710, 4;
    %assign/vec4 v0x59c427c77170_0, 0;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.61;
T_17.60 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_17.62, 4;
    %load/vec4 v0x59c427c77470_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x59c427c77170_0;
    %add;
    %assign/vec4 v0x59c427c77f70_0, 0;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.63;
T_17.62 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 20, 0, 6;
    %jmp/0xz  T_17.64, 4;
    %load/vec4 v0x59c427c77f70_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.66, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.67;
T_17.66 ;
    %load/vec4 v0x59c427c77f70_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_17.68, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %jmp T_17.69;
T_17.68 ;
    %load/vec4 v0x59c427c77f70_0;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
T_17.69 ;
T_17.67 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.65;
T_17.64 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_17.70, 4;
    %load/vec4 v0x59c427c77c30_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_17.74, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59c427c77b50_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_17.74;
    %jmp/0xz  T_17.72, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.73;
T_17.72 ;
    %load/vec4 v0x59c427c77b50_0;
    %load/vec4 v0x59c427c77c30_0;
    %cmp/e;
    %jmp/0xz  T_17.75, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.76;
T_17.75 ;
    %load/vec4 v0x59c427c77b50_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %load/vec4 v0x59c427c77c30_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x59c427c77090_0, 0, 64;
    %load/vec4 v0x59c427c77090_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x59c427c782d0_0, 0, 32;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
T_17.76 ;
T_17.73 ;
    %jmp T_17.71;
T_17.70 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_17.77, 4;
    %load/vec4 v0x59c427c782d0_0;
    %assign/vec4 v0x59c427c77630_0, 0;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.78;
T_17.77 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_17.79, 4;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_17.83, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_17.83;
    %jmp/0xz  T_17.81, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.82;
T_17.81 ;
    %load/vec4 v0x59c427c782d0_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_17.84, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.85;
T_17.84 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
T_17.85 ;
T_17.82 ;
    %jmp T_17.80;
T_17.79 ;
    %load/vec4 v0x59c427c781f0_0;
    %cmpi/e 30, 0, 6;
    %jmp/0xz  T_17.86, 4;
    %load/vec4 v0x59c427c77b50_0;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_17.88, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.89;
T_17.88 ;
    %load/vec4 v0x59c427c77b50_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_17.90, 4;
    %load/vec4 v0x59c427c77c30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.92, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_17.93, 8;
T_17.92 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_17.93, 8;
 ; End of false expr.
    %blend;
T_17.93;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.91;
T_17.90 ;
    %load/vec4 v0x59c427c77b50_0;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_17.94, 4;
    %load/vec4 v0x59c427c77c30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.96, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_17.97, 8;
T_17.96 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_17.97, 8;
 ; End of false expr.
    %blend;
T_17.97;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.95;
T_17.94 ;
    %load/vec4 v0x59c427c77b50_0;
    %cmpi/e 3233, 0, 32;
    %jmp/0xz  T_17.98, 4;
    %load/vec4 v0x59c427c77c30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.100, 8;
    %pushi/vec4 53, 0, 32;
    %jmp/1 T_17.101, 8;
T_17.100 ; End of true expr.
    %pushi/vec4 61, 0, 32;
    %jmp/0 T_17.101, 8;
 ; End of false expr.
    %blend;
T_17.101;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
    %jmp T_17.99;
T_17.98 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c77e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c77dd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c781f0_0, 0;
T_17.99 ;
T_17.95 ;
T_17.91 ;
T_17.89 ;
T_17.86 ;
T_17.80 ;
T_17.78 ;
T_17.71 ;
T_17.65 ;
T_17.63 ;
T_17.61 ;
T_17.59 ;
T_17.55 ;
T_17.49 ;
T_17.47 ;
T_17.42 ;
T_17.40 ;
T_17.33 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x59c427c795b0;
T_18 ;
    %wait E_0x59c427c5c7c0;
    %load/vec4 v0x59c427c7b820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7add0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7b070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7b110_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x59c427c7b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x59c427c7b3e0_0;
    %load/vec4 v0x59c427c7b4c0_0;
    %store/vec4 v0x59c427c7ad10_0, 0, 32;
    %store/vec4 v0x59c427c7ac30_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x59c427c7a930;
    %assign/vec4 v0x59c427c7b070_0, 0;
    %load/vec4 v0x59c427c7b3e0_0;
    %load/vec4 v0x59c427c7b4c0_0;
    %store/vec4 v0x59c427c7ad10_0, 0, 32;
    %store/vec4 v0x59c427c7ac30_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x59c427c7a930;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7b320_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7b110_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x59c427c7b070_0;
    %sub;
    %load/vec4 v0x59c427c7b680_0;
    %cmp/u;
    %jmp/0xz  T_18.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7b320_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x59c427c7b110_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x59c427c7b5a0_0;
    %load/vec4 v0x59c427c7b680_0;
    %load/vec4 v0x59c427c7b3e0_0;
    %load/vec4 v0x59c427c7b4c0_0;
    %store/vec4 v0x59c427c7ad10_0, 0, 32;
    %store/vec4 v0x59c427c7ac30_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x59c427c7a930;
    %add;
    %cmp/e;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7b320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7b110_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7b320_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59c427c7b110_0, 0;
    %load/vec4 v0x59c427c7b680_0;
    %load/vec4 v0x59c427c7b3e0_0;
    %load/vec4 v0x59c427c7b4c0_0;
    %store/vec4 v0x59c427c7ad10_0, 0, 32;
    %store/vec4 v0x59c427c7ac30_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x59c427c7a930;
    %add;
    %vpi_call/w 8 182 "$display", "FORGERY DETECTED: pre_mu=%d, post_mu=%d, expected=%d", v0x59c427c7b680_0, v0x59c427c7b5a0_0, S<0,vec4,u32> {1 0 0};
T_18.9 ;
T_18.7 ;
T_18.5 ;
    %load/vec4 v0x59c427c7aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x59c427c7b680_0;
    %load/vec4 v0x59c427c7b240_0;
    %cmp/e;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7add0_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7add0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59c427c7b110_0, 0;
    %vpi_call/w 8 194 "$display", "CHAIN BREAK: prev_post_mu=%d, this_pre_mu=%d", v0x59c427c7b240_0, v0x59c427c7b680_0 {0 0 0};
T_18.13 ;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7add0_0, 0;
T_18.11 ;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7add0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x59c427c78590;
T_19 ;
    %wait E_0x59c427c5c7c0;
    %load/vec4 v0x59c427c7d2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c2e0_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x59c427c7c770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7cca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7cd60_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x59c427c7c520_0;
    %assign/vec4 v0x59c427c7c6b0_0, 0;
    %load/vec4 v0x59c427c7ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x59c427c7c5f0_0;
    %assign/vec4 v0x59c427c7c770_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7d090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.10;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7d090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %assign/vec4 v0x59c427c7cca0_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %assign/vec4 v0x59c427c7cbe0_0, 0;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59c427c7c010_0, 0;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59c427c7c0d0_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.13, 9;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_19.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %load/vec4 v0x59c427c7ce50_0;
    %assign/vec4 v0x59c427c7c380_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.12;
T_19.11 ;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.15;
T_19.14 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
T_19.15 ;
T_19.12 ;
    %jmp T_19.10;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7d090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %assign/vec4 v0x59c427c7cca0_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %assign/vec4 v0x59c427c7cbe0_0, 0;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59c427c7c010_0, 0;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59c427c7c0d0_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.18, 9;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_19.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %load/vec4 v0x59c427c7ce50_0;
    %assign/vec4 v0x59c427c7c380_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.17;
T_19.16 ;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.19, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.20;
T_19.19 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
T_19.20 ;
T_19.17 ;
    %jmp T_19.10;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7d090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %assign/vec4 v0x59c427c7cca0_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %assign/vec4 v0x59c427c7cbe0_0, 0;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59c427c7c010_0, 0;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59c427c7c0d0_0, 0;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.23, 9;
    %load/vec4 v0x59c427c7c220_0;
    %load/vec4 v0x59c427c7ce50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_19.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.21, 8;
    %load/vec4 v0x59c427c7ce50_0;
    %assign/vec4 v0x59c427c7c380_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.22;
T_19.21 ;
    %load/vec4 v0x59c427c7c5f0_0;
    %load/vec4 v0x59c427c7cb00_0;
    %load/vec4 v0x59c427c7c960_0;
    %store/vec4 v0x59c427c793e0_0, 0, 32;
    %store/vec4 v0x59c427c794d0_0, 0, 6;
    %store/vec4 v0x59c427c79300_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x59c427c79020;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.24, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.25;
T_19.24 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
T_19.25 ;
T_19.22 ;
    %jmp T_19.10;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c0d0_0, 0;
    %load/vec4 v0x59c427c7ce50_0;
    %assign/vec4 v0x59c427c7c380_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.10;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c0d0_0, 0;
    %load/vec4 v0x59c427c7ce50_0;
    %assign/vec4 v0x59c427c7c380_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
T_19.2 ;
    %load/vec4 v0x59c427c7d130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.28, 9;
    %load/vec4 v0x59c427c7d090_0;
    %and;
T_19.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.26, 8;
    %load/vec4 v0x59c427c7d1f0_0;
    %load/vec4 v0x59c427c7c380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_19.32, 4;
    %load/vec4 v0x59c427c7cfc0_0;
    %and;
T_19.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.31, 9;
    %load/vec4 v0x59c427c7bcf0_0;
    %and;
T_19.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7cf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %load/vec4 v0x59c427c7ce50_0;
    %assign/vec4 v0x59c427c7cd60_0, 0;
    %load/vec4 v0x59c427c7d1f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 7 207 "$display", "\316\274-Core: Receipt accepted for instruction %h, cost=%0d", v0x59c427c7c5f0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_19.30;
T_19.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %load/vec4 v0x59c427c7cfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.33, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %vpi_call/w 7 213 "$display", "\316\274-Core: Receipt DENIED - integrity check FAILED (forged cost?)" {0 0 0};
    %jmp T_19.34;
T_19.33 ;
    %load/vec4 v0x59c427c7bcf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.35, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %vpi_call/w 7 216 "$display", "\316\274-Core: Receipt DENIED - chain continuity FAILED" {0 0 0};
    %jmp T_19.36;
T_19.35 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
    %load/vec4 v0x59c427c7c380_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x59c427c7d1f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 7 219 "$display", "\316\274-Core: Receipt DENIED for instruction %h, expected=%0d, got=%0d", v0x59c427c7c5f0_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_19.36 ;
T_19.34 ;
T_19.30 ;
T_19.26 ;
    %load/vec4 v0x59c427c7c520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7d090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7c0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c7cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7bf50_0, 0;
T_19.37 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x59c427bd8720;
T_20 ;
    %wait E_0x59c427a78a00;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.2, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.4, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.6, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.8, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.10, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.12, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.14, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.15;
T_20.14 ;
    %load/vec4 v0x59c427c2a350_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.16, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
    %jmp T_20.17;
T_20.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x59c427c2a2b0_0, 0, 4;
T_20.17 ;
T_20.15 ;
T_20.13 ;
T_20.11 ;
T_20.9 ;
T_20.7 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x59c427bd7f60;
T_21 ;
    %wait E_0x59c427c5c7c0;
    %load/vec4 v0x59c427c81910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7e5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c80c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7f810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59c427c7eee0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59c427c7e930_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x59c427c805f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x59c427c7ed20_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x59c427c7ed20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7fdf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7f230_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x59c427c7f230_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_21.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59c427c7ed20_0;
    %pad/u 37;
    %pad/u 41;
    %muli 16, 0, 41;
    %pad/u 42;
    %load/vec4 v0x59c427c7f230_0;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81850, 0, 4;
    %load/vec4 v0x59c427c7f230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7f230_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %load/vec4 v0x59c427c7ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
T_21.6 ;
    %load/vec4 v0x59c427c7ed20_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_21.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x59c427c7ed20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c81710, 0, 4;
    %load/vec4 v0x59c427c7ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
    %jmp T_21.6;
T_21.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
T_21.8 ;
    %load/vec4 v0x59c427c7ed20_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_21.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x59c427c7ed20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c7e9f0, 0, 4;
    %load/vec4 v0x59c427c7ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c7ed20_0, 0, 32;
    %jmp T_21.8;
T_21.9 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x59c427c81b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.21;
T_21.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.21;
T_21.11 ;
    %load/vec4 v0x59c427c7ff90_0;
    %load/vec4 v0x59c427c809c0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x59c427c80fb0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.21;
T_21.12 ;
    %load/vec4 v0x59c427c80760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_21.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_21.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_21.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_21.35, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_21.36, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_21.37, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_21.38, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.22 ;
    %load/vec4 v0x59c427c7f0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.43, 9;
    %load/vec4 v0x59c427c80aa0_0;
    %and;
T_21.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.41, 8;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c74890_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c74990_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pnew, S_0x59c427c74320;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.42;
T_21.41 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.42 ;
    %jmp T_21.40;
T_21.23 ;
    %load/vec4 v0x59c427c7f0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.46, 9;
    %load/vec4 v0x59c427c80aa0_0;
    %and;
T_21.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.44, 8;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c74e10_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c75110_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_psplit, S_0x59c427c74a70;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.45;
T_21.44 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.45 ;
    %jmp T_21.40;
T_21.24 ;
    %load/vec4 v0x59c427c7f0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.49, 9;
    %load/vec4 v0x59c427c80aa0_0;
    %and;
T_21.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.47, 8;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c74140_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c74240_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pmerge, S_0x59c427c73f60;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.48;
T_21.47 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.48 ;
    %jmp T_21.40;
T_21.25 ;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.26 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c72fc0_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c730c0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_ljoin, S_0x59c427bd8ee0;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.27 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c1d8e0_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c1d980_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_emit, S_0x59c427bd8b00;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.28 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c753d0_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c754d0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xfer, S_0x59c427c751f0;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.29 ;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.30 ;
    %load/vec4 v0x59c427c80800_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %jmp/1 T_21.52, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59c427c808e0_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %flag_or 4, 8;
T_21.52;
    %jmp/0xz  T_21.50, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
T_21.50 ;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.31 ;
    %load/vec4 v0x59c427c80800_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_21.53, 4;
    %load/vec4 v0x59c427c7e930_0;
    %pad/u 8;
    %store/vec4 v0x59c427c736e0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x59c427bd62c0;
    %join;
    %jmp T_21.54;
T_21.53 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c736e0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x59c427bd62c0;
    %join;
T_21.54 ;
    %jmp T_21.40;
T_21.32 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c73e80_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c73d80_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pdiscover, S_0x59c427c73ba0;
    %join;
    %jmp T_21.40;
T_21.33 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c75c50_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c75b50_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_load, S_0x59c427c75970;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.34 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c75790_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c75890_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_add, S_0x59c427c755b0;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.35 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c765a0_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c766a0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_swap, S_0x59c427c763c0;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.36 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c76010_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c761b0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_rank, S_0x59c427c75d30;
    %join;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.37 ;
    %load/vec4 v0x59c427c80800_0;
    %store/vec4 v0x59c427c739c0_0, 0, 8;
    %load/vec4 v0x59c427c808e0_0;
    %store/vec4 v0x59c427c73ac0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_oracle_halts, S_0x59c427c737e0;
    %join;
    %jmp T_21.40;
T_21.38 ;
    %load/vec4 v0x59c427c7ff90_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59c427c809c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.40;
T_21.40 ;
    %pop/vec4 1;
    %jmp T_21.21;
T_21.13 ;
    %load/vec4 v0x59c427c7f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.55, 8;
    %load/vec4 v0x59c427c7f4b0_0;
    %assign/vec4 v0x59c427c7e5e0_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.55 ;
    %jmp T_21.21;
T_21.14 ;
    %load/vec4 v0x59c427c810c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.57, 8;
    %load/vec4 v0x59c427c81320_0;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.57 ;
    %jmp T_21.21;
T_21.15 ;
    %load/vec4 v0x59c427c80380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.59, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c80520_0, 0;
    %load/vec4 v0x59c427c7de60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_21.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_21.62, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_21.63, 6;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %load/vec4 v0x59c427c7df40_0;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.65;
T_21.61 ;
    %load/vec4 v0x59c427c802b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.66, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.67;
T_21.66 ;
    %load/vec4 v0x59c427c7f650_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x59c427c7ff90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x59c427c80450_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 480 "$display", "MDLACC size=%0d mdl_cost=%0d mu_acc(before)=%0d mu_acc(after)=%0d", v0x59c427c7fd10_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x59c427c80450_0;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %load/vec4 v0x59c427c7f810_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59c427c7f810_0, 0;
    %load/vec4 v0x59c427c80450_0;
    %assign/vec4 v0x59c427c81640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c81570_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.67 ;
    %jmp T_21.65;
T_21.62 ;
    %load/vec4 v0x59c427c802b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.68, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.69;
T_21.68 ;
    %load/vec4 v0x59c427c80450_0;
    %assign/vec4 v0x59c427c7efc0_0, 0;
    %load/vec4 v0x59c427c7ff90_0;
    %load/vec4 v0x59c427c80450_0;
    %add;
    %store/vec4 v0x59c427c80ed0_0, 0, 32;
    %load/vec4 v0x59c427c80450_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x59c427c7ff90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x59c427c80ed0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 505 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x59c427c80ed0_0;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %load/vec4 v0x59c427c80c30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59c427c80c30_0, 0;
    %load/vec4 v0x59c427c80ed0_0;
    %assign/vec4 v0x59c427c81640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c81570_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.69 ;
    %jmp T_21.65;
T_21.63 ;
    %load/vec4 v0x59c427c802b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.70, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %jmp T_21.71;
T_21.70 ;
    %load/vec4 v0x59c427c80450_0;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %pushi/vec4 66, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %vpi_call/w 5 524 "$display", "ORACLE_HALTS invoked - Hyper-Thiele transition" {0 0 0};
T_21.71 ;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.65;
T_21.65 ;
    %pop/vec4 1;
T_21.59 ;
    %jmp T_21.21;
T_21.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59c427c80050_0, 0;
    %load/vec4 v0x59c427c7ff90_0;
    %assign/vec4 v0x59c427c80110_0, 0;
    %load/vec4 v0x59c427c7efc0_0;
    %assign/vec4 v0x59c427c801e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c80520_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x59c427c7de60_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.21;
T_21.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.21;
T_21.18 ;
    %load/vec4 v0x59c427c80380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.72, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c80520_0, 0;
    %load/vec4 v0x59c427c7de60_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_21.74, 4;
    %load/vec4 v0x59c427c802b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.76, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x59c427c7e680_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.77;
T_21.76 ;
    %load/vec4 v0x59c427c7efc0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x59c427c7ff90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x59c427c80450_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 565 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x59c427c80450_0;
    %assign/vec4 v0x59c427c7ff90_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x59c427c7e760_0, 0;
    %load/vec4 v0x59c427c80c30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59c427c80c30_0, 0;
    %load/vec4 v0x59c427c80450_0;
    %assign/vec4 v0x59c427c81640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c81570_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.77 ;
    %jmp T_21.75;
T_21.74 ;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %load/vec4 v0x59c427c7df40_0;
    %assign/vec4 v0x59c427c81b70_0, 0;
T_21.75 ;
T_21.72 ;
    %jmp T_21.21;
T_21.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c81570_0, 0;
    %load/vec4 v0x59c427c80df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59c427c80df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59c427c81b70_0, 0;
    %jmp T_21.21;
T_21.21 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x59c427c30d70;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c427c82300_0, 0, 1;
T_22.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59c427c82300_0;
    %inv;
    %store/vec4 v0x59c427c82300_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x59c427c30d70;
T_23 ;
    %vpi_func 4 119 "$value$plusargs" 32, "PROGRAM=%s", v0x59c427c83520_0 {0 0 0};
    %store/vec4 v0x59c427c826b0_0, 0, 32;
    %vpi_func 4 120 "$value$plusargs" 32, "DATA=%s", v0x59c427c823d0_0 {0 0 0};
    %store/vec4 v0x59c427c825f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x59c427c82790_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x59c427c82790_0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %load/vec4 v0x59c427c82790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %load/vec4 v0x59c427c826b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %vpi_call/w 4 128 "$display", "Loading PROGRAM=%0s", v0x59c427c83520_0 {0 0 0};
    %vpi_call/w 4 129 "$readmemh", v0x59c427c83520_0, v0x59c427c829f0 {0 0 0};
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 167772160, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 167837952, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 167903744, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 167969536, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 184746240, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 201327360, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 117703168, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 218432512, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 234882048, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c829f0, 4, 0;
T_23.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x59c427c82790_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x59c427c82790_0;
    %store/vec4a v0x59c427c82470, 4, 0;
    %load/vec4 v0x59c427c82790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x59c427c825f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.6, 4;
    %vpi_call/w 4 165 "$display", "Loading DATA=%0s", v0x59c427c823d0_0 {0 0 0};
    %vpi_call/w 4 166 "$readmemh", v0x59c427c823d0_0, v0x59c427c82470 {0 0 0};
    %jmp T_23.7;
T_23.6 ;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c82470, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c82470, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c82470, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59c427c82470, 4, 0;
T_23.7 ;
    %end;
    .thread T_23;
    .scope S_0x59c427c30d70;
T_24 ;
    %wait E_0x59c427b1ec30;
    %load/vec4 v0x59c427c82f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x59c427c831e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x59c427c83110_0;
    %load/vec4 v0x59c427c82ea0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59c427c82470, 0, 4;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x59c427c82ea0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x59c427c82470, 4;
    %assign/vec4 v0x59c427c83040_0, 0;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x59c427c30d70;
T_25 ;
    %wait E_0x59c427b1ec30;
    %load/vec4 v0x59c427c82d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x59c427c82a90_0;
    %nor/r;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x59c427c82c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c82a90_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c82a90_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x59c427c30d70;
T_26 ;
    %wait E_0x59c427b1ec30;
    %load/vec4 v0x59c427c83760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x59c427c835c0_0;
    %nor/r;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %delay 15000, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x59c427c83830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59c427c835c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59c427c835c0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x59c427c30d70;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c427c83900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c427c82a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59c427c835c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c83040_0, 0, 32;
    %vpi_call/w 4 228 "$dumpfile", "thiele_cpu_tb.vcd" {0 0 0};
    %vpi_call/w 4 229 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59c427c30d70 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59c427c83900_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x59c427c82790_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v0x59c427c82790_0;
    %load/vec4a v0x59c427c82470, 4;
    %ix/getv/s 4, v0x59c427c82790_0;
    %store/vec4a v0x59c427c7e9f0, 4, 0;
    %load/vec4 v0x59c427c82790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %fork t_5, S_0x59c427c30d70;
    %fork t_6, S_0x59c427c30d70;
    %join;
    %join;
    %jmp t_4;
t_5 ;
    %delay 10000000, 0;
    %vpi_call/w 4 244 "$display", "Simulation timed out" {0 0 0};
    %vpi_call/w 4 245 "$finish" {0 0 0};
    %end;
t_6 ;
T_27.2 ;
    %load/vec4 v0x59c427c81b70_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0x59c427c80760_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_27.3, 6;
    %wait E_0x59c427b1f120;
    %jmp T_27.2;
T_27.3 ;
    %delay 10000, 0;
    %vpi_call/w 4 253 "$display", "Test completed!" {0 0 0};
    %vpi_call/w 4 254 "$display", "Final PC: %h", v0x59c427c83450_0 {0 0 0};
    %vpi_call/w 4 255 "$display", "Status: %h", v0x59c427c839a0_0 {0 0 0};
    %vpi_call/w 4 256 "$display", "Error: %h", v0x59c427c82530_0 {0 0 0};
    %vpi_call/w 4 257 "$display", "Cert Addr: %h", v0x59c427c82210_0 {0 0 0};
    %vpi_call/w 4 258 "$display", "Partition Ops: %d", v0x59c427c83380_0 {0 0 0};
    %vpi_call/w 4 259 "$display", "MDL Ops: %d", v0x59c427c82dd0_0 {0 0 0};
    %vpi_call/w 4 260 "$display", "Info Gain: %d", v0x59c427c82900_0 {0 0 0};
    %vpi_call/w 4 261 "$display", "{" {0 0 0};
    %vpi_call/w 4 262 "$display", "  \042status\042: %d,", v0x59c427c839a0_0 {0 0 0};
    %vpi_call/w 4 263 "$display", "  \042partition_ops\042: %d,", v0x59c427c83380_0 {0 0 0};
    %vpi_call/w 4 264 "$display", "  \042mdl_ops\042: %d,", v0x59c427c82dd0_0 {0 0 0};
    %vpi_call/w 4 265 "$display", "  \042info_gain\042: %d,", v0x59c427c82900_0 {0 0 0};
    %vpi_call/w 4 266 "$display", "  \042mu\042: %d,", v0x59c427c832b0_0 {0 0 0};
    %vpi_call/w 4 267 "$display", "  \042regs\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
T_27.5 ;
    %load/vec4 v0x59c427c82790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.6, 5;
    %load/vec4 v0x59c427c82790_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz  T_27.7, 5;
    %vpi_call/w 4 269 "$display", "    %0d,", &A<v0x59c427c81710, v0x59c427c82790_0 > {0 0 0};
    %jmp T_27.8;
T_27.7 ;
    %vpi_call/w 4 270 "$display", "    %0d", &A<v0x59c427c81710, v0x59c427c82790_0 > {0 0 0};
T_27.8 ;
    %load/vec4 v0x59c427c82790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
    %jmp T_27.5;
T_27.6 ;
    %vpi_call/w 4 272 "$display", "  ]," {0 0 0};
    %vpi_call/w 4 273 "$display", "  \042mem\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
T_27.9 ;
    %load/vec4 v0x59c427c82790_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_27.10, 5;
    %load/vec4 v0x59c427c82790_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz  T_27.11, 5;
    %vpi_call/w 4 275 "$display", "    %0d,", &A<v0x59c427c7e9f0, v0x59c427c82790_0 > {0 0 0};
    %jmp T_27.12;
T_27.11 ;
    %vpi_call/w 4 276 "$display", "    %0d", &A<v0x59c427c7e9f0, v0x59c427c82790_0 > {0 0 0};
T_27.12 ;
    %load/vec4 v0x59c427c82790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
    %jmp T_27.9;
T_27.10 ;
    %vpi_call/w 4 278 "$display", "  ]," {0 0 0};
    %vpi_call/w 4 279 "$display", "  \042modules\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
T_27.13 ;
    %load/vec4 v0x59c427c82790_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.14, 5;
    %ix/getv/s 4, v0x59c427c82790_0;
    %load/vec4a v0x59c427c7fdf0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.15, 4;
    %fork t_8, S_0x59c427bd7c10;
    %jmp t_7;
    .scope S_0x59c427bd7c10;
t_8 ;
    %vpi_call/w 4 283 "$display", "    {\042id\042: %0d, \042region\042: [", v0x59c427c82790_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59c427c50f20_0, 0, 32;
T_27.17 ;
    %load/vec4 v0x59c427c50f20_0;
    %ix/getv/s 4, v0x59c427c82790_0;
    %load/vec4a v0x59c427c7fdf0, 4;
    %cmp/u;
    %jmp/0xz T_27.18, 5;
    %load/vec4 v0x59c427c50f20_0;
    %ix/getv/s 4, v0x59c427c82790_0;
    %load/vec4a v0x59c427c7fdf0, 4;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_27.19, 5;
    %load/vec4 v0x59c427c82790_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x59c427c50f20_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59c427c81850, 4;
    %vpi_call/w 4 285 "$display", "      %0d,", S<0,vec4,u32> {1 0 0};
    %jmp T_27.20;
T_27.19 ;
    %load/vec4 v0x59c427c82790_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x59c427c50f20_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59c427c81850, 4;
    %vpi_call/w 4 286 "$display", "      %0d", S<0,vec4,u32> {1 0 0};
T_27.20 ;
    %load/vec4 v0x59c427c50f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c50f20_0, 0, 32;
    %jmp T_27.17;
T_27.18 ;
    %vpi_call/w 4 288 "$display", "    ]}," {0 0 0};
    %end;
    .scope S_0x59c427c30d70;
t_7 %join;
T_27.15 ;
    %load/vec4 v0x59c427c82790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59c427c82790_0, 0, 32;
    %jmp T_27.13;
T_27.14 ;
    %vpi_call/w 4 291 "$display", "    {\042id\042: -1, \042region\042: []}" {0 0 0};
    %vpi_call/w 4 292 "$display", "  ]" {0 0 0};
    %vpi_call/w 4 293 "$display", "}" {0 0 0};
    %vpi_call/w 4 294 "$finish" {0 0 0};
    %end;
    .scope S_0x59c427c30d70;
t_4 ;
    %end;
    .thread T_27;
    .scope S_0x59c427c30d70;
T_28 ;
    %wait E_0x59c427b1ec30;
    %load/vec4 v0x59c427c83900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x59c427c81b70_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_28.4, 4;
    %load/vec4 v0x59c427c80760_0;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %vpi_call/w 4 319 "$display", "CHSH_TRIAL %0d %0d %0d %0d", &PV<v0x59c427c80800_0, 1, 1>, &PV<v0x59c427c80800_0, 0, 1>, &PV<v0x59c427c808e0_0, 1, 1>, &PV<v0x59c427c808e0_0, 0, 1> {0 0 0};
T_28.2 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "thielecpu/hardware/rtl/generated_opcodes.vh";
    "thielecpu/hardware/testbench/thiele_cpu_tb.v";
    "thielecpu/hardware/rtl/thiele_cpu.v";
    "thielecpu/hardware/rtl/mu_alu.v";
    "thielecpu/hardware/rtl/mu_core.v";
    "thielecpu/hardware/rtl/receipt_integrity_checker.v";
