// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1541\sampleModel1541_4_sub\Mysubsystem_33.v
// Created: 2024-07-01 05:47:59
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_33
// Source Path: sampleModel1541_4_sub/Subsystem/Mysubsystem_33
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_33
          (clk,
           reset,
           enb,
           y,
           y1);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] y;  // uint8
  output  y1;


  wire [7:0] cfblk125_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk84_out1;  // uint8
  wire cfblk2_out1;


  cfblk125 u_cfblk125 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk125_out1)  // uint8
                       );

  assign y = cfblk125_out1;

  assign dtc_out = cfblk125_out1;



  assign cfblk84_out1 = dtc_out;



  cfblk2 u_cfblk2 (.u(cfblk84_out1),  // uint8
                   .y(cfblk2_out1)
                   );

  assign y1 = cfblk2_out1;

endmodule  // Mysubsystem_33

