
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental E:/nru/nru.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/nru/nru.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.121 ; gain = 375.371
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'debug', assumed default net type 'wire' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:324]
INFO: [Synth 8-11241] undeclared symbol 'cycles', assumed default net type 'wire' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:457]
WARNING: [Synth 8-9398] empty port in module declaration [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:298]
WARNING: [Synth 8-10940] macro 'VLEN' is redefined [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:30]
WARNING: [Synth 8-10940] macro 'VLEN' is redefined [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:30]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'IDecoder' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:123]
INFO: [Synth 8-9937] previous definition of design element 'IDecoder' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:123]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ALUint' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:159]
INFO: [Synth 8-9937] previous definition of design element 'ALUint' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:159]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ALUintM' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:239]
INFO: [Synth 8-9937] previous definition of design element 'ALUintM' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:239]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ALUbranch' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:271]
INFO: [Synth 8-9937] previous definition of design element 'ALUbranch' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:271]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PClogic' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:291]
INFO: [Synth 8-9937] previous definition of design element 'PClogic' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:291]
INFO: [Synth 8-11241] undeclared symbol 'debug', assumed default net type 'wire' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:324]
INFO: [Synth 8-11241] undeclared symbol 'cycles', assumed default net type 'wire' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:457]
WARNING: [Synth 8-9398] empty port in module declaration [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:298]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Core' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:692]
INFO: [Synth 8-9937] previous definition of design element 'Core' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:692]
WARNING: [Synth 8-10940] macro 'VLEN' is redefined [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:30]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'IL1Cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:121]
INFO: [Synth 8-9937] previous definition of design element 'IL1Cache' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:121]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:488]
INFO: [Synth 8-9937] previous definition of design element 'DL1cache' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:488]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DL2cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:885]
INFO: [Synth 8-9937] previous definition of design element 'DL2cache' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:885]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DL2cacheU' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:1001]
INFO: [Synth 8-9937] previous definition of design element 'DL2cacheU' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:1001]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Merger2x8x32bit' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:166]
INFO: [Synth 8-9937] previous definition of design element 'Merger2x8x32bit' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:166]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Sorter1x8x32bit' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:241]
INFO: [Synth 8-9937] previous definition of design element 'Sorter1x8x32bit' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:241]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAS_unit' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:258]
INFO: [Synth 8-9937] previous definition of design element 'CAS_unit' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:258]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SR_module' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:266]
INFO: [Synth 8-9937] previous definition of design element 'SR_module' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:266]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PrefixSum1x8x32bit' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:348]
INFO: [Synth 8-9937] previous definition of design element 'PrefixSum1x8x32bit' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:348]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ADD_module' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:366]
INFO: [Synth 8-9937] previous definition of design element 'ADD_module' is here [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:366]
WARNING: [Synth 8-9400] empty statement in sequential block [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:582]
WARNING: [Synth 8-9400] empty statement in sequential block [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:593]
WARNING: [Synth 8-9400] empty statement in sequential block [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:611]
INFO: [Synth 8-11241] undeclared symbol 'TXN_DONE', assumed default net type 'wire' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:334]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'MAXI_ip' with formal parameter declaration list [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:230]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'MAXI_ip' with formal parameter declaration list [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:233]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'MAXI_ip' with formal parameter declaration list [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:236]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'MAXI_ip' with formal parameter declaration list [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:239]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:2463]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/nru/nru.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_MAXI_ip_0_0' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_MAXI_ip_0_0/synth/design_1_MAXI_ip_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MAXI_ip' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:7]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 128 - type: integer 
	Parameter C_M_AXI_BURST_LEN_LOG2 bound to: 7 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MAXI_ip' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MAXI_ip_0_0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_MAXI_ip_0_0/synth/design_1_MAXI_ip_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_SAXI_ip_0_0' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_SAXI_ip_0_0/synth/design_1_SAXI_ip_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SAXI_ip' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:5]
	Parameter C_S_AXI_ID_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-567] referenced signal 'StartAddress' should be on the sensitivity list [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:601]
WARNING: [Synth 8-567] referenced signal 'StackPointer' should be on the sensitivity list [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:601]
WARNING: [Synth 8-567] referenced signal 'maxi_debug' should be on the sensitivity list [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:601]
INFO: [Synth 8-6157] synthesizing module 'System' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:32]
INFO: [Synth 8-6157] synthesizing module 'IL1Cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:53]
INFO: [Synth 8-6155] done synthesizing module 'IL1Cache' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:53]
INFO: [Synth 8-6157] synthesizing module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:124]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][31]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][30]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][29]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][28]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][27]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][26]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][25]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][24]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][23]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][22]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][21]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][20]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][19]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][18]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][17]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][16]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][15]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][14]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][13]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][12]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][11]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][10]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][9]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][8]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][7]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][6]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][5]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][4]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][3]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][2]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][1]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[3][0]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][31]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][30]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][29]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][28]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][27]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][26]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][25]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][24]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][23]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][22]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][21]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][20]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][19]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][18]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][17]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][16]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][15]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][14]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][13]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][12]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][11]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][10]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][9]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][8]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][7]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][6]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][5]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][4]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][3]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][2]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][1]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[2][0]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][31]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][30]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][29]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][28]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][27]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][26]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][25]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][24]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][23]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][22]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][21]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][20]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][19]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][18]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][17]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][16]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][15]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][14]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][13]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][12]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][11]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][10]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][9]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][8]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][7]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][6]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][5]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][4]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][3]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][2]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][1]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[1][0]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[0][31]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[0][30]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[0][29]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'way[0][28]' is not inferred as ram due to incorrect usage [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:147]
INFO: [Common 17-14] Message 'Synth 8-7186' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DL1cache' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:124]
WARNING: [Synth 8-689] width (32) of port connection 'en' does not match port width (1) of module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:87]
WARNING: [Synth 8-689] width (256) of port connection 'we' does not match port width (32) of module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'dout' does not match port width (256) of module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:87]
WARNING: [Synth 8-6104] Input port 'flush' has an internal driver [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:87]
WARNING: [Synth 8-689] width (30) of port connection 'flush_in' does not match port width (1) of module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'addrB' does not match port width (30) of module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:88]
WARNING: [Synth 8-689] width (256) of port connection 'weB' does not match port width (1) of module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'doutB' does not match port width (256) of module 'DL1cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:88]
WARNING: [Synth 8-7071] port 'flush_out' of module 'DL1cache' is unconnected for instance 'dc1' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:86]
WARNING: [Synth 8-7023] instance 'dc1' of module 'DL1cache' has 19 connections declared, but only 18 given [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:86]
INFO: [Synth 8-6157] synthesizing module 'DL2cacheU' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:887]
INFO: [Synth 8-6157] synthesizing module 'DL2cache' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:491]
INFO: [Synth 8-6155] done synthesizing module 'DL2cache' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:491]
INFO: [Synth 8-6155] done synthesizing module 'DL2cacheU' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:887]
INFO: [Synth 8-6157] synthesizing module 'Core' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:294]
INFO: [Synth 8-6157] synthesizing module 'PClogic' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:274]
INFO: [Synth 8-6155] done synthesizing module 'PClogic' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:274]
INFO: [Synth 8-6157] synthesizing module 'IDecoder' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:45]
INFO: [Synth 8-6155] done synthesizing module 'IDecoder' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALUint' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:126]
INFO: [Synth 8-226] default block is never used [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:137]
INFO: [Synth 8-6155] done synthesizing module 'ALUint' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:126]
INFO: [Synth 8-6157] synthesizing module 'ALUbranch' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:242]
INFO: [Synth 8-6155] done synthesizing module 'ALUbranch' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:242]
INFO: [Synth 8-6157] synthesizing module 'ALUintM' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:162]
INFO: [Synth 8-226] default block is never used [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:226]
INFO: [Synth 8-6155] done synthesizing module 'ALUintM' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:162]
INFO: [Synth 8-6157] synthesizing module 'Merger2x8x32bit' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:25]
INFO: [Synth 8-6157] synthesizing module 'CAS_unit' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:244]
INFO: [Synth 8-6155] done synthesizing module 'CAS_unit' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:244]
INFO: [Synth 8-6157] synthesizing module 'SR_module' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:260]
INFO: [Synth 8-6155] done synthesizing module 'SR_module' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:260]
INFO: [Synth 8-6155] done synthesizing module 'Merger2x8x32bit' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:25]
INFO: [Synth 8-6157] synthesizing module 'Sorter1x8x32bit' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:169]
INFO: [Synth 8-6155] done synthesizing module 'Sorter1x8x32bit' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/custom.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:593]
WARNING: [Synth 8-308] ignoring empty port [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:296]
INFO: [Synth 8-6155] done synthesizing module 'Core' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:294]
WARNING: [Synth 8-7023] instance 'c0' of module 'Core' has 15 connections declared, but only 14 given [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:97]
INFO: [Synth 8-6155] done synthesizing module 'System' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:32]
INFO: [Synth 8-6155] done synthesizing module 'SAXI_ip' (0#1) [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_BUSER' does not match port width (2) of module 'SAXI_ip' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_SAXI_ip_0_0/synth/design_1_SAXI_ip_0_0.v:275]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_RUSER' does not match port width (2) of module 'SAXI_ip' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_SAXI_ip_0_0/synth/design_1_SAXI_ip_0_0.v:295]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SAXI_ip_0_0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_SAXI_ip_0_0/synth/design_1_SAXI_ip_0_0.v:53]
WARNING: [Synth 8-7071] port 'S_AXI_BID' of module 'design_1_SAXI_ip_0_0' is unconnected for instance 'SAXI_ip_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:244]
WARNING: [Synth 8-7071] port 'S_AXI_BUSER' of module 'design_1_SAXI_ip_0_0' is unconnected for instance 'SAXI_ip_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:244]
WARNING: [Synth 8-7071] port 'S_AXI_RID' of module 'design_1_SAXI_ip_0_0' is unconnected for instance 'SAXI_ip_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:244]
WARNING: [Synth 8-7071] port 'S_AXI_RUSER' of module 'design_1_SAXI_ip_0_0' is unconnected for instance 'SAXI_ip_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:244]
WARNING: [Synth 8-7023] instance 'SAXI_ip_0' of module 'design_1_SAXI_ip_0_0' has 58 connections declared, but only 54 given [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:244]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:555]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:1914]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_top' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_top' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:1914]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2304]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2304]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2590]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_top__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_axi_upsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_w_upsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5552]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_w_upsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5552]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_upsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_command_fifo' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_command_fifo' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_command_fifo__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_command_fifo__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_upsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_r_upsizer' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_r_upsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_upsizer__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_upsizer__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_axi_upsizer' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_top__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2885]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2885]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 76 connections declared, but only 74 given [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2885]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2590]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2962]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:2962]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_mmu_0' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_s01_mmu_0/synth/design_1_s01_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_27_top' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:553]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_27_addr_decoder' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_27_addr_decoder' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_27_decerr_slave' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:198]
INFO: [Synth 8-155] case statement is not full and has no default [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:360]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_27_decerr_slave' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:198]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized1' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized8' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized8' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized9' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized9' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized10' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized10' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized1' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'register_slice_inst' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:1169]
WARNING: [Synth 8-7023] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:1169]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_27_top' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/38ff/hdl/axi_mmu_v2_1_vl_rfs.v:553]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_mmu_0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_s01_mmu_0/synth/design_1_s01_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_router' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_router' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized1' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_arbiter_resp' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_arbiter_resp' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized1' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized2' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized2' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized1' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized1' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_mux' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_mux' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized2' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized11' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized12' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized13' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized14' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized2' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized2' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-155] case statement is not full and has no default [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-155] case statement is not full and has no default [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arregion' does not match port width (8) of module 'design_1_xbar_1' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:1836]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awregion' does not match port width (8) of module 'design_1_xbar_1' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:1849]
WARNING: [Synth 8-7071] port 'm_axi_wuser' of module 'design_1_xbar_1' is unconnected for instance 'xbar' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:1824]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_1' has 88 connections declared, but only 87 given [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:1824]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:463]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:463]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:463]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:463]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4648]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4649]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4661]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4662]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:471]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:471]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 81 given [e:/nru/nru.gen/sources_1/bd/design_1/synth/design_1.v:471]
WARNING: [Synth 8-6014] Unused sequential element init_txn_ff_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:346]
WARNING: [Synth 8-6014] Unused sequential element init_txn_ff2_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:347]
WARNING: [Synth 8-6014] Unused sequential element resets_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:385]
WARNING: [Synth 8-6014] Unused sequential element accepting_reads_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:387]
WARNING: [Synth 8-6014] Unused sequential element accepting_writes_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:387]
WARNING: [Synth 8-6014] Unused sequential element icount_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:389]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:481]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:683]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:708]
WARNING: [Synth 8-6014] Unused sequential element write_burst_counter_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:753]
WARNING: [Synth 8-6014] Unused sequential element read_burst_counter_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:773]
WARNING: [Synth 8-6014] Unused sequential element writes_done_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:835]
WARNING: [Synth 8-6014] Unused sequential element reads_done_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/MAXI_ip.v:870]
WARNING: [Synth 8-4767] Trying to implement RAM 'FIFOout_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "FIFOout_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element hit_count_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:259]
WARNING: [Synth 8-6014] Unused sequential element access_count_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:259]
WARNING: [Synth 8-6014] Unused sequential element hit_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:270]
WARNING: [Synth 8-6014] Unused sequential element miss_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:270]
WARNING: [Synth 8-6014] Unused sequential element zero_found_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:270]
WARNING: [Synth 8-6014] Unused sequential element found_candidate_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:286]
WARNING: [Synth 8-6014] Unused sequential element read_once_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:647]
WARNING: [Synth 8-6014] Unused sequential element hit_count_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:649]
WARNING: [Synth 8-6014] Unused sequential element access_count_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:649]
WARNING: [Synth 8-6014] Unused sequential element last_set_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:659]
WARNING: [Synth 8-6014] Unused sequential element hit_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:664]
WARNING: [Synth 8-6014] Unused sequential element miss_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:664]
WARNING: [Synth 8-6014] Unused sequential element zero_found_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:664]
WARNING: [Synth 8-6014] Unused sequential element found_candidate_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:679]
WARNING: [Synth 8-6014] Unused sequential element product_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:225]
WARNING: [Synth 8-6014] Unused sequential element reg_pend_v_reg[0] was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:465]
WARNING: [Synth 8-3848] Net c3_out_rd in module/entity Core does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:448]
WARNING: [Synth 8-3848] Net c3_out_v in module/entity Core does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:448]
WARNING: [Synth 8-3848] Net c3_out_rd1 in module/entity Core does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:447]
WARNING: [Synth 8-3848] Net c3_out_rd2 in module/entity Core does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:447]
WARNING: [Synth 8-3848] Net addrC in module/entity System does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:76]
WARNING: [Synth 8-3848] Net doutC in module/entity System does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:78]
WARNING: [Synth 8-3848] Net flush_l2 in module/entity System does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:84]
WARNING: [Synth 8-3848] Net doutB in module/entity System does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/system.v:61]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:254]
WARNING: [Synth 8-6014] Unused sequential element axi_awlen_cntr_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:302]
WARNING: [Synth 8-6014] Unused sequential element axi_awburst_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:303]
WARNING: [Synth 8-6014] Unused sequential element axi_awlen_reg was removed.  [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:252]
WARNING: [Synth 8-3848] Net axi_buser in module/entity SAXI_ip does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:185]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity SAXI_ip does not have driver. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:192]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:337]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1357]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1358]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1359]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1360]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.207 ; gain = 1074.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2540.207 ; gain = 1074.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2540.207 ; gain = 1074.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.683 . Memory (MB): peak = 2540.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/nru/nru.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/nru/nru.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/nru/nru.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2749.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 2749.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2749.055 ; gain = 1283.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
WARNING: [Synth 8-6702] IncrSynth : Over 50% of partitions are impacted by design changes. Reverting to default synthesis
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
design_1__GC0MAXI_ip__GB1---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2749.055 ; gain = 1283.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_27_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_27_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_27_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_30_decerr_slave'
WARNING: [Synth 8-327] inferring latch for variable 'tag_real_reg' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:177]
WARNING: [Synth 8-327] inferring latch for variable 'set_real_reg' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:177]
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DL2cache:/genblk1[0].way_reg[0][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DL2cache:/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DL2cache:/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DL2cache:/genblk1[3].way_reg[3][0]"
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:871]
WARNING: [Synth 8-327] inferring latch for variable 'set_real_reg' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:553]
WARNING: [Synth 8-327] inferring latch for variable 'tag_real_reg' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/caches.v:553]
WARNING: [Synth 8-327] inferring latch for variable 'axi_rdata_reg' [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/SAXI_ip.v:245]
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_27_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_27_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               R_PENDING |                              010 |                              001
                R_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_27_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 2749.055 ; gain = 1283.305
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   30 Bit       Adders := 1     
	   3 Input   28 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 24    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 58    
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 78    
+---Registers : 
	              512 Bit    Registers := 4     
	              256 Bit    Registers := 13    
	              145 Bit    Registers := 2     
	              139 Bit    Registers := 6     
	              132 Bit    Registers := 2     
	              128 Bit    Registers := 134   
	               85 Bit    Registers := 2     
	               78 Bit    Registers := 2     
	               77 Bit    Registers := 2     
	               70 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 171   
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 4     
	               28 Bit    Registers := 9     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 130   
	               18 Bit    Registers := 11    
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 137   
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 67    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 60    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 153   
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 335   
	                1 Bit    Registers := 373   
+---RAMs : 
	             512K Bit	(1024 X 512 bit)          RAMs := 4     
	              16K Bit	(64 X 256 bit)          RAMs := 1     
	               8K Bit	(32 X 256 bit)          RAMs := 4     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 5     
	   4 Input  512 Bit        Muxes := 3     
	   2 Input  256 Bit        Muxes := 55    
	   4 Input  256 Bit        Muxes := 8     
	   7 Input  256 Bit        Muxes := 1     
	   4 Input  248 Bit        Muxes := 1     
	   4 Input  240 Bit        Muxes := 1     
	   4 Input  232 Bit        Muxes := 1     
	   4 Input  224 Bit        Muxes := 1     
	   4 Input  216 Bit        Muxes := 1     
	   4 Input  208 Bit        Muxes := 1     
	   4 Input  200 Bit        Muxes := 1     
	   4 Input  192 Bit        Muxes := 1     
	   4 Input  184 Bit        Muxes := 1     
	   4 Input  176 Bit        Muxes := 1     
	   4 Input  168 Bit        Muxes := 1     
	   4 Input  160 Bit        Muxes := 1     
	   4 Input  152 Bit        Muxes := 1     
	   2 Input  145 Bit        Muxes := 2     
	   4 Input  144 Bit        Muxes := 1     
	   2 Input  139 Bit        Muxes := 6     
	   4 Input  136 Bit        Muxes := 1     
	   2 Input  132 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 289   
	   4 Input  128 Bit        Muxes := 1     
	   4 Input  120 Bit        Muxes := 1     
	   4 Input  112 Bit        Muxes := 1     
	   4 Input  104 Bit        Muxes := 1     
	   4 Input   96 Bit        Muxes := 1     
	   4 Input   88 Bit        Muxes := 1     
	   4 Input   80 Bit        Muxes := 1     
	   4 Input   72 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 2     
	   4 Input   56 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 2     
	   4 Input   48 Bit        Muxes := 1     
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 6     
	   2 Input   37 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 628   
	   4 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 15    
	   7 Input   30 Bit        Muxes := 1     
	   4 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 6     
	   4 Input   28 Bit        Muxes := 1     
	   8 Input   28 Bit        Muxes := 2     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   21 Bit        Muxes := 4     
	   4 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 5     
	   4 Input   20 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 5     
	   4 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 151   
	   4 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 29    
	   4 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 910   
	   8 Input    4 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 5     
	  16 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8916  
	   5 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2516  
	   5 Input    1 Bit        Muxes := 129   
	  12 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 131   
	   6 Input    1 Bit        Muxes := 31    
	   4 Input    1 Bit        Muxes := 32    
	   3 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design MAXI_ip__GB3 has port sel0[1] driven by constant 0
WARNING: [Synth 8-3917] design MAXI_ip__GB3 has port sel0[0] driven by constant 0
WARNING: [Synth 8-3917] design MAXI_ip__GB3 has port O92[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\en_pending_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addrB_reg[4] )
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DL2cache__GB0/genblk1[3].way_reg[3][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DL2cache__GB0/genblk1[2].way_reg[2][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "DL2cache__GB0/genblk1[1].way_reg[1][0]"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\en_pending_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addrB_reg[10] )
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][31]' (FD) to 'reg_file_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][0]' (FD) to 'reg_file_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][1]' (FD) to 'reg_file_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][2]' (FD) to 'reg_file_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][3]' (FD) to 'reg_file_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][4]' (FD) to 'reg_file_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][5]' (FD) to 'reg_file_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][6]' (FD) to 'reg_file_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][7]' (FD) to 'reg_file_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][8]' (FD) to 'reg_file_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][9]' (FD) to 'reg_file_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][10]' (FD) to 'reg_file_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][11]' (FD) to 'reg_file_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][12]' (FD) to 'reg_file_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][13]' (FD) to 'reg_file_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][14]' (FD) to 'reg_file_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][15]' (FD) to 'reg_file_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][16]' (FD) to 'reg_file_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][17]' (FD) to 'reg_file_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][18]' (FD) to 'reg_file_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][19]' (FD) to 'reg_file_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][20]' (FD) to 'reg_file_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][21]' (FD) to 'reg_file_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][22]' (FD) to 'reg_file_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][23]' (FD) to 'reg_file_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][24]' (FD) to 'reg_file_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][25]' (FD) to 'reg_file_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][26]' (FD) to 'reg_file_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][27]' (FD) to 'reg_file_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][28]' (FD) to 'reg_file_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'reg_file_reg[0][29]' (FD) to 'reg_file_reg[0][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_file_reg[0][30] )
INFO: [Synth 8-3886] merging instance 'weB_reg[4]' (FDR) to 'weB_reg[5]'
INFO: [Synth 8-3886] merging instance 'weB_reg[5]' (FDR) to 'weB_reg[6]'
INFO: [Synth 8-3886] merging instance 'weB_reg[6]' (FDR) to 'weB_reg[7]'
INFO: [Synth 8-3886] merging instance 'weB_reg[7]' (FDR) to 'weB_reg[8]'
INFO: [Synth 8-3886] merging instance 'weB_reg[8]' (FDR) to 'weB_reg[9]'
INFO: [Synth 8-3886] merging instance 'weB_reg[9]' (FDR) to 'weB_reg[10]'
INFO: [Synth 8-3886] merging instance 'weB_reg[10]' (FDR) to 'weB_reg[11]'
INFO: [Synth 8-3886] merging instance 'weB_reg[11]' (FDR) to 'weB_reg[12]'
INFO: [Synth 8-3886] merging instance 'weB_reg[12]' (FDR) to 'weB_reg[13]'
INFO: [Synth 8-3886] merging instance 'weB_reg[13]' (FDR) to 'weB_reg[14]'
INFO: [Synth 8-3886] merging instance 'weB_reg[14]' (FDR) to 'weB_reg[15]'
INFO: [Synth 8-3886] merging instance 'weB_reg[15]' (FDR) to 'weB_reg[16]'
INFO: [Synth 8-3886] merging instance 'weB_reg[16]' (FDR) to 'weB_reg[17]'
INFO: [Synth 8-3886] merging instance 'weB_reg[17]' (FDR) to 'weB_reg[18]'
INFO: [Synth 8-3886] merging instance 'weB_reg[18]' (FDR) to 'weB_reg[19]'
INFO: [Synth 8-3886] merging instance 'weB_reg[19]' (FDR) to 'weB_reg[20]'
INFO: [Synth 8-3886] merging instance 'weB_reg[20]' (FDR) to 'weB_reg[21]'
INFO: [Synth 8-3886] merging instance 'weB_reg[21]' (FDR) to 'weB_reg[22]'
INFO: [Synth 8-3886] merging instance 'weB_reg[22]' (FDR) to 'weB_reg[23]'
INFO: [Synth 8-3886] merging instance 'weB_reg[23]' (FDR) to 'weB_reg[24]'
INFO: [Synth 8-3886] merging instance 'weB_reg[24]' (FDR) to 'weB_reg[25]'
INFO: [Synth 8-3886] merging instance 'weB_reg[25]' (FDR) to 'weB_reg[26]'
INFO: [Synth 8-3886] merging instance 'weB_reg[26]' (FDR) to 'weB_reg[27]'
INFO: [Synth 8-3886] merging instance 'weB_reg[27]' (FDR) to 'weB_reg[28]'
INFO: [Synth 8-3886] merging instance 'weB_reg[28]' (FDR) to 'weB_reg[29]'
INFO: [Synth 8-3886] merging instance 'weB_reg[29]' (FDR) to 'weB_reg[30]'
INFO: [Synth 8-3886] merging instance 'weB_reg[30]' (FDR) to 'weB_reg[31]'
INFO: [Synth 8-3886] merging instance 'addrB_reg[0]' (FDRE) to 'addrB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addrB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_pend_reg[0] )
WARNING: [Synth 8-3936] Found unconnected internal register 'data2s_reg' and it is trimmed from '64' to '32' bits. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:200]
WARNING: [Synth 8-3936] Found unconnected internal register 'data1s_reg' and it is trimmed from '64' to '32' bits. [E:/nru/nru.srcs/sources_1/imports/FPGA_Implementation_AXI_peripheral/cpu.v:199]
DSP Report: Generating DSP result0, operation Mode is: A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: register result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
INFO: [Synth 8-3886] merging instance 'c1_merg/valid_sr_reg[0]' (FDR) to 'c1_merg/next_source_v_reg'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][32]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][33]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][34]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][35]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][36]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][37]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][38]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][39]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][40]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][41]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][42]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][43]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][44]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][45]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][46]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][47]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][48]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][49]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][50]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][51]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][52]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][53]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][54]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][55]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][56]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][57]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][58]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][59]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][60]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][61]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][62]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][63]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][64]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][65]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][66]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][67]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][68]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][69]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][70]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Synth 8-3886] merging instance 'reg_file_v_reg[0][71]' (FD) to 'reg_file_v_reg[0][255]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_file_v_reg[0][31] )
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.arbiter_resp_inst/last_rr_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_single_thread.active_target_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.arbiter_resp_inst/last_rr_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_single_thread.active_target_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.m_mesg_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_arbiter.m_mesg_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.arbiter_resp_inst/chosen_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.arbiter_resp_inst/chosen_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[0].reg_slice_mi /\b.b_pipe/m_payload_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[2].reg_slice_mi /\b.b_pipe/m_payload_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[1].reg_slice_mi /\b.b_pipe/m_payload_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[2].reg_slice_mi /\b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.wdata_router_w /\wrouter_aw_fifo/storage_data1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREGION_Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREGION_Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst /i_0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst /\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/AUX_LPF[1].asr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/lpf_asr_reg )
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module design_1_s01_mmu_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_read.r_state_reg[0]) is unused and will be removed from module design_1_s01_mmu_0.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_wdata_router__1.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:09 . Memory (MB): peak = 2749.055 ; gain = 1283.305
---------------------------------------------------------------------------------
 Sort Area is Core__GB5 result0_0 : 0 0 : 2737 10834 : Used 1 time 0
 Sort Area is Core__GB5 result0_0 : 0 1 : 2746 10834 : Used 1 time 0
 Sort Area is Core__GB5 result0_0 : 0 2 : 2748 10834 : Used 1 time 0
 Sort Area is Core__GB5 result0_0 : 0 3 : 2603 10834 : Used 1 time 0
 Sort Area is Core__GB5 result0_5 : 0 0 : 2737 8160 : Used 1 time 0
 Sort Area is Core__GB5 result0_5 : 0 1 : 2748 8160 : Used 1 time 0
 Sort Area is Core__GB5 result0_5 : 0 2 : 1336 8160 : Used 1 time 0
 Sort Area is Core__GB5 result0_5 : 0 3 : 1339 8160 : Used 1 time 0
 Sort Area is Core__GB5 result0_8 : 0 0 : 2737 4810 : Used 1 time 0
 Sort Area is Core__GB5 result0_8 : 0 1 : 2073 4810 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|Module Name   | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights               | 
+--------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|DL1cache__GB0 | genblk1[3].way_reg[3][0] | 32 x 256(READ_FIRST)   | W |   | 32 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                               | 
|DL1cache__GB0 | genblk1[2].way_reg[2][0] | 32 x 256(READ_FIRST)   | W |   | 32 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                               | 
|DL1cache__GB0 | genblk1[1].way_reg[1][0] | 32 x 256(READ_FIRST)   | W |   | 32 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                               | 
|DL1cache__GB0 | genblk1[0].way_reg[0][0] | 32 x 256(READ_FIRST)   | W |   | 32 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                               | 
|DL2cache__GB0 | genblk1[3].way_reg[3][0] | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|DL2cache__GB0 | genblk1[2].way_reg[2][0] | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|DL2cache__GB0 | genblk1[1].way_reg[1][0] | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|DL2cache__GB0 | genblk1[0].way_reg[0][0] | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
+--------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                                   | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives      | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|design_1_i/SAXI_ip_0/\inst/c0/il1                                                                                                                                             | mem_reg                                                                       | Implied        | 64 x 256             | RAM64X1S x 256  | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3    | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3    | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALUintM     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | PCIN+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | (PCIN>>17)+A2*B2 | 13     | 13     | -      | -      | 13     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | PCIN+A2*B2       | 13     | 13     | -      | -      | 13     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALUintM     | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 3937.031 ; gain = 2471.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_read.r_state_reg[2]) is unused and will be removed from module design_1_s01_mmu_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_read.r_state_reg[1]) is unused and will be removed from module design_1_s01_mmu_0.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:05 . Memory (MB): peak = 4378.262 ; gain = 2912.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|Module Name   | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights               | 
+--------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+
|DL2cache__GB0 | genblk1[3].way_reg[3][0] | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|DL2cache__GB0 | genblk1[2].way_reg[2][0] | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|DL2cache__GB0 | genblk1[1].way_reg[1][0] | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|DL2cache__GB0 | genblk1[0].way_reg[0][0] | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
+--------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                   | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1  | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/c0i_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:03:22 . Memory (MB): peak = 4391.660 ; gain = 2925.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/c0/dc2/dl2u/set_real_reg[4]) is unused and will be removed from module design_1_SAXI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/c0/dc2/dl2u/set_real_reg[3]) is unused and will be removed from module design_1_SAXI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/c0/dc2/dl2u/set_real_reg[2]) is unused and will be removed from module design_1_SAXI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/c0/dc2/dl2u/set_real_reg[1]) is unused and will be removed from module design_1_SAXI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/c0/dc2/dl2u/set_real_reg[0]) is unused and will be removed from module design_1_SAXI_ip_0_0.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/nru/nru.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:02 ; elapsed = 00:03:27 . Memory (MB): peak = 4391.660 ; gain = 2925.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:02 ; elapsed = 00:03:27 . Memory (MB): peak = 4391.660 ; gain = 2925.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:04 ; elapsed = 00:03:29 . Memory (MB): peak = 4391.660 ; gain = 2925.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:04 ; elapsed = 00:03:29 . Memory (MB): peak = 4391.660 ; gain = 2925.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:31 . Memory (MB): peak = 4391.660 ; gain = 2925.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:31 . Memory (MB): peak = 4391.660 ; gain = 2925.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31]                  | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31]                  | 35     | 35         | 0      | 35      | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__3     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |BUFG_PS  |     1|
|3     |CARRY8   |    22|
|4     |LUT1     |   362|
|5     |LUT2     |   739|
|6     |LUT3     |  9880|
|7     |LUT4     |   929|
|8     |LUT5     |  1137|
|9     |LUT6     |  7676|
|10    |MUXF7    |  2405|
|11    |MUXF8    |  1073|
|12    |PS8      |     1|
|13    |RAM32M   |     1|
|14    |RAM32M16 |     4|
|15    |RAM32X1D |     2|
|16    |RAMB18E2 |     4|
|17    |RAMB36E2 |    56|
|18    |SRL16    |     1|
|19    |SRLC32E  |   104|
|20    |FDCE     |    69|
|21    |FDPE     |    33|
|22    |FDR      |     4|
|23    |FDRE     | 22477|
|24    |FDSE     |   457|
|25    |LD       |    32|
|26    |LDC      |   300|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:31 . Memory (MB): peak = 4391.660 ; gain = 2925.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2106 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:40 ; elapsed = 00:03:21 . Memory (MB): peak = 4391.660 ; gain = 2717.062
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:32 . Memory (MB): peak = 4391.660 ; gain = 2925.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 4396.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4415.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 346 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FDR => FDRE: 4 instances
  LD => LDCE: 32 instances
  LDC => LDCE: 300 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRL16 => SRL16E: 1 instance 

系统找不到指定的路径。
Synth Design complete | Checksum: 8f7a8a67
INFO: [Common 17-83] Releasing license: Synthesis
672 Infos, 626 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:03:42 . Memory (MB): peak = 4415.988 ; gain = 3872.395
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4415.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/nru/nru.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4415.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 15:25:57 2025...
