0x40000000 A PERIPHERAL SYSTEM_CTRL
0x40000000 B  REGISTER DIE_ID (ro): DIE_ID register
0x40000000 C   FIELD 00w04 REVISION (ro): Cut revision (metal fix)
0x40000000 C   FIELD 04w04 VERSION (ro): Cut version
0x40000000 C   FIELD 08w04 PRODUCT (ro): Product version. May be used to discriminate several version of a same digital BLE LPH device embedding different analog versions
0x40000004 B  REGISTER JTAG_ID (ro): JTAG_ID register
0x40000004 C   FIELD 01w11 MANUF_ID (ro): Manufacturer ID
0x40000004 C   FIELD 12w16 PART_NUMBER (ro): Part number
0x40000004 C   FIELD 28w04 VERSION_NUMBER (ro): Version
0x40000008 B  REGISTER I2C_FMP_CTRL (rw): I2C_FMP_CTRL register
0x40000008 C   FIELD 00w01 I2C1_PA0_FMP (rw): I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PA0 I/O. 0: PA0 pin operated in standard mode. 1: FM+ mode is enabled on PA0 pin, and speed control is bypassed
0x40000008 C   FIELD 01w01 I2C1_PA1_FMP (rw): I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PA1 I/O. 0: PA1 pin operated in standard mode. 1: FM+ mode is enabled on PA1 pin, and speed control is bypassed
0x40000008 C   FIELD 02w01 I2C1_PB6_FMP (rw): I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PB6 I/O. 0: PB6 pin operated in standard mode. 1: FM+ mode is enabled on PB6 pin, and speed control is bypassed.
0x40000008 C   FIELD 03w01 I2C1_PB7_FMP (rw): I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PB7 I/O. 0: PB7 pin operated in standard mode. 1: FM+ mode is enabled on PB7 pin, and speed control is bypassed
0x40000008 C   FIELD 04w01 I2C1_PB10_FMP (rw): I2C1_PB10_FMP: I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PB10 I/O. 0: PB10 pin operated in standard mode. 1: FM+ mode is enabled on PB10 pin, and speed control is bypassed.
0x40000008 C   FIELD 05w01 I2C1_PB11_FMP (rw): I2C1_PB11_FMP: I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PB11 I/O. 0: PB11 pin operated in standard mode. 1: FM+ mode is enabled on PB11 pin, and speed control is bypassed
0x40000008 C   FIELD 06w01 I2C2_PA6_FMP (rw): I2C2_PA6_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PA6 I/O. 0: PA6 pin operated in standard mode. 1: FM+ mode is enabled on PA6 pin, and speed control is bypassed.
0x40000008 C   FIELD 07w01 I2C2_PA7_FMP (rw): I2C2_PA7_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SDA on PA7 I/O. 0: PA7 pin operated in standard mode. 1: FM+ mode is enabled on PA7 pin, and speed control is bypassed
0x40000008 C   FIELD 08w01 I2C2_PA13_FMP (rw): I2C2_PA13_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PA13 I/O. 0: PA13 pin operated in standard mode. 1: FM+ mode is enabled on PA13 pin, and speed control is bypassed.
0x40000008 C   FIELD 09w01 I2C2_PA14_FMP (rw): I2C2_PA14_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SDA on PA14 I/O. 0: PA14 pin operated in standard mode. 1: FM+ mode is enabled on PA14 pin, and speed control is bypassed.
0x4000000C B  REGISTER IO_DTR (rw): IO_DTR register
0x4000000C C   FIELD 00w01 PA0_DT (rw): PA0_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 01w01 PA1_DT (rw): PA1_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 02w01 PA2_DT (rw): PA2_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 03w01 PA3_DT (rw): PA3_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 04w01 PA4_DT (rw): PA4_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 05w01 PA5_DT (rw): PA5_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 06w01 PA6_DT (rw): PA6_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 07w01 PA7_DT (rw): PA7_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 08w01 PA8_DT (rw): PA8_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 09w01 PA9_DT (rw): PA9_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 10w01 PA10_DT (rw): PA10_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 11w01 PA11_DT (rw): PA11_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 12w01 PA12_DT (rw): PA12_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 13w01 PA13_DT (rw): PA13_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 14w01 PA14_DT (rw): PA14_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 15w01 PA15_DT (rw): PA15_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 16w01 PB0_DT (rw): PB0_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 17w01 PB1_DT (rw): PB1_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 18w01 PB2_DT (rw): PB2_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 19w01 PB3_DT (rw): PB3_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 20w01 PB4_DT (rw): PB4_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 21w01 PB5_DT (rw): PB5_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 22w01 PB6_DT (rw): PB6_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 23w01 PB7_DT (rw): PB7_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 24w01 PB8_DT (rw): PB8_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 25w01 PB9_DT (rw): PB9_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 26w01 PB10_DT (rw): PB10_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 27w01 PB11_DT (rw): PB11_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 28w01 PB12_DT (rw): PB12_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 29w01 PB13_DT (rw): PB13_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 30w01 PB14_DT (rw): PB14_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x4000000C C   FIELD 31w01 PB15_DT (rw): PB15_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
0x40000010 B  REGISTER IO_IBER (rw): IO_IBER register
0x40000010 C   FIELD 00w01 PA0_IBE (rw): PA0_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 01w01 PA1_IBE (rw): PA1_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 02w01 PA2_IBE (rw): PA2_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 03w01 PA3_IBE (rw): PA3_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 04w01 PA4_IBE (rw): PA4_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 05w01 PA5_IBE (rw): PA5_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 06w01 PA6_IBE (rw): PA6_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 07w01 PA7_IBE (rw): PA7_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 08w01 PA8_IBE (rw): PA8_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 09w01 PA9_IBE (rw): PA9_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 10w01 PA10_IBE (rw): PA10_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 11w01 PA11_IBE (rw): PA11_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 12w01 PA12_IBE (rw): PA12_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 13w01 PA13_IBE (rw): PA13_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 14w01 PA14_IBE (rw): PA14_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 15w01 PA15_IBE (rw): PA15_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
0x40000010 C   FIELD 16w01 PB0_IBE (rw): PB0_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 17w01 PB1_IBE (rw): PB1_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 18w01 PB2_IBE (rw): PB2_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 19w01 PB3_IBE (rw): PB3_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 20w01 PB4_IBE (rw): PB4_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 21w01 PB5_IBE (rw): PB5_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 22w01 PB6_IBE (rw): PB6_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 23w01 PB7_IBE (rw): PB7_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 24w01 PB8_IBE (rw): PB8_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 25w01 PB9_IBE (rw): PB9_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 26w01 PB10_IBE (rw): PB10_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 27w01 PB11_IBE (rw): PB11_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 28w01 PB12_IBE (rw): PB12_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 29w01 PB13_IBE (rw): PB13_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 30w01 PB14_IBE (rw): PB14_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000010 C   FIELD 31w01 PB15_IBE (rw): PB15_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
0x40000014 B  REGISTER IO_IEVR (rw): IO_IEVR register
0x40000014 C   FIELD 00w01 PA0_IEV (rw): PA0_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 01w01 PA1_IEV (rw): PA1_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 02w01 PA2_IEV (rw): PA2_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 03w01 PA3_IEV (rw): PA3_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 04w01 PA4_IEV (rw): PA4_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 05w01 PA5_IEV (rw): PA5_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 06w01 PA6_IEV (rw): PA6_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 07w01 PA7_IEV (rw): PA7_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 08w01 PA8_IEV (rw): PA8_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 09w01 PA9_IEV (rw): PA9_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 10w01 PA10_IEV (rw): PA10_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 11w01 PA11_IEV (rw): PA11_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 12w01 PA12_IEV (rw): PA12_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 13w01 PA13_IEV (rw): PA13_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 14w01 PA14_IEV (rw): PA14_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 15w01 PA15_IEV (rw): PA15_IEV : Interrupt polarity event for Port A I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 16w01 PB0_IEV (rw): PB0_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 17w01 PB1_IEV (rw): PB1_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 18w01 PB2_IEV (rw): PB2_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 19w01 PB3_IEV (rw): PB3_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 20w01 PB4_IEV (rw): PB4_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 21w01 PB5_IEV (rw): PB5_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 22w01 PB6_IEV (rw): PB6_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 23w01 PB7_IEV (rw): PB7_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 24w01 PB8_IEV (rw): PB8_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 25w01 PB9_IEV (rw): PB9_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 26w01 PB10_IEV (rw): PB10_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 27w01 PB11_IEV (rw): PB11_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 28w01 PB12_IEV (rw): PB12_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 29w01 PB13_IEV (rw): PB13_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 30w01 PB14_IEV (rw): PB14_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000014 C   FIELD 31w01 PB15_IEV (rw): PB15_IEV : Interrupt polarity event for Port B I/Os. 0: falling edge / low level. 1: rising edge / high level.
0x40000018 B  REGISTER IO_IER (rw): IO_IER register
0x40000018 C   FIELD 00w01 PA0_IE (rw): PA0_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 01w01 PA1_IE (rw): PA1_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 02w01 PA2_IE (rw): PA2_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 03w01 PA3_IE (rw): PA3_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 04w01 PA4_IE (rw): PA4_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 05w01 PA5_IE (rw): PA5_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 06w01 PA6_IE (rw): PA6_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 07w01 PA7_IE (rw): PA7_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 08w01 PA8_IE (rw): PA8_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 09w01 PA9_IE (rw): PA9_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 10w01 PA10_IE (rw): PA10_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 11w01 PA11_IE (rw): PA11_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 12w01 PA12_IE (rw): PA12_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 13w01 PA13_IE (rw): PA13_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 14w01 PA14_IE (rw): PA14_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 15w01 PA15_IE (rw): PA15_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 16w01 PB0_IE (rw): PB0_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 17w01 PB1_IE (rw): PB1_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 18w01 PB2_IE (rw): PB2_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 19w01 PB3_IE (rw): PB3_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 20w01 PB4_IE (rw): PB4_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 21w01 PB5_IE (rw): PB5_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 22w01 PB6_IE (rw): PB6_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 23w01 PB7_IE (rw): PB7_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 24w01 PB8_IE (rw): PB8_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 25w01 PB9_IE (rw): PB9_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 26w01 PB10_IE (rw): PB10_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 27w01 PB11_IE (rw): PB11_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 28w01 PB12_IE (rw): PB12_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 29w01 PB13_IE (rw): PB13_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 30w01 PB14_IE (rw): PB14_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x40000018 C   FIELD 31w01 PB15_IE (rw): PB15_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
0x4000001C B  REGISTER IO_ISCR (rw): IO_ISCR register
0x4000001C C   FIELD 00w01 PA0_ISC (rw): PA0_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 01w01 PA1_ISC (rw): PA1_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 02w01 PA2_ISC (rw): PA2_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 03w01 PA3_ISC (rw): PA3_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 04w01 PA4_ISC (rw): PA4_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 05w01 PA5_ISC (rw): PA5_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 06w01 PA6_ISC (rw): PA6_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 07w01 PA7_ISC (rw): PA7_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 08w01 PA8_ISC (rw): PA8_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 09w01 PA9_ISC (rw): PA9_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 10w01 PA10_ISC (rw): PA10_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 11w01 PA11_ISC (rw): PA11_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 12w01 PA12_ISC (rw): PA12_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 13w01 PA13_ISC (rw): PA13_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 14w01 PA14_ISC (rw): PA14_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 15w01 PA15_ISC (rw): PA15_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 16w01 PB0_ISC (rw): PB0_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 17w01 PB1_ISC (rw): PB1_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 18w01 PB2_ISC (rw): PB2_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 19w01 PB3_ISC (rw): PB3_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 20w01 PB4_ISC (rw): PB4_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 21w01 PB5_ISC (rw): PB5_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 22w01 PB6_ISC (rw): PB6_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 23w01 PB7_ISC (rw): PB7_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 24w01 PB8_ISC (rw): PB8_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 25w01 PB9_ISC (rw): PB9_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 26w01 PB10_ISC (rw): PB10_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 27w01 PB11_ISC (rw): PB11_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 28w01 PB12_ISC (rw): PB12_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 29w01 PB13_ISC (rw): PB13_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 30w01 PB14_ISC (rw): PB14_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x4000001C C   FIELD 31w01 PB15_ISC (rw): PB15_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x40000020 B  REGISTER PWRC_IER (rw): PWRC_IER register
0x40000020 C   FIELD 00w01 BORH_IE (rw): BORH_IE: BORH interrupt enable. 0: BORH interrupt is disabled. 1: BORH interrupt is enabled.
0x40000020 C   FIELD 01w01 PVD_IE (rw): PVD_IE: Programmable Voltage Detector interrupt enable. 0: PVD interrupt is disabled. 1: PVD interrupt is enabled.
0x40000020 C   FIELD 02w01 WKUP_IE (rw): WKUP_IE: Power Controller Wakeup event interrupt enable. 0: Interrupt on wakeup event seen by the PWRC is disabled. 1: Interrupt on wakeup event seen by the PWRC is enabled.
0x40000024 B  REGISTER PWRC_ISCR (rw): PWRC_ISCR register
0x40000024 C   FIELD 00w01 BORH_ISC (rw): BORH_ISC: BORH interrupt status. 0: no pending interrupt. 1: voltage went under BORH threshold / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x40000024 C   FIELD 01w01 PVD_ISC (rw): PVD_ISC: Programmable Voltage Detector status. 0: no pending interrupt. 1: voltage went under programmed threshold / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
0x40000024 C   FIELD 02w01 WKUP_ISC (rw): WKUP_ISC: Indicates the Power Controller receives a Wakeup event. 0: no pending interrupt. 1: Wakeup event on PWRC occurred / interrupt occurred (if enabled). Cleared by writing 1 in the bit. This flag will be read at 1 if a wakeup event arrives so close to the low power mode entry requests that the PWRC aborts before shutting down the system.
0x40000028 B  REGISTER GPIO_SWA_CTRL (rw): GPIO_SWA_CTRL register
0x40000028 C   FIELD 00w01 ATB1_nPVD (rw): ATB1_nPVD: select the analog feature on PB14 between ATB1 and PVD when the PB14 I/O is programmed in analog mode (in the associated GPIO_MODER register): 0: PVD external voltage feature is selected (default). 1: ATB1 feature is selected
0x4000002C B  REGISTER INTAI_DTR (rw): INTAI_DTR register
0x4000002C C   FIELD 00w01 TX_DT (rw): TX_DT: detection type on TX_SEQUENCE signal: 0: detection on edge (default). 1: detection on level
0x4000002C C   FIELD 01w01 RX_DT (rw): RX_DT: detection type on RX_SEQUENCE signal: 0: detection on edge (default). 1: detection on level
0x4000002C C   FIELD 04w01 COMP_DT (rw): COMP_DT: detection type on COMP_OUT (after COMP_POL selection) signal: 0: detection on edge (default). 1: detection on level
0x4000002C C   FIELD 05w01 RFIP_BUSY_STATUS_DT (rw): RFIP_BUSY_STATUS_DT: detection type on RFIP_BUSY_STATUS signal: 0: detection on edge (default). 1: detection on level
0x40000030 B  REGISTER INTAI_IBER (rw): INTAI_IBER register
0x40000030 C   FIELD 00w01 TX_IBE (rw): TX_IBE: interrupt edge register on TX_SEQUENCE signal: 0: detection on single edge (default). 1: detection on both edges
0x40000030 C   FIELD 01w01 RX_IBE (rw): RX_IBE: interrupt edge register on RX_SEQUENCE signal: 0: detection on single edge (default). 1: detection on both edges
0x40000030 C   FIELD 04w01 COMP_IBE (rw): COMP_IBE: interrupt edge register on COMP_OUT signal: 0: detection on single edge (default). 1: detection on both edges
0x40000030 C   FIELD 05w01 RFIP_BUSY_STATUS_IBE (rw): RFIP_BUSY_STATUS_IBE: interrupt edge register on RFIP_BUSY_STATUS signal: 0: detection on single edge (default). 1: detection on both edges
0x40000034 B  REGISTER INTAI_IEVR (rw): INTAI_IEVR register
0x40000034 C   FIELD 00w01 TX_IEV (rw): TX_IEV: interrupt polarity event on TX_SEQUENCE signal: 0: detection on falling edge / low level (default). 1: detection on rising edge / high level
0x40000034 C   FIELD 01w01 RX_IEV (rw): RX_IEV: interrupt polarity event on RX_SEQUENCE signal: 0: detection on falling edge / low level (default). 1: detection on rising edge / high level
0x40000034 C   FIELD 04w01 COMP_IEV (rw): COMP_IEV: interrupt polarity event on COMP_OUT signal: 0: detection on falling edge / low level (default). 1: detection on rising edge / high level
0x40000034 C   FIELD 05w01 RFIP_BUSY_STATUS_IEV (rw): RFIP_BUSY_STATUS_IEV: interrupt polarity event on RFIP_BUSY_STATUS signal: 0: detection on falling edge / low level (default). 1: detection on rising edge / high level
0x40000038 B  REGISTER INTAI_IER (rw): INTAI_IER register
0x40000038 C   FIELD 00w01 TX_IE (rw): TX_IE: interrupt enable on TX_SEQUENCE signal: 0: TX_SEQUENCE interrupt is disabled (default). 1: TX_SEQUENCE interrupt is enabled
0x40000038 C   FIELD 01w01 RX_IE (rw): RX_IE: interrupt enable on RX_SEQUENCE signal: 0: RX_SEQUENCE interrupt is disabled (default). 1: RX_SEQUENCE interrupt is enabled
0x40000038 C   FIELD 04w01 COMP_IE (rw): COMP_IE: interrupt enable on COMP_OUT signal: 0: COMP_OUT interrupt is disabled (default). 1: COMP_OUT interrupt is enabled
0x40000038 C   FIELD 05w01 RFIP_BUSY_STATUS_IE (rw): RFIP_BUSY_STATUS_IE: interrupt enable on RFIP_BUSY_STATUS signal: 0: RFIP_BUSY_STATUS interrupt is disabled (default). 1: RFIP_BUSY_STATUS interrupt is enabled
0x4000003C B  REGISTER INTAI_ISCR (rw): INTAI_ISCR register
0x4000003C C   FIELD 00w01 TX_ISC (rw): TX_ISC:interrupt status on TX_SEQUENCE signal (can be a rising or a falling edge depending on BLERXTX_IEVR and BLERXTX_IBER): 0: no activity on TX_SEQUENCE detected. 1: activity on TX_SEQUENCE occurred
0x4000003C C   FIELD 01w01 RX_ISC (rw): RX_ISC: interrupt status on RX_SEQUENCE signal (can be a rising or a falling edge depending on BLERXTX_IEVR and BLERXTX_IBER): 0: no activity on RX_SEQUENCE detected. 1: activity on RX_SEQUENCE occurred
0x4000003C C   FIELD 02w01 TX_ISEDGE (ro): TX_ISEDGE: interrupt edge status on TX_SEQUENCE signal: 0: falling edge on TX_SEQUENCE detected. 1: rising edge on TX_SEQUENCE detected.
0x4000003C C   FIELD 03w01 RX_ISEDGE (ro): RX_ISEDGE: interrupt edge status on RX_SEQUENCE signal: 0: falling edge on RX_SEQUENCE detected. 1: rising edge on RX_SEQUENCE detected.
0x4000003C C   FIELD 04w01 COMP_ISC (rw): COMP_ISC: interrupt status on COMP_OUT (can be a rising or a falling edge depending on INTAI_IEVR and INTAI_IBER): 0: no activity on COMP_OUT detected. 1: activity on COMP_OUT occurred
0x4000003C C   FIELD 05w01 RFIP_BUSY_STATUS_ISC (rw): RFIP_BUSY_STATUS_ISC: interrupt status on RFIP_BUSY_STATUS (can be a rising or a falling edge depending on INTAI_IEVR and INTAI_IBER): 0: no activity on RFIP_BUSY_STATUS detected. 1: activity on RFIP_BUSY_STATUS occurred
0x40000040 B  REGISTER SYSCFG_SR1 (ro): SYSCFG_SR1 register
0x40000040 C   FIELD 05w01 RFIP_BUSY_STATUS (ro): RFIP_BUSY_STATUS: MR_SUBG BUSY status: Software should check that MR_SUBG IP is not busy (or relay on the related interrupt) before to initiate any system clock frequency switch to operate the switching in a safe way. 0: MR_SUBG is not busy. 1: MR_SUBG is busy
0x40000044 B  REGISTER RF_DTB_CONFIG (rw): RF_DTB_CONFIG register
0x40000044 C   FIELD 00w02 RF_DTB_CONFIG (rw): Controlling AF7 extended mode: - 00 : MR_SUBG DTB default configuration - 01 : MR_SUBG DTB shuffled configuration - 10 : BUBBLE_DTB configuration - 11 : MR_SUBG DTB default configuration (as per 00)
0x40001000 A PERIPHERAL FLASH_CTRL
0x40001000 B  REGISTER COMMAND (rw): COMMAND register
0x40001000 C   FIELD 00w08 COMMAND (rw): Macro commands for flash operations (may require DATA0...DATA3 to be set): - 0x11 : ERASE - 0x22 : MASSERASE - 0x33 : WRITE - 0x55 : MASSREAD - 0xAA : SLEEP - 0xBB : WAKEUP - 0xCC : BURSTWRITE - 0xEE : OTPWRITE - 0xFF : KEYWRITE
0x40001004 B  REGISTER CONFIG (rw): CONFIG register
0x40001004 C   FIELD 01w01 REMAP (rw): CPU access routing (it supersedes PREMAP configuration): - 0 : FLASH memory addressed - 1 : SRAM0 memory addressed
0x40001004 C   FIELD 02w01 DIS_GROUP_WRITE (rw): Burst write Control: - 0 : burst write allowed - 1 : burst write forbidden
0x40001004 C   FIELD 04w02 WAIT_STATE (rw): Add latency to flash read opeations: - 00 : no latency - 01 : 1 clock cycle latency - 10 : 2 clock cycles latency - 11 : 3 clock cycles latency
0x40001004 C   FIELD 06w01 SLEEP_SM (rw): Flash memory power-down mode enable in SLEEP mode This bit allows to have the Flash memory in power-down mode or in idle mode when the device is in Sleep mode. - 0: When the device is in Sleep mode, the NVM is in Idle mode. - 1: When the device is in Sleep mode, the NVM is in power-down mode.
0x40001008 B  REGISTER IRQSTAT (rw): IRQSTAT register
0x40001008 C   FIELD 00w01 CMDDONE_MIS (rw): (1: clear, 0: inactive) CMDDONE_MIS flag
0x40001008 C   FIELD 01w01 CMDSTART_MIS (rw): (1: clear, 0: inactive) CMDSTART_MIS flag
0x40001008 C   FIELD 02w01 CMDBUSYERR_MIS (rw): (1: clear, 0: inactive) CMDBUSYERR_MIS flag
0x40001008 C   FIELD 03w01 ILLCMD_MIS (rw): (1: clear, 0: inactive) ILLCMD_MIS flag
0x40001008 C   FIELD 04w01 READOK_MIS (rw): (1: clear, 0: inactive) READOK_MIS flag
0x40001008 C   FIELD 05w01 FNREADY_MIS (rw): (1: clear, 0: inactive) FNREADY_MIS flag
0x4000100C B  REGISTER IRQMASK (rw): IRQMASK register
0x4000100C C   FIELD 00w01 CMDDONEM (rw): (1: mask, 0: inactive) CMDDONE_MIS mask
0x4000100C C   FIELD 01w01 CMDSTARTM (rw): (1: mask, 0: inactive) CMDSTART_MIS mask
0x4000100C C   FIELD 02w01 CMDBUSYERRM (rw): (1: mask, 0: inactive) CMDBUSYERR_MIS mask
0x4000100C C   FIELD 03w01 ILLCMDM (rw): (1: mask, 0: inactive) ILLCMD_MIS mask
0x4000100C C   FIELD 04w01 READOKM (rw): (1: mask, 0: inactive) READOK_MIS mask
0x4000100C C   FIELD 05w01 FNREADYM (rw): (1: mask, 0: inactive) FNREADY_MIS mask
0x40001010 B  REGISTER IRQRAW (rw): IRQRAW register
0x40001010 C   FIELD 00w01 CMDDONE_RIS (rw): (1: active, 0: inactive) COMMAND sequence ended
0x40001010 C   FIELD 01w01 CMDSTART_RIS (rw): (1: active, 0: inactive) COMMAND sequence started
0x40001010 C   FIELD 02w01 CMDBUSYERR_RIS (rw): (1: active, 0: inactive) COMMAND issued while flash busy
0x40001010 C   FIELD 03w01 ILLCMD_RIS (rw): (1: active, 0: inactive) Illegal command issued
0x40001010 C   FIELD 04w01 READOK_RIS (rw): (1: active, 0: inactive) READ COMMAND completed successfully
0x40001010 C   FIELD 05w01 CMDSLEEPERR_RIS (rw): (1: active, 0: inactive) COMMAND issued while flash in sleep-mode (SLM=1)
0x40001014 B  REGISTER SIZE (ro): SIZE register
0x40001014 C   FIELD 00w17 FLASH_SIZE (ro): Maximum valid address for flash memory: - 00 : 0x03FFF (64kb) - 01 : 0x07FFF (128kb) - 10 : 0x0BFFF (192kb) - 11 : 0x0FFFF (256kb)
0x40001014 C   FIELD 17w01 RAM_SIZE (ro): RAM memory size selection: - 0 : 16kb - 1 : 32kb
0x40001014 C   FIELD 19w01 FLASH_SECURE (ro): Flash memory protection (0: no key present, 1: key present)
0x40001014 C   FIELD 20w01 JTAG_DISABLE (ro): Flash+JTAG protection (0: no JTAG protection - see FLASH_SECURE, 1: Flash and JTAG protected)
0x40001014 C   FIELD 21w02 PACKAGE_SIZE (ro): Package selection: - 0- : CSP - 10 : 32pins - 11 : 48pins
0x40001018 B  REGISTER ADDRESS (rw): ADDRESS register
0x40001018 C   FIELD 00w06 YADDR (rw): Flash column address offset to be used with some COMMAND
0x40001018 C   FIELD 06w10 XADDR (rw): Flash row address offset to be used with some COMMAND
0x40001024 B  REGISTER LFSRVAL (ro): LFSRVAL register
0x40001024 C   FIELD 00w32 LFSRVAL (ro): Flash read data CRC signature
0x40001034 B  REGISTER PAGEPROT0 (rw): PAGEPROT0 register
0x40001034 C   FIELD 00w07 SEGSIZE0 (rw): First segment, 7-bit page protection size (number of pages to protect in segment, first page included)
0x40001034 C   FIELD 08w07 SEGOFFSET0 (rw): First segment, 7-bit page protection offset (first page number in protected segment)
0x40001034 C   FIELD 16w07 SEGSIZE1 (rw): Second segment, 7-bit page protection size (number of pages to protect in segment, first page included)
0x40001034 C   FIELD 24w07 SEGOFFSET1 (rw): Second segment, 7-bit page protection offset (first page number in protected segment)
0x40001038 B  REGISTER PAGEPROT1 (rw): PAGEPROT1 register
0x40001038 C   FIELD 00w07 SEGSIZE2 (rw): Third segment, 7-bit page protection size (number of pages to protect in segment, first page included)
0x40001038 C   FIELD 08w07 SEGOFFSET2 (rw): Third segment, 7-bit page protection offset (first page number in protected segment)
0x40001038 C   FIELD 16w07 SEGSIZE3 (rw): Fourth segment, 7-bit page protection size (number of pages to protect in segment, first page included)
0x40001038 C   FIELD 24w07 SEGOFFSET3 (rw): Fourth segment, 7-bit page protection offset (first page number in protected segment)
0x40001040 B  REGISTER DATA0 (rw): DATA0 register
0x40001040 C   FIELD 00w32 DATA0 (rw): Value to be used as DATA for any COMMAND of type WRITE and compare value for MASSREAD
0x40001044 B  REGISTER DATA1 (rw): DATA1 register
0x40001044 C   FIELD 00w32 DATA1 (rw): Value to be used as DATA for any COMMAND of type WRITE
0x40001048 B  REGISTER DATA2 (rw): DATA2 register
0x40001048 C   FIELD 00w32 DATA2 (rw): Value to be used as DATA for any COMMAND of type WRITE
0x4000104C B  REGISTER DATA3 (rw): DATA3 register
0x4000104C C   FIELD 00w32 DATA3 (rw): Value to be used as DATA for any COMMAND of type WRITE
0x40001050 B  REGISTER UNLOCK012 (rw): UNLOCK012 register
0x40001050 C   FIELD 00w32 UNLOCK012 (rw): (NOT TO BE DOCUMENTED) Remove read-write protection from IFR0, IFR1, IFR2 sectors
0x40001054 B  REGISTER UNLOCK3 (rw): UNLOCK3 register
0x40001054 C   FIELD 00w32 UNLOCK3 (rw): (NOT TO BE DOCUMENTED) Remove read-write protection from IFR3 sector
0x40002000 A PERIPHERAL TIM2
0x40002000 B  REGISTER CR1 (rw): CR1 register
0x40002000 C   FIELD 00w01 CEN (rw): CEN: Counter enable 0: Counter disabled 1: Counter enabled Note: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.
0x40002000 C   FIELD 01w01 UDIS (rw): UDIS: Update disable This bit is set and cleared by software to enable/disable UEV event generation. 0: UEV enabled. The Update (UEV) event is generated by one of the following events: - Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller Buffered registers are then loaded with their preload values. 1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.
0x40002000 C   FIELD 02w01 URS (rw): URS: Update request source This bit is set and cleared by software to select the UEV event sources. 0: Any of the following events generate an update interrupt or DMA request if enabled. These events can be: - Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.
0x40002000 C   FIELD 03w01 OPM (rw): OPM: One pulse mode 0: Counter is not stopped at update event. 1: Counter stops counting at the next update event (clearing the bit CEN)
0x40002000 C   FIELD 04w01 DIR (rw): DIR: Direction 0: Counter used as upcounter 1: Counter used as downcounter Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.
0x40002000 C   FIELD 05w02 CMS (rw): CMS[1:0]: Center-aligned mode selection 00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR). 01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down. 10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down. Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)
0x40002000 C   FIELD 07w01 ARPE (rw): ARPE: Auto-reload preload enable 0: TIMx_ARR register is not buffered 1: TIMx_ARR register is buffered
0x40002000 C   FIELD 08w02 CKD (rw): CKD[1:0]: Clock division This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters (TIx), 00: tDTS=tCK_INT 01: tDTS=2*tCK_INT 10: tDTS=4*tCK_INT 11: Reserved, do not program this value
0x40002000 C   FIELD 11w01 UIF_REMAP (rw): UIFREMAP: UIF status bit remapping 0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31. 1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.
0x40002004 B  REGISTER CR2 (rw): CR2 register
0x40002004 C   FIELD 03w01 CCDS (rw): CCDS: Capture/compare DMA selection 0: CCx DMA request sent when CCx event occurs 1: CCx DMA requests sent when update event occurs
0x40002004 C   FIELD 04w03 MMS (rw): MMS[2:0]: Master mode selection These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows: 000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset. 001: Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register). 010: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer. 011: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO) 100: Compare - OC1REF signal is used as trigger output (TRGO) 101: Compare - OC2REF signal is used as trigger output (TRGO) 110: Compare - OC3REF signal is used as trigger output (TRGO) 111: Compare - OC4REF signal is used as trigger output (TRGO) Note: The clock of the slave timer must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.
0x40002004 C   FIELD 07w01 TI1S (rw): TI1S: TI1 selection 0: The TIMx_CH1 pin is connected to TI1 input. 1: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination)
0x40002008 B  REGISTER SMCR (rw): SMCR register
0x40002008 C   FIELD 00w03 SMS_2_0 (rw): SMS: Slave mode selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description. 0000: Slave mode disabled - if CEN = '1' then the prescaler is clocked directly by the internal clock. 0001: Encoder mode 1 - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level. 0010: Encoder mode 2 - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level. 0011: Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input. 0100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers. 0101: Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled. 0110: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled. 0111: External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter. 1000: Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter, generates an update of the registers and starts the counter. Codes above 1000: Reserved. Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS='100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
0x40002008 C   FIELD 03w01 OCCS (rw): OCCS: OCREF clear selection This bit is used to select the OCREF clear source. 0: OCREF_CLR_INT is connected to the OCREF_CLR input (stuck at 0 so no effect) 1: OCREF_CLR_INT is connected to ETRF
0x40002008 C   FIELD 04w03 TS_2_0 (rw): TS[4:0]: Trigger selection This bit-field selects the trigger input to be used to synchronize the counter. 00000: Internal Trigger 0 (ITR0) 00001: Internal Trigger 1 (ITR1) 00010: Internal Trigger 2 (ITR2) 00011: Internal Trigger 3 (ITR3) 00100: TI1 Edge Detector (TI1F_ED) 00101: Filtered Timer Input 1 (TI1FP1) 00110: Filtered Timer Input 2 (TI2FP2) 00111: External Trigger input (ETRF) Others: Reserved See Table Note:: TIM2 internal trigger connection on page 395 for more details on ITRx meaning for each Timer. Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.
0x40002008 C   FIELD 07w01 MSM (rw): MSM: Master/Slave mode 0: No action 1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.
0x40002008 C   FIELD 08w04 ETF (rw): ETF[3:0]: External trigger filter This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N events are needed to validate a transition on the output: 0000: No filter, sampling is done at fDTS 0001: fSAMPLING=fCK_INT, N=2 0010: fSAMPLING=fCK_INT, N=4 0011: fSAMPLING=fCK_INT, N=8 0100: fSAMPLING=fDTS/2, N=6 0101: fSAMPLING=fDTS/2, N=8 0110: fSAMPLING=fDTS/4, N=6 0111: fSAMPLING=fDTS/4, N=8 1000: fSAMPLING=fDTS/8, N=6 1001: fSAMPLING=fDTS/8, N=8 1010: fSAMPLING=fDTS/16, N=5 1011: fSAMPLING=fDTS/16, N=6 1100: fSAMPLING=fDTS/16, N=8 1101: fSAMPLING=fDTS/32, N=5 1110: fSAMPLING=fDTS/32, N=6 1111: fSAMPLING=fDTS/32, N=8
0x40002008 C   FIELD 12w02 ETPS (rw): ETPS[1:0]: External trigger prescaler External trigger signal ETRP frequency must be at most 1/4 of TIMxCLK frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks. 00: Prescaler OFF 01: ETRP frequency divided by 2 10: ETRP frequency divided by 4 11: ETRP frequency divided by 8
0x40002008 C   FIELD 14w01 ECE (rw): ECE: External clock enable This bit enables External clock mode 2. 0: External clock mode 2 disabled 1: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal. Note: 1: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=111). Note: 2: It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 111). Note: 3: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF.
0x40002008 C   FIELD 15w01 ETP (rw): ETP: External trigger polarity This bit selects whether ETR or ETR is used for trigger operations 0: ETR is non-inverted, active at high level or rising edge. 1: ETR is inverted, active at low level or falling edge.
0x40002008 C   FIELD 16w01 SMS_3 (rw): SMS[3]: Slave mode selection - bit 3 Refer to SMS description - bits2:0
0x40002008 C   FIELD 20w02 TS_4_3 (rw): Trigger selection. See TS_2_0_ description
0x4000200C B  REGISTER DIER (rw): DIER register
0x4000200C C   FIELD 00w01 UIE (rw): UIE: Update interrupt enable 0: Update interrupt disabled 1: Update interrupt enabled
0x4000200C C   FIELD 01w01 CC1IE (rw): CC1IE: Capture/Compare 1 interrupt enable 0: CC1 interrupt disabled. 1: CC1 interrupt enabled
0x4000200C C   FIELD 02w01 CC2IE (rw): CC2IE: Capture/Compare 2 interrupt enable 0: CC2 interrupt disabled 1: CC2 interrupt enabled
0x4000200C C   FIELD 03w01 CC3IE (rw): CC3IE: Capture/Compare 3 interrupt enable 0: CC3 interrupt disabled 1: CC3 interrupt enabled
0x4000200C C   FIELD 04w01 CC4IE (rw): CC4IE: Capture/Compare 4 interrupt enable 0: CC4 interrupt disabled 1: CC4 interrupt enabled
0x4000200C C   FIELD 06w01 TIE (rw): TIE: Trigger interrupt enable 0: Trigger interrupt disabled 1: Trigger interrupt enabled
0x4000200C C   FIELD 08w01 UDE (rw): UDE: Update DMA request enable 0: Update DMA request disabled 1: Update DMA request enabled
0x4000200C C   FIELD 09w01 CC1DE (rw): CC1DE: Capture/Compare 1 DMA request enable 0: CC1 DMA request disabled 1: CC1 DMA request enabled
0x4000200C C   FIELD 10w01 CC2DE (rw): CC2DE: Capture/Compare 2 DMA request enable 0: CC2 DMA request disabled 1: CC2 DMA request enabled
0x4000200C C   FIELD 11w01 CC3DE (rw): CC3DE: Capture/Compare 3 DMA request enable 0: CC3 DMA request disabled 1: CC3 DMA request enabled
0x4000200C C   FIELD 12w01 CC4DE (rw): CC4DE: Capture/Compare 4 DMA request enable 0: CC4 DMA request disabled 1: CC4 DMA request enabled
0x4000200C C   FIELD 14w01 TDE (rw): TDE: Trigger DMA request enable 0: Trigger DMA request disabled 1: Trigger DMA request enabled
0x40002010 B  REGISTER SR (rw): SR register
0x40002010 C   FIELD 00w01 UIF (rw): UIF: Update interrupt flag This bit is set by hardware on an update event. It is cleared by software. 0: No update occurred. 1: Update interrupt pending. This bit is set by hardware when the registers are updated: At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.
0x40002010 C   FIELD 01w01 CC1IF (rw): CC1IF: Capture/Compare 1 interrupt flag If channel CC1 is configured as output: This flag is set by hardware when the counter matches the compare value, with some exception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register description). It is cleared by software. 0: No match. 1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in upcounting and up/down-counting modes) or underflow (in downcounting mode) If channel CC1 is configured as input: This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx_CCR1 register. 0: No input capture occurred 1: The counter value has been captured in TIMx_CCR1 register (An edge has been detected on IC1 which matches the selected polarity)
0x40002010 C   FIELD 02w01 CC2IF (rw): CC2IF: Capture/Compare 2 interrupt flag refer to CC1IF description
0x40002010 C   FIELD 03w01 CC3IF (rw): CC3IF: Capture/Compare 3 interrupt flag refer to CC1IF description
0x40002010 C   FIELD 04w01 CC4IF (rw): CC4IF: Capture/Compare 4 interrupt flag refer to CC1IF description
0x40002010 C   FIELD 06w01 TIF (rw): TIF: Trigger interrupt flag This flag is set by hardware on trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software.. 0: No trigger event occurred. 1: Trigger interrupt pending.
0x40002010 C   FIELD 09w01 CC1OF (rw): CC1OF: Capture/Compare 1 overcapture flag This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'. 0: No overcapture has been detected 1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
0x40002010 C   FIELD 10w01 CC2OF (rw): CC2OF: Capture/Compare 2 overcapture flag refer to CC1OF description
0x40002010 C   FIELD 11w01 CC3OF (rw): CC3OF: Capture/Compare 3 overcapture flag refer to CC1OF description
0x40002010 C   FIELD 12w01 CC4OF (rw): CC4OF: Capture/Compare 4 overcapture flag refer to CC1OF description
0x40002014 B  REGISTER EGR (rw): EGR register
0x40002014 C   FIELD 00w01 UG (wo): UG: Update generation This bit can be set by software, it is automatically cleared by hardware. 0: No action. 1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected).
0x40002014 C   FIELD 01w01 CC1G (wo): CC1G: Capture/Compare 1 generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. 0: No action. 1: A capture/compare event is generated on channel 1: If channel CC1 is configured as output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If channel CC1 is configured as input: The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.
0x40002014 C   FIELD 02w01 CC2G (wo): CC2G: Capture/Compare 2 generation refer to CC1G description
0x40002014 C   FIELD 03w01 CC3G (wo): CC3G: Capture/Compare 3 generation refer to CC1G description
0x40002014 C   FIELD 04w01 CC4G (wo): CC4G: Capture/Compare 4 generation refer to CC1G description
0x40002014 C   FIELD 06w01 TG (wo): TG: Trigger generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. 0: No action 1: The TIF flag is set in TIMx_SR register. Related interrupt can occur if enabled.
0x40002018 B  REGISTER CCMR1 (rw): CCMR1 register
0x40002018 B  REGISTER CCMR1_in (rw): CCMR1_in register
0x40002018 C   FIELD 00w02 CC1S (rw): CC1S: Capture/Compare 1 Selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped on TI1 1x: Reserved Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER).
0x40002018 C   FIELD 00w02 CC1S (rw): CC1S: Capture/Compare 1 Selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped on TI1 1x: Reserved Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER).
0x40002018 C   FIELD 02w01 OC1FE (rw): OC1FE: Output Compare 1 fast enable This bit is used to accelerate the effect of an event on the trigger in input on the CC output. 0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles. 1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if the channel is configured in PWM1 or PWM2 mode.
0x40002018 C   FIELD 02w02 IC1PSC (rw): IC1PSC: Input capture 1 prescaler This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E='0' (TIMx_CCER register). 00: no prescaler, capture is done each time an edge is detected on the capture input. 01: capture is done once every 2 events 10: capture is done once every 4 events 11: capture is done once every 8 events
0x40002018 C   FIELD 03w01 OC1PE (rw): OC1PE: Output Compare 1 preload enable 0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately. 1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event. Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output). Note: 2: The PWM mode can be used without validating the preload register only in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
0x40002018 C   FIELD 04w03 OC1M_2_0 (rw): OC1M: Output Compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. 0000: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.(this mode is used to generate a timing base). 0001: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1). 0010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1). 0011: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1. 0100: Force inactive level - OC1REF is forced low. 0101: Force active level - OC1REF is forced high. 0110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF='0') as long as TIMx_CNT>TIMx_CCR1 else active (OC1REF='1'). 0111: PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive. 1000: Retrigerrable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update. In down-counting mode, the channel is inactive until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes inactive again at the next update. 1001: Retrigerrable OPM mode 2 - In up-counting mode, the channel is inactive until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 2 and the channels becomes inactive again at the next update. In down-counting mode, the channel is active until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update. 1010: Reserved 1011: Reserved 1100: Combined PWM mode 1 - OC1REF has the same behavior as in PWM mode 1. OC1REFC is the logical OR between OC1REF and OC2REF. 1101: Combined PWM mode 2 - OC1REF has the same behavior as in PWM mode 2. OC1REFC is the logical AND between OC1REF and OC2REF 1110: Asymmetric PWM mode 1 - OC1REF has the same behavior as in PWM mode 1. OC1REFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down. 1111: Asymmetric PWM mode 2 - OC1REF has the same behavior as in PWM mode 2. OC1REFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down. Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output). Note: 2: In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from 'frozen' mode to 'PWM' mode.
0x40002018 C   FIELD 04w04 IC1F (rw): Bits 7:4 IC1F[3:0]: Input capture 1 filter This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N events are needed to validate a transition on the output: 0000: No filter, sampling is done at fDTS 0001: fSAMPLING=fCK_INT, N=2 0010: fSAMPLING=fCK_INT, N=4 0011: fSAMPLING=fCK_INT, N=8 0100: fSAMPLING=fDTS/2, N= 0101: fSAMPLING=fDTS/2, N=8 0110: fSAMPLING=fDTS/4, N=6 0111: fSAMPLING=fDTS/4, N=8 1000: fSAMPLING=fDTS/8, N=6 1001: fSAMPLING=fDTS/8, N=8 1010: fSAMPLING=fDTS/16, N=5 1011: fSAMPLING=fDTS/16, N=6 1100: fSAMPLING=fDTS/16, N=8 1101: fSAMPLING=fDTS/32, N=5 1110: fSAMPLING=fDTS/32, N=6 1111: fSAMPLING=fDTS/32, N=8
0x40002018 C   FIELD 07w01 OC1CE (rw): OC1CE: Output Compare 1 Clear Enable 0: OC1Ref is not affected by the ETRF Input 1: OC1Ref is cleared as soon as a High level is detected on ETRF input
0x40002018 C   FIELD 08w02 CC2S (rw): CC2S: Capture/Compare 2 selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC2 channel is configured as output 01: CC2 channel is configured as input, IC2 is mapped on TI2 10: CC2 channel is configured as input, IC2 is mapped on TI1 11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register) Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER).
0x40002018 C   FIELD 08w02 CC2S (rw): CC2S[1:0]: Capture/Compare 2 selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC2 channel is configured as output 01: CC2 channel is configured as input, IC2 is mapped on TI2 10: CC2 channel is configured as input, IC2 is mapped on TI1 11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register) Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER).
0x40002018 C   FIELD 10w01 OC2FE (rw): OC2FE: Output Compare 2 fast enable
0x40002018 C   FIELD 10w02 IC2PSC (rw): IC2PSC[1:0]: Input capture 2 prescaler
0x40002018 C   FIELD 11w01 OC2PE (rw): OC2PE: Output Compare 2 preload enable
0x40002018 C   FIELD 12w03 OC2M_2_0 (rw): OC2M[2:0]: Output Compare 2 mode
0x40002018 C   FIELD 12w04 IC2F (rw): IC2F: Input capture 2 filter
0x40002018 C   FIELD 15w01 OC2CE (rw): OC2CE: Output Compare 2 clear enable
0x40002018 C   FIELD 16w01 OC1M_3 (rw): OC1M[3]: Output Compare 1 mode (bit 3)
0x40002018 C   FIELD 24w01 OC2M_3 (rw): OC2M[3]: Output Compare 2 mode (bit 3)
0x4000201C B  REGISTER CCMR2 (rw): CCMR2 register
0x4000201C B  REGISTER CCMR2_in (rw): CCMR2_in register
0x4000201C C   FIELD 00w02 CC3S (rw): CC3S: Capture/Compare 3 selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC3 channel is configured as output 01: CC3 channel is configured as input, IC3 is mapped on TI3 10: CC3 channel is configured as input, IC3 is mapped on TI4 11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register) Note: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIMx_CCER).
0x4000201C C   FIELD 00w02 CC3S (rw): CC3S: Capture/compare 3 selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC3 channel is configured as output 01: CC3 channel is configured as input, IC3 is mapped on TI3 10: CC3 channel is configured as input, IC3 is mapped on TI4 11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register) Note: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIMx_CCER).
0x4000201C C   FIELD 02w01 OC3FE (rw): OC3FE: Output compare 3 fast enable
0x4000201C C   FIELD 02w02 IC3PSC (rw): IC3PSC: Input capture 3 prescaler
0x4000201C C   FIELD 03w01 OC3PE (rw): OC3PE: Output compare 3 preload enable
0x4000201C C   FIELD 04w03 OC3M_2_0 (rw): OC3M: Output compare 3 mode
0x4000201C C   FIELD 04w04 IC3F (rw): IC3F: Input capture 3 filter
0x4000201C C   FIELD 07w01 OC3CE (rw): OC3CE: Output compare 3 clear enable
0x4000201C C   FIELD 08w02 CC4S (rw): CC4S: Capture/Compare 4 selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped on TI4 10: CC4 channel is configured as input, IC4 is mapped on TI3 11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register) Note: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIMx_CCER).
0x4000201C C   FIELD 08w02 CC4S (rw): CC4S: Capture/Compare 4 selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped on TI4 10: CC4 channel is configured as input, IC4 is mapped on TI3 11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register) Note: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIMx_CCER).
0x4000201C C   FIELD 10w01 OC4FE (rw): OC4FE: Output Compare 4 fast enable
0x4000201C C   FIELD 10w02 IC4PSC (rw): IC4PSC: Input capture 4 prescaler
0x4000201C C   FIELD 11w01 OC4PE (rw): OC4PE: Output Compare 4 preload enable
0x4000201C C   FIELD 12w03 OC4M_2_0 (rw): OC4M[2:0]: Output Compare 4 mode
0x4000201C C   FIELD 12w04 IC4F (rw): IC4F: Input capture 4 filter
0x4000201C C   FIELD 15w01 OC4CE (rw): OC4CE: Output Compare 4 clear enable
0x4000201C C   FIELD 16w01 OC3M_3 (rw): OC3M[3]: Output Compare 3 mode (bit 3)
0x4000201C C   FIELD 24w01 OC4M_3 (rw): OC4M[3]: Output Compare 4 mode (bit 3)
0x40002020 B  REGISTER CCER (rw): CCER register
0x40002020 C   FIELD 00w01 CC1E (rw): CC1E: Capture/Compare 1 output enable CC1 channel configured as output: 0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits. 1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits. CC1 channel configured as input: This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIMx_CCR1) or not. 0: Capture disabled 1: Capture enabled
0x40002020 C   FIELD 01w01 CC1P (rw): CC1P: Capture/Compare 1 output polarity CC1 channel configured as output: 0: OC1 active high 1: OC1 active low CC1 channel configured as input: The CC1NP/CC1P bits select the polarity of TI1FP1 for trigger or capture operations. 00: Non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode). 01: Inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode. 10: Reserved, do not use this configuration. 11: Non-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode). Note: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register). 2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated.
0x40002020 C   FIELD 03w01 CC1NP (rw): CC1NP: Capture/Compare 1 Complementary output Polarity. This field is not used in Blue51. Not available in IUM Note: This bit is no longer writeable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in GPT_BDTR register) and CC1S='00' (the channel is configured in output).
0x40002020 C   FIELD 04w01 CC2E (rw): CC2E: Capture/Compare 2 output enable refer to CC1E description
0x40002020 C   FIELD 05w01 CC2P (rw): CC2P: Capture/Compare 2 output polarity refer to CC1P description
0x40002020 C   FIELD 07w01 CC2NP (rw): CC2NP: Capture/Compare 2 Complementary output Polarity. This field is not used in Blue51. Not available in IUM refer to CC1NP description
0x40002020 C   FIELD 08w01 CC3E (rw): CC3E: Capture/Compare 3 output enable refer to CC1E description
0x40002020 C   FIELD 09w01 CC3P (rw): CC3P: Capture/Compare 3 output polarity refer to CC1P description
0x40002020 C   FIELD 11w01 CC3NP (rw): CC3NP: Capture/Compare 3 Complementary output Polarity. This field is not used in Blue51. Not available in IUM refer to CC1NP description
0x40002020 C   FIELD 12w01 CC4E (rw): CC4E: Capture/Compare 4 output enable refer to CC1E description
0x40002020 C   FIELD 13w01 CC4P (rw): CC4P: Capture/Compare 4 output polarity refer to CC1P description
0x40002020 C   FIELD 15w01 CC4NP (rw): CC4NP: Capture/Compare 4 Complementary output Polarity. This field is not used in Blue51. Not available in IUM refer to CC1NP description
0x40002024 B  REGISTER CNT (rw): CNT register
0x40002024 C   FIELD 00w16 CNT (rw): CNT[15:0]: Counter value
0x40002024 C   FIELD 31w01 UIF_CPY (ro): UIFCPY: UIF Copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0.
0x40002028 B  REGISTER PSC (rw): PSC register
0x40002028 C   FIELD 00w16 PSC (rw): PSC[15:0]: Prescaler value The counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1). PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in 'reset mode').
0x4000202C B  REGISTER ARR (rw): ARR register
0x4000202C C   FIELD 00w16 ARR (rw): ARR[15:0]: Prescaler value ARR is the value to be loaded in the actual auto-reload register. Refer to the Section 22.3.1: Time-base unit on page 418 for more details about ARR update and behavior. The counter is blocked while the auto-reload value is null.
0x40002030 B  REGISTER RCR (rw): RCR register
0x40002030 C   FIELD 00w08 REP (rw): REP[7:0]: Repetition counter value These bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable. Each time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event. It means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode.
0x40002034 B  REGISTER CCR1 (rw): CCR1 register
0x40002034 C   FIELD 00w16 CCR1 (rw): CCR1[15:0]: Capture/Compare 1 value If channel CC1 is configured as output: CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output. If channel CC1 is configured as input: CCR1 is the counter value transferred by the last input capture 1 event (IC1).
0x40002038 B  REGISTER CCR2 (rw): CCR2 register
0x40002038 C   FIELD 00w16 CCR2 (rw): CCR2[15:0]: Capture/Compare 2 value If channel CC2 is configured as output: CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC2 output. If channel CC2 is configured as input: CCR2 is the counter value transferred by the last input capture 2 event (IC2).
0x4000203C B  REGISTER CCR3 (rw): CCR3 register
0x4000203C C   FIELD 00w16 CCR3 (rw): CCR3[15:0]: Capture/Compare 3 value If channel CC3 is configured as output: CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC3 output. If channel CC3 is configured as input: CCR3 is the counter value transferred by the last input capture 3 event (IC3).
0x40002040 B  REGISTER CCR4 (rw): CCR4 register
0x40002040 C   FIELD 00w16 CCR4 (rw): CCR4[15:0]: Capture/Compare 4 value If channel CC4 is configured as output: CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR4 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC4 output. If channel CC4 is configured as input: CCR4 is the counter value transferred by the last input capture 4 event (IC4).
0x40002048 B  REGISTER DCR (rw): DCR register
0x40002048 C   FIELD 00w05 DBA (rw): DBA[4:0]: DMA base address This 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register. Example: 00000: TIMx_CR1, 00001: TIMx_CR2, 00010: Reserved, ... Example: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address.
0x40002048 C   FIELD 08w05 DBL (rw): DBL[4:0]: DMA burst length This 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below). 00000: 1 transfer, 00001: 2 transfers, 00010: 3 transfers, ... 10001: 18 transfers.
0x4000204C B  REGISTER DMAR (rw): DMAR register
0x4000204C C   FIELD 00w16 DMAB (rw): DMAB[15:0]: DMA register for burst accesses A read or write operation to the DMAR register accesses the register located at the address (TIM2_CR1 address) + (DBA + DMA index) x 4 where TIM2_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIM2_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIM2_DCR).
0x40002050 B  REGISTER OR1 (rw): OR1 register
0x40002050 C   FIELD 00w01 ETR_RMP (rw): ETR_RMP: ETR remapping capability 0: TIMx_ETR is not connected to ADC AWD (must be selected when the ETR comes from the ETR input pin) 1: TIMx_ETR is connected to ADC AWD Note: ADC AWD source is 'ORed' with the TIMx_ETR input signals. When ADC AWD is used, it is necessary to make sure that the corresponding TIMx_ETR input pin is not enabled in the alternate function controller.
0x40002050 C   FIELD 01w01 OR1_1 (rw): This field is not used in Blue51. Not available in IUM
0x40002050 C   FIELD 02w01 TI4_RMP (rw): TI4_RMP: Input capture 4 remap 0: TIM2 input capture 4 is connected to I/O 1: TIM2 input capture 4 is connected to COMP1-OUT
0x40002060 B  REGISTER AF1 (rw): AF1 register
0x40002060 C   FIELD 14w03 ETR_SEL (rw): ETRSEL[2:0]: External trigger source selection 000: TIMx External trigger legacy mode 001: TIMx External trigger source select COMP1_OUT Other: Reserved Note: These bits can't be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)
0x40002060 C   FIELD 17w01 ETR_SEL_3 (rw): ETRSEL[2:0]: External trigger source selection This field is not used in Blue51. Not available in IUM
0x40002068 B  REGISTER TISEL (rw): TISEL register
0x40002068 C   FIELD 00w04 TI1SEL (rw): TI1SEL[3:0]: selects TI1[0] to TI1[15] input 0000: TIMx_CH1 input Others: Reserved
0x40002068 C   FIELD 08w04 TI2SEL (rw): TI2SEL[3:0]: selects TI2[0] to TI2[15] input 0000: TIMx_CH2 input Others: Reserved
0x40002068 C   FIELD 16w04 TI3SEL (rw): TI3SEL[3:0]: selects TI3[0] to TI3[15] input 0000: TIMx_CH3 input Others: Reserved
0x40002068 C   FIELD 24w04 TI4SEL (rw): TI4SEL[3:0]: selects TI4[0] to TI4[15] input 0000: TIMx_CH4 input Others: Reserved
0x40003000 A PERIPHERAL IWDG
0x40003000 B  REGISTER KR (rw): IWDG_KR register
0x40003000 C   FIELD 00w16 KEY (wo): Key value. Software can only write these bits. Reading returns the reset value. These bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0. Writing the key value 0x5555 to enables access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers. Writing the key value CCCCh starts the watchdog
0x40003004 B  REGISTER PR (rw): IWDG_PR register
0x40003004 C   FIELD 00w03 PR (rw): Prescaler divider. Set and reset by software. These bits are write access protected. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider. 000: divider/4 001: divider/8 010: divider/16 011: divider/32 100: divider/64 101: divider/128 110: divider/256 111: divider/256
0x40003008 B  REGISTER RLR (rw): IWDG_RLR register
0x40003008 C   FIELD 00w12 RL (rw): Watchdog counter reload value. Set and reset by software. These bits are write access protected. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG_KR register. The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. The RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value.
0x4000300C B  REGISTER SR (ro): IWDG_SR register
0x4000300C C   FIELD 00w01 PVU (ro): Watchdog prescaler value update. Read only bit. This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Prescaler value can be updated only when PVU bit is reset
0x4000300C C   FIELD 01w01 RVU (ro): Watchdog counter reload value update. Read only bit. This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Reload value can be updated only when RVU bit is reset
0x4000300C C   FIELD 02w01 WVU (ro): Watchdog counter window value update. Read only bit. This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Window value can be updated only when WVU bit is reset. This bit is generated only if generic 'window' = 1
0x40003010 B  REGISTER WINR (rw): IWDG_WINR register
0x40003010 C   FIELD 00w12 WIN (rw): Watchdog counter window value. Set and reset by software. These bits are write access protected. These bits contain the high limit of the window value to be compared to the downcounter. To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0 The WVU bit in the IWDG_SR register must be reset in order to be able to change the reload value.
0x40004000 A PERIPHERAL RTC
0x40004000 B  REGISTER TR (rw): RTC_TR register
0x40004000 C   FIELD 00w04 SU (rw): Second units in BCD format.
0x40004000 C   FIELD 04w03 ST (rw): Second tens in BCD format.
0x40004000 C   FIELD 08w04 MNU (rw): Minute units in BCD format.
0x40004000 C   FIELD 12w03 MNT (rw): Minute tens in BCD format.
0x40004000 C   FIELD 16w04 HU (rw): Hour units in BCD format.
0x40004000 C   FIELD 20w02 HT (rw): Hour tens in BCD format.
0x40004000 C   FIELD 22w01 PM (rw): AM/PM notation. 0: AM or 24-hour format 1: PM
0x40004004 B  REGISTER DR (rw): RTC_DR register
0x40004004 C   FIELD 00w04 DU (rw): Date units in BCD format.
0x40004004 C   FIELD 04w02 DT (rw): Date tens in BCD format.
0x40004004 C   FIELD 08w04 MU (rw): Month units in BCD format.
0x40004004 C   FIELD 12w01 MT (rw): Month tens in BCD format.
0x40004004 C   FIELD 13w03 WDU (rw): Week day units 000: forbidden 001: Monday 010: Tuesday 011: Wednesday 100: Thursday 101: Friday 110: Saturday 111: Sunday
0x40004004 C   FIELD 16w04 YU (rw): Year units in BCD format.
0x40004004 C   FIELD 20w04 YT (rw): Year tens in BCD format.
0x40004008 B  REGISTER CR (rw): RTC_CR register
0x40004008 C   FIELD 00w03 WUCKSEL (rw): Wakeup clock selection 000: RTC/16 clock is selected 001: RTC/8 clock is selected 010: RTC/4 clock is selected 011: RTC/2 clock is selected 10x: ck_spre (usually 1 Hz) clock is selected 11x: ck_spre (usually 1 Hz) clock is selected and 216 is added to the WUT counter value
0x40004008 C   FIELD 03w01 TSEDGE (rw): Time-stamp event active edge 0: RTC_TS input rising edge generates a time-stamp event 1: RTC_TS input falling edge generates a time-stamp event TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting.
0x40004008 C   FIELD 05w01 BYPSHAD (rw): Bypass the shadow registers 0: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles. 1: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters.
0x40004008 C   FIELD 06w01 FMT (rw): Hour format
0x40004008 C   FIELD 08w01 ALRAE (rw): Alarm A enable 0: Alarm A disabled 1: Alarm A enabled
0x40004008 C   FIELD 10w01 WUTE (rw): Wakeup timer enable 0: Wakeup timer disabled 1: Wakeup timer enabled
0x40004008 C   FIELD 11w01 TSE (rw): Timestamp enable 0: Timestamp disable 1: Timestamp enable
0x40004008 C   FIELD 12w01 ALRAIE (rw): Alarm A interrupt enable 0: Alarm A interrupt disabled 1: Alarm A interrupt enabled
0x40004008 C   FIELD 14w01 WUTIE (rw): Wakeup timer interrupt enable 0: Wakeup timer interrupt disabled 1: Wakeup timer interrupt enabled
0x40004008 C   FIELD 15w01 TSIE (rw): Time-stamp interrupt enable
0x40004008 C   FIELD 16w01 ADD1H (wo): Add 1 hour (summer time change) When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0. 0: No effect 1: Adds 1 hour to the current time. This can be used for summer time change
0x40004008 C   FIELD 17w01 SUB1H (wo): Subtract 1 hour (winter time change) When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0. Setting this bit has no effect when current hour is 0. 0: No effect 1: Subtracts 1 hour to the current time. This can be used for winter time change.
0x40004008 C   FIELD 18w01 BKP (rw): Backup This bit can be written by the user to memorize whether the daylight saving time change has been performed or not.
0x40004008 C   FIELD 19w01 COSEL (rw): Calibration output selection When COE=1, this bit selects which signal is output on RTC_CALIB. 0: Calibration output is 512 Hz 1: Calibration output is 1 Hz These frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A=127 and PREDIV_S=255).
0x40004008 C   FIELD 20w01 POL (rw): Output polarity This bit is used to configure the polarity of RTC_ALARM output 0: The pin is high when ALRAF/WUTF is asserted (depending on OSEL[1:0]) 1: The pin is low when ALRAF/WUTF is asserted (depending on OSEL[1:0]).
0x40004008 C   FIELD 21w02 OSEL (rw): Output selection These bits are used to select the flag to be routed to RTC_ALARM output 00: Output disabled 01: Alarm A output enabled 10: Reserved 11: Wakeup output enabled
0x40004008 C   FIELD 23w01 COE (rw): Calibration output enable This bit enables the RTC_CALIB output 0: Calibration output disabled 1: Calibration output enabled
0x40004008 C   FIELD 24w01 ITSE (rw): Timestamp on internal event enable 0: Internal event timestamp disable 1: Internal event timestamp enable
0x4000400C B  REGISTER ISR (rw): RTC_ISR register
0x4000400C C   FIELD 00w01 ALRAWF (rw): Alarm A write flag This bit is set by hardware when Alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode. 0: Alarm A update not allowed 1: Alarm A update allowed.
0x4000400C C   FIELD 02w01 WUTWF (rw): Wakeup timer write flag This bit is set by hardware when the wakeup timer values can be changed, after the WUTE bit has been set to 0 in RTC_CR. 0: Wakeup timer configuration update not allowed 1: Wakeup timer configuration update allowed.
0x4000400C C   FIELD 03w01 SHPF (rw): Shift operation pending 0: No shift operation is pending 1: A shift operation is pending This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect.
0x4000400C C   FIELD 04w01 INITS (rw): Initialization status flag This bit is set by hardware when the calendar year field is different from 0 (power-on reset state). 0: Calendar has not been initialized 1: Calendar has been initialized
0x4000400C C   FIELD 05w01 RSF (rw): Registers synchronization flag This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSRx, RTC_TRx and RTC_DRx). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF=1), or when in bypass shadow regsiter mode (BYPSHAD=1). This bit can also be cleared by software. It is cleared either by software or by hardware in initialization mode. 0: Calendar shadow registers not yet synchronized 1: Calendar shadow registers synchronized.
0x4000400C C   FIELD 06w01 INITF (rw): Initialization flag When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated. 0: Calendar registers update is not allowed 1: Calendar registers update is allowed.
0x4000400C C   FIELD 07w01 INIT (rw): Initialization mode 0: Free running mode 1: Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset.
0x4000400C C   FIELD 08w01 ALRAF (rw): Alarm A flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR). This flag is cleared by software by writing 0.
0x4000400C C   FIELD 10w01 WUTF (rw): Wakeup timer flag This flag is set by hardware when the wakeup auto-reload counter reaches 0. This flag is cleared by software by writing 0. This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again.
0x4000400C C   FIELD 11w01 TSF (rw): This flag is set by hardware when a time-stamp event occurs. This flag is cleared by software by writing 0. If ITSF flag is set, TSF must be cleared together with ITSF by writing 0 in both bits.
0x4000400C C   FIELD 12w01 TSOVF (rw): This flag is set by hardware when a time-stamp event occurs while TSF is already set. This flag is cleared by software by writing 0. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared.
0x4000400C C   FIELD 13w01 TAMP1F (rw): RTC_TAMP1 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP1 input. It is cleared by software writing 0
0x4000400C C   FIELD 16w01 RECALPF (rw): Recalibration pending Flag The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0.
0x4000400C C   FIELD 17w01 ITSF (rw): Internal time-stamp flag This flag is set by hardware when a time-stamp on the internal event occurs. This flag is cleared by software by writing 0, and must be cleared together with TSF bit by writing 0 in both bits.
0x40004010 B  REGISTER PRER (rw): RTC_PRER register
0x40004010 C   FIELD 00w15 PREDIV_S (rw): Synchronous prescaler factor This is the synchronous division factor: ck_spre frequency = ck_apre frequency/(PREDIV_S+1)
0x40004010 C   FIELD 16w07 PREDIV_A (rw): Asynchronous prescaler factor This is the asynchronous division factor: ck_apre frequency = RTCCLK frequency/(PREDIV_A+1)
0x40004014 B  REGISTER WUTR (rw): RTC_WUTR register
0x40004014 C   FIELD 00w16 WUT (rw): Wakeup auto-reload value bits When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0] + 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer. The first assertion of WUTF occurs (WUT+1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011 (RTCCLK/2) is forbidden.
0x4000401C B  REGISTER ALRMAR (rw): RTC_ALRMAR register
0x4000401C C   FIELD 00w04 SU (rw): Second units in BCD format.
0x4000401C C   FIELD 04w03 ST (rw): Second tens in BCD format.
0x4000401C C   FIELD 07w01 MSK1 (rw): Alarm A seconds mask 0: Alarm A set if the seconds match 1: Seconds dont care in Alarm A comparison
0x4000401C C   FIELD 08w04 MNU (rw): Minute units in BCD format.
0x4000401C C   FIELD 12w03 MNT (rw): Minute tens in BCD format.
0x4000401C C   FIELD 15w01 MSK2 (rw): Alarm A minutes mask 0: Alarm A set if the minutes match 1: Minutes dont care in Alarm A comparison
0x4000401C C   FIELD 16w04 HU (rw): Hour units in BCD format.
0x4000401C C   FIELD 20w02 HT (rw): Hour tens in BCD format.
0x4000401C C   FIELD 22w01 PM (rw): AM/PM notation 0: AM or 24-hour format 1: PM
0x4000401C C   FIELD 23w01 MSK3 (rw): Alarm A hours mask 0: Alarm A set if the hours match 1: Hours dont care in Alarm A comparison
0x4000401C C   FIELD 24w04 DU (rw): Date units or day in BCD format.
0x4000401C C   FIELD 28w02 DT (rw): Date tens in BCD format.
0x4000401C C   FIELD 30w01 WDSEL (rw): Week day selection 0: DU[3:0] represents the date units 1: DU[3:0] represents the week day. DT[1:0] is dont care.
0x4000401C C   FIELD 31w01 MSK4 (rw): Alarm A date mask 0: Alarm A set if the date/day match 1: Date/day dont care in Alarm A comparison
0x40004024 B  REGISTER WPR (rw): RTC_WPR register
0x40004024 C   FIELD 00w08 KEY (wo): Write protection key This byte is written by software. Reading this byte always returns 0x00
0x40004028 B  REGISTER SSR (ro): RTC_SSR register
0x40004028 C   FIELD 00w16 SS (ro): Sub second value SS[15:0] is the value in the synchronous prescalers counter. The fraction of a second is given by the formula below: Second fraction = ( PREDIV_S - SS ) / ( PREDIV_S + 1 )
0x4000402C B  REGISTER SHIFTR (rw): RTC_SHIFTR register
0x4000402C C   FIELD 00w15 SUBFS (wo): Subtract a fraction of a second These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR). The value which is written to SUBFS is added to the synchronous prescalers counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by: Delay (seconds) = SUBFS / ( PREDIV_S + 1 ) A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by : Advance (seconds) = ( 1 - ( SUBFS / ( PREDIV_S + 1 ) ) ) .
0x4000402C C   FIELD 31w01 ADD1S (wo): Add one second 0: No effect 1: Add one second to the clock/calendar This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR). This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation.
0x40004030 B  REGISTER TSTR (rw): RTC_TSTR register
0x40004030 C   FIELD 00w04 SU (rw): Second units in BCD format.
0x40004030 C   FIELD 04w03 ST (rw): Second tens in BCD format.
0x40004030 C   FIELD 08w04 MNU (rw): Minute units in BCD format.
0x40004030 C   FIELD 12w03 MNT (rw): Minute tens in BCD format.
0x40004030 C   FIELD 16w04 HU (rw): Hour units in BCD format.
0x40004030 C   FIELD 20w02 HT (rw): Hour tens in BCD format.
0x40004030 C   FIELD 22w01 PM (rw): AM/PM notation 0: AM or 24-hour format 1: PM
0x40004034 B  REGISTER TSDR (rw): RTC_TSDR register
0x40004034 C   FIELD 00w04 DU (rw): Date units in BCD format.
0x40004034 C   FIELD 04w02 DT (rw): Date tens in BCD format.
0x40004034 C   FIELD 08w04 MU (rw): Month units in BCD format.
0x40004034 C   FIELD 12w01 MT (rw): Month tens in BCD format.
0x40004034 C   FIELD 13w03 WDU (rw): Week day units
0x40004038 B  REGISTER TSSSR (ro): RTC_TSSSR register
0x40004038 C   FIELD 00w16 SS (ro): Sub second value SS[15:0] is the value of the synchronous prescalers counter when the timestamp event occurred.
0x4000403C B  REGISTER CALR (rw): RTC_CALR register
0x4000403C C   FIELD 00w09 CALM (rw): Calibration minus The frequency of the calendar is reduced by masking CALM out of 220 RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm. To increase the frequency of the calendar, this feature should be used in conjunction with CALP.
0x4000403C C   FIELD 13w01 CALW16 (rw): Use a 16-second calibration cycle period When CALW16 is set to 1 , the 16-second calibration cycle period is selected.This bit must not be set to 1 if CALW8=1. Note: CALM[0] is stucked at 0 when CALW16=1.
0x4000403C C   FIELD 14w01 CALW8 (rw): Use an 8-second calibration cycle period When CALW8 is set to 1 , the 8-second calibration cycle period is selected. Note: CALM[1:0] are stucked at '00' when CALW8=1.
0x4000403C C   FIELD 15w01 CALP (rw): Increase frequency of RTC by 488.5 ppm 0: No RTCCLK pulses are added. 1: One RTCCLK pulse is effectively inserted every 211 pulses (frequency incresed by 488.5 ppm). This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768 Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 * CALP) - CALM.
0x40004040 B  REGISTER TAMPCR (rw): RTC_TAMPCR register
0x40004040 C   FIELD 00w01 TAMP1E (rw): RTC_TAMP1 input detection enable 0: RTC_TAMP1 detection disabled 1: RTC_TAMP1 detection enabled.
0x40004040 C   FIELD 01w01 TAMP1TRG (rw): Active level for RTC_TAMP1 input If TAMPFLT != 00 0: RTC_TAMP1 input staying low triggers a tamper detection event. 1: RTC_TAMP1 input staying high triggers a tamper detection event. if TAMPFLT = 00: 0: RTC_TAMP1 input rising edge triggers a tamper detection event. 1: RTC_TAMP1 input falling edge triggers a tamper detection event.
0x40004040 C   FIELD 02w01 TAMPIE (rw): Tamper interrupt enable 0: Tamper interrupt disabled 1: Tamper interrupt enabled.
0x40004040 C   FIELD 07w01 TAMPTS (rw): Activate timestamp on tamper detection event 0: Tamper detection event does not cause a timestamp to be saved 1: Save timestamp on tamper detection event TAMPTS is valid even if TSE=0 in the RTC_CR register.
0x40004040 C   FIELD 08w03 TAMPFREQ (rw): Tamper sampling frequency Determines the frequency at which each of the RTC_TAMPx inputs are sampled. 0x0: RTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz) 0x1: RTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz) 0x2: RTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz) 0x3: RTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz) 0x4: RTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz) 0x5: RTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz) 0x6: RTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz) 0x7: RTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)
0x40004040 C   FIELD 11w02 TAMPFLT (rw): RTC_TAMPx filter count These bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a Tamper event. TAMPFLT is valid for each of the RTC_TAMPx inputs. 0x0: Tamper event is activated on edge of RTC_TAMPx input transitions to the active level (no internal pull-up on RTC_TAMPx input). 0x1: Tamper event is activated after 2 consecutive samples at the active level. 0x2: Tamper event is activated after 4 consecutive samples at the active level. 0x3: Tamper event is activated after 8 consecutive samples at the active level.
0x40004040 C   FIELD 13w02 TAMPPRCH (rw): RTC_TAMPx precharge duration These bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the RTC_TAMPx inputs. 0x0: 1 RTCCLK cycle 0x1: 2 RTCCLK cycles 0x2: 4 RTCCLK cycles 0x3: 8 RTCCLK cycles
0x40004040 C   FIELD 15w01 TAMPPUDIS (rw): RTC_TAMPx pull-up disable This bit determines if each of the RTC_TAMPx pins are pre-charged before each sample. 0: Precharge RTC_TAMPx pins before sampling (enable internal pull-up) 1: Disable precharge of RTC_TAMPx pins.
0x40004040 C   FIELD 16w01 TAMP1IE (rw): Tamper 1 interrupt enable 0: Tamper 1 interrupt is disabled if TAMPIE = 0. 1: Tamper 1 interrupt enabled.
0x40004040 C   FIELD 17w01 TAMP1NOERASE (rw): Tamper 1 no erase 0: Tamper 1 event erases the backup registers. 1: Tamper 1 event does not erase the backup registers.
0x40004040 C   FIELD 18w01 TAMP1MF (rw): Tamper 1 mask flag 0: Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection. 1: Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware.The backup registers are not erased.
0x40004044 B  REGISTER ALRMASSR (rw): RTC_ALRMASSR register
0x40004044 C   FIELD 00w15 SS (rw): Sub seconds value This value is compared with the contents of the synchronous prescalers counter to determine if Alarm A is to be activated. Only bits 0 up MASKSS-1 are compared.
0x40004044 C   FIELD 24w04 MASKSS (rw): Mask the most-significant bits starting at this bit 0: No comparison on sub seconds for Alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match). 1: SS[14:1] are dont care in Alarm A comparison. Only SS[0] is compared. 2: SS[14:2] are dont care in Alarm A comparison. Only SS[1:0] are compared. 3: SS[14:3] are dont care in Alarm A comparison. Only SS[2:0] are compared. ... 12: SS[14:12] are dont care in Alarm A comparison. SS[11:0] are compared. 13: SS[14:13] are dont care in Alarm A comparison. SS[12:0] are compared. 14: SS[14] is dont care in Alarm A comparison. SS[13:0] are compared. 15: All 15 SS bits are compared and must match to activate alarm. The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.
0x4000404C B  REGISTER OR (rw): RTC_OR register
0x4000404C C   FIELD 00w01 ALARMOUTTYPE (rw): RTC_ALARM on PA8 output type
0x4000404C C   FIELD 01w01 RTC_OUT_RMP (rw): RTC_OUT remap Setting this bit allows to remap the RTC outputs on PA9 as follows: 0 : If OSEL/= '00' : RTC_ALARM is ouput on PA8 If OSEL= '00' and COE = 1 : RTC_CALIB is output on PA8 1 : If OSEL /= '00' and COE = 0 : RTC_ALARM is output on PA9 If OSEL = '00' and COE = 1: RTC_CALIB is output on PA9 If OSEL /= '00' and COE = 1: RTC_CALIB is output on PA9 and RTC_ALARM is output on PA8. Note: the RTC outputs are functional in DEEPSTOP mode only on PA8.
0x40004050 B  REGISTER BKP0R (rw): RTC_BKPxR register
0x40004050 C   FIELD 00w32 BKP (rw): The application can write or read data to and from these registers. They are powered-on by VDD12o so they are retained during DEEPSTOP mode. The application can write or read data to and from these registers. This register is reset on PORESETn only.
0x40004054 B  REGISTER BKP1R (rw): RTC_BKPxR register
0x40004054 C   FIELD 00w32 BKP (rw): The application can write or read data to and from these registers. They are powered-on by VDD12o so they are retained during DEEPSTOP mode. The application can write or read data to and from these registers. This register is reset on PORESETn only.
0x40005000 A PERIPHERAL TIM16
0x40005000 B  REGISTER CR1 (rw): CR1 register
0x40005000 C   FIELD 00w01 CEN (rw): CEN: Counter enable 0: Counter disabled 1: Counter enabled Note: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.
0x40005000 C   FIELD 01w01 UDIS (rw): UDIS: Update disable This bit is set and cleared by software to enable/disable UEV event generation. 0: UEV enabled. The Update (UEV) event is generated by one of the following events: - Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller Buffered registers are then loaded with their preload values. 1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.
0x40005000 C   FIELD 02w01 URS (rw): URS: Update request source This bit is set and cleared by software to select the UEV event sources. 0: Any of the following events generate an update interrupt or DMA request if enabled. These events can be: - Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.
0x40005000 C   FIELD 03w01 OPM (rw): OPM: One pulse mode 0: Counter is not stopped at update event. 1: Counter stops counting at the next update event (clearing the bit CEN)
0x40005000 C   FIELD 07w01 ARPE (rw): ARPE: Auto-reload preload enable 0: TIMx_ARR register is not buffered 1: TIMx_ARR register is buffered
0x40005000 C   FIELD 08w02 CKD (rw): CKD[1:0]: Clock division This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters (TIx), 00: tDTS=tCK_INT 01: tDTS=2*tCK_INT 10: tDTS=4*tCK_INT 11: Reserved, do not program this value
0x40005000 C   FIELD 11w01 UIF_REMAP (rw): UIFREMAP: UIF status bit remapping 0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31. 1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.
0x40005004 B  REGISTER CR2 (rw): CR2 register
0x40005004 C   FIELD 00w01 CCPC (rw): CCPC: Capture/compare preloaded control 0: CCxE, CCxNE and OCxM bits are not preloaded 1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when COM bit is set. Note: This bit acts only on channels that have a complementary output.
0x40005004 C   FIELD 02w01 CCUS (rw): CCUS: Capture/compare control update selection 0: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only. 1: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI. Note: This bit acts only on channels that have a complementary output.
0x40005004 C   FIELD 03w01 CCDS (rw): CCDS: Capture/compare DMA selection 0: CCx DMA request sent when CCx event occurs 1: CCx DMA requests sent when update event occurs
0x40005004 C   FIELD 04w03 MMS (rw): MMS[2:0]: Master mode selection These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows: 000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset. 001: Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register). 010: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer. 011: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO). 100: Compare - OC1REF signal is used as trigger output (TRGO).
0x40005004 C   FIELD 07w01 TI1S (rw): TI1S: TI1 selection 0: The TIMx_CH1 pin is connected to TI1 input 1: Reserved
0x40005004 C   FIELD 08w01 OIS1 (rw): OIS1: Output Idle state 1 (OC1 output) 0: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0 1: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0 Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BKR register).
0x40005004 C   FIELD 09w01 OIS1N (rw): OIS1N: Output Idle state 1 (OC1N output) 0: OC1N=0 after a dead-time when MOE=0 1: OC1N=1 after a dead-time when MOE=0 Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BKR register).
0x40005008 B  REGISTER SMCR (rw): SMCR register
0x40005008 C   FIELD 00w03 SMS_2_0 (rw): SMS[3:0]: Slave mode selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
0x40005008 C   FIELD 04w03 TS_2_0 (rw): TS[4:0]: Trigger selection This bitfield selects the trigger input to be used to synchronize the counter. 00000: Internal Trigger 0 (ITR0) 00001: Internal Trigger 1 (ITR1) 00010: Internal Trigger 2 (ITR2) 00011: Internal Trigger 3 (ITR3) 00100: TI1 Edge Detector (TI1F_ED) 00101: Filtered Timer Input 1 (TI1FP1) Other codes: Reserved Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition. See Table 79 in IUM: TIM16 register map and reset values on page 469 for more details on ITRx meaning for each Timer.
0x40005008 C   FIELD 07w01 MSM (rw): MSM: Master/slave mode 0: No action 1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.
0x40005008 C   FIELD 16w01 SMS_3 (rw): SMS[3:0]: Slave mode selection. See SMS_LSB description
0x40005008 C   FIELD 20w02 TS_4_3 (rw): TS[4:0]: Trigger selection. See TS_LSB description
0x4000500C B  REGISTER DIER (rw): DIER register
0x4000500C C   FIELD 00w01 UIE (rw): UIE: Update interrupt enable 0: Update interrupt disabled 1: Update interrupt enabled
0x4000500C C   FIELD 01w01 CC1IE (rw): CC1IE: Capture/Compare 1 interrupt enable 0: CC1 interrupt disabled. 1: CC1 interrupt enabled
0x4000500C C   FIELD 05w01 COMIE (rw): COMIE: COM interrupt enable 0: COM interrupt disabled 1: COM interrupt enabled
0x4000500C C   FIELD 06w01 TIE (rw): TIE: Trigger interrupt enable 0: Trigger interrupt disabled 1: Trigger interrupt enabled
0x4000500C C   FIELD 07w01 BIE (rw): BIE: Break interrupt enable 0: Break interrupt disabled 1: Break interrupt enabled
0x4000500C C   FIELD 08w01 UDE (rw): UDE: Update DMA request enable 0: Update DMA request disabled 1: Update DMA request enabled
0x4000500C C   FIELD 09w01 CC1DE (rw): CC1DE: Capture/Compare 1 DMA request enable 0: CC1 DMA request disabled 1: CC1 DMA request enabled
0x4000500C C   FIELD 13w01 CCUDE (rw): CCUDE: CC-Update DMA request Enable. Not used in Blue51. Not available in IUM 0: CC-Update DMA request disabled. 1: CC-Update DMA request enabled.
0x4000500C C   FIELD 14w01 TDE (rw): TDE: Trigger DMA request enable 0: Trigger DMA request disabled 1: Trigger DMA request enabled
0x4000500C C   FIELD 15w01 BDE (rw): BDE: Break DMA request Enable. Not used in Blue51. Not available in IUM 0: Break DMA request disabled. 1: Break DMA request enabled.
0x40005010 B  REGISTER SR (rw): SR register
0x40005010 C   FIELD 00w01 UIF (rw): UIF: Update interrupt flag This bit is set by hardware on an update event. It is cleared by software. 0: No update occurred. 1: Update interrupt pending. This bit is set by hardware when the registers are updated: At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.
0x40005010 C   FIELD 01w01 CC1IF (rw): CC1IF: Capture/Compare 1 interrupt flag If channel CC1 is configured as output: This flag is set by hardware when the counter matches the compare value. It is cleared by software. 0: No match. 1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow If channel CC1 is configured as input: This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx_CCR1 register. 0: No input capture occurred 1: The counter value has been captured in TIMx_CCR1 register (An edge has been detected on IC1 which matches the selected polarity)
0x40005010 C   FIELD 05w01 COMIF (rw): COMIF: COM interrupt flag This flag is set by hardware on a COM event (once the capture compare control bits CCxE, CCxNE, OCxMhave been updated). It is cleared by software. 0: No COM event occurred 1: COM interrupt pending
0x40005010 C   FIELD 06w01 TIF (rw): TIF: Trigger interrupt flag This flag is set by hardware on trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode, both edges in case gated mode is selected). It is cleared by software. 0: No trigger event occurred 1: Trigger interrupt pending
0x40005010 C   FIELD 07w01 BIF (rw): BIF: Break interrupt flag This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active. 0: No break event occurred 1: An active level has been detected on the break input
0x40005010 C   FIELD 09w01 CC1OF (rw): CC1OF: Capture_Compare 1 overcapture flag This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'. 0: No overcapture has been detected 1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
0x40005014 B  REGISTER EGR (rw): EGR register
0x40005014 C   FIELD 00w01 UG (wo): UG: Update generation This bit can be set by software, it is automatically cleared by hardware. 0: No action. 1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected).
0x40005014 C   FIELD 01w01 CC1G (wo): CC1G: Capture/Compare 1 generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. 0: No action. 1: A capture/compare event is generated on channel 1: If channel CC1 is configured as output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If channel CC1 is configured as input: The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.
0x40005014 C   FIELD 05w01 COMG (wo): COMG: Capture/Compare control update generation This bit can be set by software, it is automatically cleared by hardware. 0: No action 1: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits Note: This bit acts only on channels that have a complementary output.
0x40005014 C   FIELD 06w01 TG (wo): TG: Trigger generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. 0: No action 1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled
0x40005014 C   FIELD 07w01 BG (wo): BG: Break generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. 0: No action. 1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.
0x40005018 B  REGISTER CCMR1 (rw): CCMR1 register
0x40005018 B  REGISTER CCMR1_in (rw): CCMR1_in register
0x40005018 C   FIELD 00w02 CC1S (rw): CC1S: Capture/Compare 1 Selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped on TI1 1x: Reserved Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER).
0x40005018 C   FIELD 00w02 CC1S (rw): CC1S: Capture/Compare 1 Selection This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped on TI1 1x: Reserved Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER).
0x40005018 C   FIELD 02w01 OC1FE (rw): OC1FE: Output Compare 1 fast enable This bit is used to accelerate the effect of an event on the trigger in input on the CC output. 0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles. 1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if the channel is configured in PWM1 or PWM2 mode.
0x40005018 C   FIELD 02w02 IC1PSC (rw): IC1PSC: Input capture 1 prescaler This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E='0' (TIMx_CCER register). 00: no prescaler, capture is done each time an edge is detected on the capture input. 01: capture is done once every 2 events 10: capture is done once every 4 events 11: capture is done once every 8 events
0x40005018 C   FIELD 03w01 OC1PE (rw): OC1PE: Output Compare 1 preload enable 0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.. 1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event. Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output). Note: 2: The PWM mode can be used without validating the preload register only in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
0x40005018 C   FIELD 04w03 OC1M_2_0 (rw): OC1M[2:0]: Output Compare 1 mode (bits 2 to 0) These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.
0x40005018 C   FIELD 04w04 IC1F (rw): Bits 7:4 IC1F[3:0]: Input capture 1 filter This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N events are needed to validate a transition on the output: 0000: No filter, sampling is done at fDTS 0001: fSAMPLING=fCK_INT, N=2 0010: fSAMPLING=fCK_INT, N=4 0011: fSAMPLING=fCK_INT, N=8 0100: fSAMPLING=fDTS/2, N= 0101: fSAMPLING=fDTS/2, N=8 0110: fSAMPLING=fDTS/4, N=6 0111: fSAMPLING=fDTS/4, N=8 1000: fSAMPLING=fDTS/8, N=6 1001: fSAMPLING=fDTS/8, N=8 1010: fSAMPLING=fDTS/16, N=5 1011: fSAMPLING=fDTS/16, N=6 1100: fSAMPLING=fDTS/16, N=8 1101: fSAMPLING=fDTS/32, N=5 1110: fSAMPLING=fDTS/32, N=6 1111: fSAMPLING=fDTS/32, N=8
0x40005018 C   FIELD 07w01 OC1CE (rw): OC1CE: Output Compare 1 Clear Enable. Not used in Blue51. Not available in IUM 0: OC1REF is not affected by the ocref_clr_int signal. 1: OC1REF is cleared as soon as a high level is detected on the ocref_clr_int signal.
0x40005018 C   FIELD 16w01 OC1M_3 (rw): OC1M[3]: Output Compare 1 mode (bit 3)
0x40005020 B  REGISTER CCER (rw): CCER register
0x40005020 C   FIELD 00w01 CC1E (rw): CC1E: Capture/Compare 1 output enable CC1 channel configured as output: 0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits. 1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits. CC1 channel configured as input: This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIMx_CCR1) or not. 0: Capture disabled 1: Capture enabled
0x40005020 C   FIELD 01w01 CC1P (rw): CC1P: Capture/Compare 1 output polarity CC1 channel configured as output: 0: OC1 active high 1: OC1 active low CC1 channel configured as input: The CC1NP/CC1P bits select the polarity of TI1FP1 for trigger or capture operations.. 00: Non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode). 01: Inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode. 10: Reserved, do not use this configuration. (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode). Note: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register). 2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated.
0x40005020 C   FIELD 02w01 CC1NE (rw): CC1NE: Capture/Compare 1 complementary output enable 0: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits. 1: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.
0x40005020 C   FIELD 03w01 CC1NP (rw): CC1NP: Capture/Compare 1 complementary output polarity CC1 channel configured as output: 0: OC1N active high 1: OC1N active low CC1 channel configured as input: This bit is used in conjunction with CC1P to define the polarity of TI1FP1. Refer to the description of CC1P. Note: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output). 2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a commutation event is generated.
0x40005024 B  REGISTER CNT (rw): CNT register
0x40005024 C   FIELD 00w16 CNT (rw): CNT[15:0]: Counter value
0x40005024 C   FIELD 31w01 UIF_CPY (ro): UIFCPY: UIF Copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0.
0x40005028 B  REGISTER PSC (rw): PSC register
0x40005028 C   FIELD 00w16 PSC (rw): PSC[15:0]: Prescaler value The counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1). PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in 'reset mode').
0x4000502C B  REGISTER ARR (rw): ARR register
0x4000502C C   FIELD 00w16 ARR (rw): ARR[15:0]: Prescaler value ARR is the value to be loaded in the actual auto-reload register. Refer to the Section 22.3.1: Time-base unit on page 418 for more details about ARR update and behavior. The counter is blocked while the auto-reload value is null.
0x40005030 B  REGISTER RCR (rw): RCR register
0x40005030 C   FIELD 00w08 REP (rw): REP[7:0]: Repetition counter value These bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable. Each time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event. It means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode.
0x40005034 B  REGISTER CCR1 (rw): CCR1 register
0x40005034 C   FIELD 00w16 CCR (rw): CCR1[15:0]: Capture/Compare 1 value If channel CC1 is configured as output: CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output. If channel CC1 is configured as input: CCR1 is the counter value transferred by the last input capture 1 event (IC1).
0x40005044 B  REGISTER BDTR (rw): BDTR register
0x40005044 C   FIELD 00w08 DTG (rw): DTG[7:0]: Dead-time generator setup This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration. DTG[7:5]=0xx => DT=DTG[7:0]x tdtg with tdtg=tDTS DTG[7:5]=10x => DT=(64+DTG[5:0])xtdtg with Tdtg=2xtDTS DTG[7:5]=110 => DT=(32+DTG[4:0])xtdtg with Tdtg=8xtDTS DTG[7:5]=111 => DT=(32+DTG[4:0])xtdtg with Tdtg=16xtDTS Example if TDTS=125ns (8MHz), dead-time possible values are: 0 to 15875 ns by 125 ns steps, 16 us to 31750 ns by 250 ns steps, 32 us to 63 us by 1 us steps, 64 us to 126 us by 2 us steps Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
0x40005044 C   FIELD 08w02 LOCK (rw): LOCK[1:0]: Lock configuration These bits offer a write protection against software errors. 00: LOCK OFF - No bit is write protected 01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register, BKE/BKP/AOE/BKBID/BKDSRM bits in TIMx_BDTR register and all used bits in TIMx_AF1 register can no longer be written. 10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written. 11: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written. Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.
0x40005044 C   FIELD 10w01 OSSI (rw): OSSI: Off-state selection for Idle mode This bit is used when MOE=0 on channels configured as outputs. See OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare enable register (TIMx_CCER)). 0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0) 1: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1. OC/OCN enable output signal=1) Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).
0x40005044 C   FIELD 11w01 OSSR (rw): OSSR: Off-state selection for Run mode This bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer. See OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare enable register (TIMx_CCER)). 0: When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the AFIO logic, which forces a Hi-Z state) 1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer). Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).
0x40005044 C   FIELD 12w01 BKE (rw): BKE: Break enable 1; Break inputs (BRK) enabled Note: 1. This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: 2. Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
0x40005044 C   FIELD 13w01 BKP (rw): BKP: Break polarity 0: Break input BRK is active low. 1: Break input BRK is active high Note: 1. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: 2. Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
0x40005044 C   FIELD 14w01 AOE (rw): AOE: Automatic output enable not be active) Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40005044 C   FIELD 15w01 MOE (rw): MOE: Main output enable This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output. 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit. 1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register) See OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare enable register (TIMx_CCER)).
0x40005044 C   FIELD 26w01 BKDSRM (rw): BKDSRM: Break Disarm 0: Break input BRK is armed 1: Break input BRK is disarmed This bit is cleared by hardware when no break source is active. The BKDSRM bit must be set by software to release the bidirectional output control (opendrain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared. Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
0x40005044 C   FIELD 28w01 BKBID (rw): BKBID: Break Bidirectional 0: Break input BRK in input mode 1: Break input BRK in bidirectional mode In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices. Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
0x40005048 B  REGISTER DCR (rw): DCR register
0x40005048 C   FIELD 00w05 DBA (rw): DBA[4:0]: DMA base address This 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register. Example: 00000: TIMx_CR1, 00001: TIMx_CR2, 00010: Reserved, ... Example: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address.
0x40005048 C   FIELD 08w05 DBL (rw): DBL[4:0]: DMA burst length This 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below). 00000: 1 transfer, 00001: 2 transfers, 00010: 3 transfers, ... 10001: 18 transfers.
0x4000504C B  REGISTER DMAR (rw): DMAR register
0x4000504C C   FIELD 00w16 DMAB (rw): DMAB[15:0]: DMA register for burst accesses A read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4 where TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR).
0x40005050 B  REGISTER OR1 (rw): OR1 register
0x40005050 C   FIELD 00w01 OR1_0 (rw): Not used in Blue51. Not available in IUM
0x40005050 C   FIELD 01w02 TI1_RMP (rw): TI1_RMP[1:0]: Timer 16 input 1 connection This bit is set and cleared by software. 00: TIM16 TI1 is connected to GPIO 01: TIM16 TI1 is connected to LCO 10: TIM16 TI1 is connected to COMP_OUT 11: TIM16 TI1 is connected to MCO
0x40005060 B  REGISTER AF1 (rw): AF1 register
0x40005060 C   FIELD 00w01 BKINE (rw): BKINE: BRK BKIN enable. This bit enables the BKIN alternate function input for the timer's BRK input. BKIN input is ORed with the other enabled BRK sources. 0: BKIN input disabled. 1: BKIN input enabled. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)
0x40005060 C   FIELD 01w01 BKCMP1E (rw): BKCMP1E: BRK COMP1 enable. This bit enables the COMP1 for the timer's BRK input. COMP1 output is ORed with the other enabled BRK sources. 0: COMP1 input disabled. 1: COMP1 input enabled. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)
0x40005060 C   FIELD 09w01 BKINP (rw): BKINP: BRK BKIN input polarity. This bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit. 0: BKIN input is active low. 1: BKIN input is active high. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)
0x40005060 C   FIELD 10w01 BKCMP1P (rw): BKCMP1P: BRK COMP1 input polarity. This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit. 0: COMP1 input is active low. 1: COMP1 input is active high. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)
0x40005068 B  REGISTER TISEL (rw): TISEL register
0x40005068 C   FIELD 00w04 TI1SEL (rw): TI1SEL[3:0]: selects TI1[0] to TI1[15] input 0000: TIMx_CH1 input Others: Reserved
0x40006000 A PERIPHERAL DAC
0x40006000 B  REGISTER CR (rw): CR register
0x40006000 C   FIELD 00w01 EN (rw): EN: DAC channel enable This bit is set and cleared by software to enable/disable DAC channel. 0: DAC channel disabled 1: DAC channel enabled
0x40006000 C   FIELD 01w01 BON (rw): BON: DAC channel output buffer enable. This bit is set and cleared by software to enable/disable DAC channel output buffer. 0: DAC channel output buffer disabled 1: DAC channel output buffer enabled
0x40006000 C   FIELD 02w01 TEN (rw): TEN: DAC channel trigger enable This bit is set and cleared by software to enable/disable DAC channel trigger. 0: DAC channel trigger disabled and data written into the DAC_DHR register are transferred one APB0 clock cycle later to the DAC_DOR register 1: DAC channel trigger enabled and data from the DAC_DHR register are transferred three APB0 clock cycles later to the DAC_DOR register Note: When software trigger is selected, the transfer from the DAC_DHR register to the DAC_DOR register takes only one APB0 clock cycle.
0x40006000 C   FIELD 03w03 TSEL (rw): TSEL[2:0]: DAC channel trigger selection These bits select the external event used to trigger DAC channel. 000: Timer 16 TRGO event 001: PA8 pin event from SYSCFG 010 to 011: Reserved 111: Software trigger Only used if bit TEN = 1 (DAC channel trigger enabled).
0x40006000 C   FIELD 06w02 WAVE (rw): WAVE[1:0]: DAC channel noise/triangle wave generation enable These bits are set and cleared by software. 00: wave generation disabled 01: Noise wave generation enabled 1x: Triangle wave generation enabled Note: Only used if bit TEN = 1 (DAC channel trigger enabled).
0x40006000 C   FIELD 08w04 MAMP (rw): MAMP[3:0]: DAC channel mask amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. 0000: Unmask bit0 of LFSR triangle amplitude equal to 1 0001: Unmask bits[1:0] of LFSR triangle amplitude equal to 3 0010: Unmask bits[2:0] of LFSR triangle amplitude equal to 7 0011: Unmask bits[3:0] of LFSR triangle amplitude equal to 15 0100: Unmask bits[4:0] of LFSR triangle amplitude equal to 31 greater than or equal to 0101: Unmask bits[5:0] of LFSR triangle amplitude equal to 63
0x40006000 C   FIELD 12w01 DMAEN (rw): DMAEN: DAC channel DMA enable This bit is set and cleared by software. 0: DAC channel DMA mode disabled 1: DAC channel DMA mode enabled
0x40006000 C   FIELD 13w01 DMAUDRIE (rw): DMAUDRIE: DAC channel DMA Underrun Interrupt enable This bit is set and cleared by software. 0: DAC channel DMA Underrun Interrupt disabled 1: DAC channel DMA Underrun Interrupt enabled
0x40006000 C   FIELD 14w01 CMPEN (rw): CMPEN: DAC channel output to COMP INMINUS enable. This bit is set and cleared by software. 0: DAC channel output to COMP INMINUS disabled 1: DAC channel output to COMP INMINUS enabled
0x40006000 C   FIELD 15w01 VCMEN (rw): VCMEN: DAC channel output to VCM BUFFER enable. This bit is set and cleared by software. 0: DAC channel output to VCM BUFFER disabled 1: DAC channel output to VCM BUFFER enabled
0x40006000 C   FIELD 16w01 VCMON (rw): VCMON: VCMBUFF power-up. This bit is set and cleared by software. 0: VCM BUFFER OFF 1: VCM BUFFER ON
0x40006004 B  REGISTER SWTRIGR (rw): SWTRIGR register
0x40006004 C   FIELD 00w01 SWTRIG (wo): SWTRIG: DAC channel software trigger This bit is set by software to enable/disable the software trigger. 0: Software trigger disabled 1: Software trigger enabled Note: This bit is cleared by hardware (one APB0 clock cycle later) once the DAC_DHR register value has been loaded into the DAC_DOR register.
0x40006010 B  REGISTER DHR (rw): DHR register
0x40006010 C   FIELD 00w06 DACDHR (rw): DACDHR[5:0]: DAC channel 6-bit data These bits are written by software which specifies 6-bit data for DAC channel.
0x4000602C B  REGISTER DOR (ro): DOR register
0x4000602C C   FIELD 00w06 DACDOR (ro): DACDOR[5:0]: DAC channel data output These bits are read-only, they contain data output for DAC channel.
0x40006034 B  REGISTER SR (rw): SR register
0x40006034 C   FIELD 13w01 DMAUDR (rw): DMAUDR: DAC channel DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1). 0: No DMA underrun error condition occurred for DAC channel 1: DMA underrun error condition occurred for DAC channel (the currently selected trigger is driving DAC channel conversion at a frequency higher than the DMA service capability rate)
0x40007000 A PERIPHERAL LCD
0x40007000 B  REGISTER CR (rw): LCD_CR register
0x40007000 C   FIELD 00w01 LCDEN (rw): LCD controller enable
0x40007000 C   FIELD 01w01 VSEL (rw): Voltage source selection
0x40007000 C   FIELD 02w03 DUTY (rw): Duty selection
0x40007000 C   FIELD 05w02 BIAS (rw): Bias selector
0x40007000 C   FIELD 08w01 BUFEN (rw): Voltage output buffer enable
0x40007004 B  REGISTER FCR (rw): LCD_FCR register
0x40007004 C   FIELD 00w01 HD (rw): High drive enable
0x40007004 C   FIELD 01w01 SOFIE (rw): Start of frame interrupt enable
0x40007004 C   FIELD 03w01 UDDIE (rw): Update display done interrupt enable
0x40007004 C   FIELD 04w03 PON (rw): Pulse ON duration
0x40007004 C   FIELD 07w03 DEAD (rw): Dead time duration
0x40007004 C   FIELD 10w03 CC (rw): Contrast control
0x40007004 C   FIELD 13w03 BLINKF (rw): Blink frequency selection
0x40007004 C   FIELD 16w02 BLINK (rw): Blink mode selection
0x40007004 C   FIELD 18w04 DIV (rw): DIV clock divider
0x40007004 C   FIELD 22w04 PS (rw): PS 16-bit prescaler
0x40007008 B  REGISTER SR (ro): LCD_SR register
0x40007008 C   FIELD 00w01 ENS (ro): LCD enabled status
0x40007008 C   FIELD 01w01 SOF (ro): Start of frame flag
0x40007008 C   FIELD 02w01 UDR (ro): Update display request
0x40007008 C   FIELD 03w01 UDD (ro): Update Display Done
0x40007008 C   FIELD 04w01 RDY (ro): Ready flag
0x40007008 C   FIELD 05w01 FCRSF (ro): LCD Frame Control Register Synchronization flag
0x4000700C B  REGISTER CLR (rw): LCD_CLR register
0x4000700C C   FIELD 01w01 SOFC (wo): Start of frame flag clear
0x4000700C C   FIELD 03w01 UDDC (wo): Update display done clear
0x40007014 B  REGISTER RAM_COM0 (rw): LCD_RAM_COMx register
0x40007014 C   FIELD 00w16 SEGMENT_DATA (rw): Each bit corresponds to one pixel of the LCD display.
0x4000701C B  REGISTER RAM_COM1 (rw): LCD_RAM_COMx register
0x4000701C C   FIELD 00w16 SEGMENT_DATA (rw): Each bit corresponds to one pixel of the LCD display.
0x40007024 B  REGISTER RAM_COM2 (rw): LCD_RAM_COMx register
0x40007024 C   FIELD 00w16 SEGMENT_DATA (rw): Each bit corresponds to one pixel of the LCD display.
0x4000702C B  REGISTER RAM_COM3 (rw): LCD_RAM_COMx register
0x4000702C C   FIELD 00w16 SEGMENT_DATA (rw): Each bit corresponds to one pixel of the LCD display.
0x40007034 B  REGISTER RAM_COM4 (rw): LCD_RAM_COMx register
0x40007034 C   FIELD 00w16 SEGMENT_DATA (rw): Each bit corresponds to one pixel of the LCD display.
0x4000703C B  REGISTER RAM_COM5 (rw): LCD_RAM_COMx register
0x4000703C C   FIELD 00w16 SEGMENT_DATA (rw): Each bit corresponds to one pixel of the LCD display.
0x40007044 B  REGISTER RAM_COM6 (rw): LCD_RAM_COMx register
0x40007044 C   FIELD 00w16 SEGMENT_DATA (rw): Each bit corresponds to one pixel of the LCD display.
0x4000704C B  REGISTER RAM_COM7 (rw): LCD_RAM_COMx register
0x4000704C C   FIELD 00w16 SEGMENT_DATA (rw): Each bit corresponds to one pixel of the LCD display.
0x40008000 A PERIPHERAL DBGMCU
0x40008000 B  REGISTER CR (rw): CR register
0x40008000 C   FIELD 00w01 DBG_SLEEP (rw): Allow debug of the CPU in SLEEP mode - 0: Normal operation. All clocks will be disabled automatically in SLEEP mode - 1: Automatic clock stop disabled. All active CPU clocks and oscillators will continue to run during SLEEP mode, allowing full CPU debug capability. On exit from SLEEP mode, the clock settings will be set to the SLEEP mode exit state.
0x40008000 C   FIELD 01w01 DBG_STOP (rw): Allow debug of the CPU in DEEPSTOP mode - 0: Normal operation. All clocks will be disabled automatically in STOP mode - 1: Automatic clock stop disabled. All active CPU clocks and oscillators will continue to run during STOP mode, allowing full CPU debug capability. On exit from STOP mode, the clock settings will be set to the STOP mode exit state.
0x40008004 B  REGISTER DBG_APB0_FZ (rw): DBG_APB0_FZ register
0x40008004 C   FIELD 00w01 DBG_TIM2_STOP (rw): TIM2 stop in the CPU debug - 0: Normal operation. TIM2 continues to operate while the CPU is in debug mode - 1: Stop in debug. TIM2 is frozen while the CPU is in debug mode.
0x40008004 C   FIELD 01w01 DBG_TIM16_STOP (rw): TIM16 stop in the CPU debug - 0: Normal operation. TIM16 continues to operate while the CPU is in debug mode - 1: Stop in debug. TIM16 is frozen while the CPU is in debug mode.
0x40008004 C   FIELD 12w01 DBG_RTC_STOP (rw): RTC stop in CPU debug - 0: Normal operation. RTC continues to operate while the CPU is in debug mode - 1: Stop in debug. RTC is frozen while the CPU is in debug mode.
0x40008004 C   FIELD 14w01 DBG_IWDG_STOP (rw): IWDG stop in the CPU debug - 0: Normal operation. IWDG continues to operate while the CPU is in debug mode - 1: Stop in debug. IWDG is frozen while the CPU is in debug mode.
0x40008008 B  REGISTER DBG_APB1_FZ (rw): DBG_APB1_FZ register
0x40008008 C   FIELD 21w01 DBG_I2C1_STOP (rw): I2C1 SMBUS timeout stop in CPU debug - 0: Normal operation. I2C1 SMBUS timeout continues to operate while the CPU is in debug mode - 1: Stop in debug. I2C1 SMBUS timeou is frozen while the CPU is in debug mode.
0x40008008 C   FIELD 23w01 DBG_I2C2_STOP (rw): I2C2 SMBUS timeout stop in CPU debug - 0: Normal operation. I2C2 SMBUS timeout continues to operate while the CPU is in debug mode - 1: Stop in debug. I2C2 SMBUS timeou is frozen while the CPU is in debug mode.
0x40009000 A PERIPHERAL COMP
0x40009000 B  REGISTER CSR (rw): CSR register
0x40009000 C   FIELD 00w01 EN (rw): EN: Comparator enable bit This bit is set and cleared by software (only if LOCK not set). It switches on Comparator. 0: Comparator switched OFF 1: Comparator switched ON
0x40009000 C   FIELD 02w02 PWRMODE (rw): PWRMODE[1:0]: Power Mode of the comparator These bits are set and cleared by software (only if LOCK not set). They control the power/speed of the Comparator. 00:High speed 01 or 10:Medium speed 11:Ultra low power
0x40009000 C   FIELD 04w03 INMSEL (rw): INMSEL: Comparator input minus selection bits These bits are set and cleared by software (only if LOCK not set). They select which input is connected to the input minus of comparator. 000: 1/4 VREFINT 001: 1/2 VREFINT 010: 3/4VREFINT 011: VREFINT 100: DAC OUT 101: PA13 110: PB0 111: PB3
0x40009000 C   FIELD 07w02 INPSEL (rw): INPSEL[1:0]: Comparator input plus selection bit This bit is set and cleared by software (only if LOCK not set). 00: PA14 01: PB1 1x: PB2
0x40009000 C   FIELD 15w01 POLARITY (rw): POLARITY: Comparator polarity selection bit This bit is set and cleared by software (only if LOCK not set). It inverts Comparator polarity. 0: Comparator output value not inverted 1: Comparator output value inverted
0x40009000 C   FIELD 16w02 HYST (rw): HYST[1:0]: Comparator hysteresis selection bits These bits are set and cleared by software (only if LOCK not set). They select the Hysteresis voltage of the comparator . 00: No hysteresis 01: Low hysteresis 10: Medium hysteresis 11: High hysteresis
0x40009000 C   FIELD 18w03 BLANKING (rw): BLANKING[2:0]: Comparator blanking source selection bits These bits select which timer output controls the comparator output blanking. 000: No blanking 001: TIM2 OC4 selected as blanking source 010: TIM16 OC1 selected as blanking source All other values: reserved
0x40009000 C   FIELD 22w01 BRGEN (rw): BRGEN: Scaler bridge enable This bit is set and cleared by software (only if LOCK not set). This bit enable the bridge of the scaler. 0: Scaler resistor bridge disable 1: Scaler resistor bridge enable If SCALEN is set and BRGEN is reset, BG voltage reference is available but not 1/4BGAP, 1/2BGAP, 3/4 BGAP. BGAP value is sent instead of 1/4BGAP, 1/2BGAP, 3/4 BGAP. If SCALEN and BRGEN are set, 1/4 BGAP 1/2BGAP 3/4BGAP and BGAP voltage references are available.
0x40009000 C   FIELD 23w01 SCALEN (rw): SCALEN: Voltage scaler enable bit This bit is set and cleared by software. This bit enable the outputs of the VREFINT divider available on the minus input of the Comparator 0: scaler disable 1: scaler enable
0x40009000 C   FIELD 30w01 VALUE (ro): VALUE: Comparator output status bit This bit is read-only. It reflects the current comparator output taking into account POLARITY bit effect.
0x40009000 C   FIELD 31w01 LOCK (ro): LOCK: COMP_CSR register lock bit This bit is set by software and cleared by a hardware system reset. It locks the whole content of the comparator control register, COMP1_CSR[31:0]. 0: COMP1_CSR[31:0] are read/write 1: COMP1_CSR[31:0] are read-only
0x4000A000 A PERIPHERAL LCSC
0x4000A000 B  REGISTER CR0 (rw): LCSC_CR0 register
0x4000A000 C   FIELD 00w14 TMEAS (rw): Measurement Time
0x4000A000 C   FIELD 16w06 TCAP (rw): Capture Time
0x4000A000 C   FIELD 24w03 TICAP (rw): Inter Capture Time
0x4000A004 B  REGISTER CR1 (rw): LCSC_CR1 register
0x4000A004 C   FIELD 00w08 LCAB_DAMP_THRES (rw): LCAB_DAMP_THRES[7:0]: Damping threshold for LCA and LCB
0x4000A004 C   FIELD 10w09 TREC_VCM (rw): VCMBUFF Recovery Time
0x4000A004 C   FIELD 20w11 TSTART_VCM (rw): VCMBUFF Starting Time
0x4000A008 B  REGISTER CR2 (rw): LCSC_CR2 register
0x4000A008 C   FIELD 00w08 TAMP_PSC (rw): Tamper measurement interval.
0x4000A008 C   FIELD 08w08 LCT_DAMP_THRES (rw): Damping threshold for LCT
0x4000A00C B  REGISTER PULSE_CR (rw): LCSC_PULSE_CR register
0x4000A00C C   FIELD 00w04 LCAB_PULSE_WIDTH (rw): Low Pulse Width for LCA and LCB
0x4000A00C C   FIELD 08w04 LCT_PULSE_WIDTH (rw): Low Pulse Width for LCT
0x4000A010 B  REGISTER ENR (rw): LCSC_ENR register
0x4000A010 C   FIELD 00w01 CLKWISE_IE (rw): Clock Wise Interrupt and Wakeup Enable
0x4000A010 C   FIELD 01w01 ACLKWISE_IE (rw): Anti Clock Wise Interrupt and Wakeup Enable
0x4000A010 C   FIELD 02w01 TAMP_IE (rw): Tamper Interrupt and Wakeup Enable
0x4000A010 C   FIELD 03w01 CNT_OFB_WKP_IE (rw): LCAB Counter Out Of Bound wakeup enable
0x4000A010 C   FIELD 31w01 LCSC_EN (rw): LCSC Enable
0x4000A014 B  REGISTER WHEEL_SR (ro): LCSC_WHEEL_SR register
0x4000A014 C   FIELD 00w16 CLKWISE (ro): Number of Clock Wise revolutions
0x4000A014 C   FIELD 16w16 ACLKWISE (ro): Number of Anti Clock Wise revolutions
0x4000A018 B  REGISTER CONFR (rw): LCSC_CONFR register
0x4000A018 C   FIELD 00w16 CLKWISE_THRES (rw): Number of Clock Wise revolutions target
0x4000A018 C   FIELD 16w16 ACLKWISE_THRES (rw): Number of Anti Clock Wise revolutions target
0x4000A01C B  REGISTER COMP_CTN (ro): LCSC_COMP_CTN register
0x4000A01C C   FIELD 00w08 CMP_LCA_CNT (ro): LCA Comparator last damping count
0x4000A01C C   FIELD 10w08 CMP_LCB_CNT (ro): LCB Comparator last damping count
0x4000A01C C   FIELD 20w08 CMP_LCT_CNT (ro): LCT Comparator last damping count
0x4000A020 B  REGISTER SR (ro): LCSC_SR register
0x4000A020 C   FIELD 00w02 CLKWISE_STATE (ro): The current state of the LCSC clockwise FSM:
0x4000A020 C   FIELD 02w02 ACLKWISE_STATE (ro): The current state of the LCSC anti clockwise FSM:
0x4000A020 C   FIELD 04w02 LAST_DIR (ro): The last direction detected:
0x4000A024 B  REGISTER STAT (rw): LCSC_STAT register
0x4000A024 C   FIELD 00w08 MIN_LCAB_CNT (ro): The Minimum of CMP_LCA_CNT, CMP_LCB_CNT reached during the
0x4000A024 C   FIELD 08w08 MAX_LCAB_CNT (ro): The Maximum of CMP_LCA_CNT, CMP_LCB_CNT reached during
0x4000A024 C   FIELD 16w08 MIN_LCAB_CNT_BOUND (rw): The Minimum bound of CMP_LCA_COUNT,
0x4000A024 C   FIELD 24w08 MAX_LCAB_CNT_BOUND (rw): The Maximum bound of CMP_LCA_COUNT,
0x4000A028 B  REGISTER TST_CFG (rw): LCSC Test Configuration Register
0x4000A028 C   FIELD 00w01 TST_EN (rw): Test Enable
0x4000A028 C   FIELD 01w03 TST_CFG (rw): DTB output selection
0x4000A02C B  REGISTER ANATST_CFG (rw): LCSC ANA Test Configuration Register
0x4000A02C C   FIELD 00w01 VCMBUFF_ENOUT_SEL (rw): Selection of the signal to be used to supply the DAC in the LCSC
0x4000A02C C   FIELD 01w01 VCMBUFF_ENOUT (rw): VCMBUFFER output buffer enable pin
0x4000A02C C   FIELD 02w01 VCMBUFF_PWDN_SEL (rw): Selection of the signal to be used to supply the DAC in the LCSC
0x4000A02C C   FIELD 03w01 VCMBUFF_PWDN (rw): VCMBUFF power-down pin
0x4000A02C C   FIELD 04w01 COMP_PWDN_SEL (rw): Selection of the signal to be used to supply the COMP in the LCSC Analog part
0x4000A02C C   FIELD 05w01 COMP_PWDN (rw): COMP power-down pin
0x4000A02C C   FIELD 06w01 DAC_PWDN_SEL (rw): Selection of the signal to be used to supply the DAC in the LCSC Analog part
0x4000A02C C   FIELD 07w01 DAC_PWDN (rw): DAC power-down pin
0x4000A040 B  REGISTER VER (ro): LCSC_VER register
0x4000A040 C   FIELD 04w04 REV (ro): Revision of the RFIP to be used for metal fixes)
0x4000A040 C   FIELD 08w04 VER (ro): Version of the RFIP (to be used for cut upgrades)
0x4000A040 C   FIELD 12w04 PROD (ro): Used for major upgrades (new protocols support / new features)
0x4000A044 B  REGISTER ISR (rw): LCSC_ISR register
0x4000A044 C   FIELD 00w01 CLKWISE_F (rw): Clock Wise Flag:
0x4000A044 C   FIELD 01w01 ACLKWISE_F (rw): Anti Clock Wise Flag:
0x4000A044 C   FIELD 02w01 TAMP_F (rw): Tamper Flag
0x4000A044 C   FIELD 03w01 CNT_OFB_F (rw): Out of Bound Counter Flag
0x41000000 A PERIPHERAL I2C1
0x41000000 B  REGISTER I2C_CR1 (rw): I2C_CR1 register
0x41000000 C   FIELD 00w01 PE (rw): Peripheral enable - 0: Peripheral disable - 1: Peripheral enable
0x41000000 C   FIELD 01w01 TXIE (rw): TX Interrupt enable - 0: Transmit (TXIS) interrupt disabled - 1: Transmit (TXIS) interrupt enabled
0x41000000 C   FIELD 02w01 RXIE (rw): RX Interrupt enable - 0: Receive (RXNE) interrupt disabled - 1: Receive (RXNE) interrupt enabled
0x41000000 C   FIELD 03w01 ADDRIE (rw): Address match Interrupt enable (slave only) - 0: Address match (ADDR) interrupts disabled - 1: Address match (ADDR) interrupts enabled
0x41000000 C   FIELD 04w01 NACKIE (rw): Not acknowledge received Interrupt enable - 0: Not acknowledge (NACKF) received interrupts disabled - 1: Not acknowledge (NACKF) received interrupts enabled
0x41000000 C   FIELD 05w01 STOPIE (rw): STOP detection Interrupt enable - 0: Stop detection (STOPF) interrupt disabled - 1: Stop detection (STOPF) interrupt enabled
0x41000000 C   FIELD 06w01 TCIE (rw): Transfer Complete interrupt enable - 0: Transfer Complete interrupt disabled - 1: Transfer Complete interrupt enabled
0x41000000 C   FIELD 07w01 ERRIE (rw): Error interrupts enable - 0: Error detection interrupts disabled - 1: Error detection interrupts enabled Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)
0x41000000 C   FIELD 08w04 DNF (rw): Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK - 0000: Digital filter disabled - 0001: Digital filter enabled and filtering capability up to 1 tI2CCLK - 1111: digital filter enabled and filtering capability up to15 tI2CCLK
0x41000000 C   FIELD 12w01 ANFOFF (rw): Analog noise filter OFF - 0: Analog noise filter enabled - 1: Analog noise filter disabled
0x41000000 C   FIELD 14w01 TXDMAEN (rw): DMA transmission requests enable - 0: DMA mode disabled for transmission - 1: DMA mode enabled for transmission
0x41000000 C   FIELD 15w01 RXDMAEN (ro): DMA reception requests enable - 0: DMA mode disabled for reception - 1: DMA mode enabled for reception
0x41000000 C   FIELD 16w01 SBC (rw): Slave byte control This bit is used to enable hardware byte control in slave mode. - 0: Slave byte control disabled - 1: Slave byte control enabled
0x41000000 C   FIELD 17w01 NOSTRETCH (rw): Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. - 0: Clock stretching enabled - 1: Clock stretching disabled Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x41000000 C   FIELD 19w01 GCEN (rw): General call enable
0x41000000 C   FIELD 20w01 SMBHEN (rw): SMBus Host address enable - 0: Host address disabled. Address 0b0001000x is NACKed. - 1: Host address enabled. Address 0b0001000x is ACKed.
0x41000000 C   FIELD 21w01 SMBDEN (rw): SMBus Device Default address enable - 0: Device default address disabled. Address 0b1100001x is NACKed. - 1: Device default address enabled. Address 0b1100001x is ACKed.
0x41000000 C   FIELD 22w01 ALERTEN (rw): SMBus alert enable Device mode (SMBHEN=0): - 0: Releases SMBA pin high and Alert Response Address Header disabled: 0001100x followed by NACK. - 1: Drives SMBA pin low and Alert Response Address Header enables: 0001100x followed by ACK. Host mode (SMBHEN=1): - 0: SMBus Alert pin (SMBA) not supported. - 1: SMBus Alert pin (SMBA) supported.
0x41000000 C   FIELD 23w01 PECEN (rw): PEC enable - 0: PEC calculation disabled - 1: PEC calculation enabled
0x41000004 B  REGISTER I2C_CR2 (rw): I2C_CR2 register
0x41000004 C   FIELD 00w10 SADD (rw): Slave address
0x41000004 C   FIELD 10w01 RD_WRN (rw): Transfer direction (master mode) - 0: Master requests a write transfer. - 1: Master requests a read transfer.
0x41000004 C   FIELD 11w01 ADD10 (rw): Ten-bit addressing mode (master mode) - 0: The master operates in 7-bit addressing mode, - 1: The master operates in 10-bit addressing mode
0x41000004 C   FIELD 12w01 HEAD10R (rw): Ten bit (10-bit) address header only read direction (master receiver mode) - 0: The master sends the complete 10 bit slave address read sequence: Start + 2 bytes 10bit address in write direction + Restart + 1st 7 bits of the 10 bit address in read direction. - 1: The master only sends the 1st 7 bits of the 10 bit address, followed by Read direction.
0x41000004 C   FIELD 13w01 START (rw): Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. - 0: No Start generation. - 1: Restart/Start generation: If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free.
0x41000004 C   FIELD 14w01 STOP (rw): Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: - 0: No Stop generation. - 1: Stop generation after current byte transfer.
0x41000004 C   FIELD 15w01 NACK (rw): NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. - 0: an ACK is sent after current received byte. - 1: a NACK is sent after current received byte.
0x41000004 C   FIELD 16w08 NBYTES (rw): Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0.
0x41000004 C   FIELD 24w01 RELOAD (rw): NBYTES reload mode This bit is set and cleared by software. - 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow). - 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded). TCR flag is set when NBYTES data are transferred, stretching SCL low.
0x41000004 C   FIELD 25w01 AUTOEND (rw): Automatic end mode (master mode) This bit is set and cleared by software. - 0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low. - 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred.
0x41000004 C   FIELD 26w01 PECBYTE (rw): Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. - 0: No PEC transfer. - 1: PEC transmission/reception is requested
0x41000008 B  REGISTER I2C_OAR1 (rw): I2C_OAR1 register
0x41000008 C   FIELD 00w10 OA1 (rw): Interface address
0x41000008 C   FIELD 10w01 OA1MODE (rw): Own Address 1 10-bit mode - 0: Own address 1 is a 7-bit address. - 1: Own address 1 is a 10-bit address.
0x41000008 C   FIELD 15w01 OA1EN (rw): Own Address 1 enable - 0: Own address 1 disabled. The received slave address OA1 is NACKed. - 1: Own address 1 enabled. The received slave address OA1 is ACKed.
0x4100000C B  REGISTER I2C_OAR2 (rw): I2C_OAR2 register
0x4100000C C   FIELD 01w07 OA2 (rw): Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0.
0x4100000C C   FIELD 08w03 OA2MSK (rw): Own Address 2 masks - 000: No mask - 001: OA2[1] is masked and dont care. Only OA2[7:2] are compared. - 010: OA2[2:1] are masked and dont care. Only OA2[7:3] are compared. - 011: OA2[3:1] are masked and dont care. Only OA2[7:4] are compared. - 100: OA2[4:1] are masked and dont care. Only OA2[7:5] are compared. - 101: OA2[5:1] are masked and dont care. Only OA2[7:6] are compared. - 110: OA2[6:1] are masked and dont care. Only OA2[7] is compared. - 111: OA2[7:1] are masked and dont care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged.
0x4100000C C   FIELD 15w01 OA2EN (rw): Own Address 2 enable
0x41000010 B  REGISTER I2C_TIMING (rw): I2C_TIMING register
0x41000010 C   FIELD 00w08 SCLL (rw): SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings.
0x41000010 C   FIELD 08w08 SCLH (rw): SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing.
0x41000010 C   FIELD 16w04 SDADEL (rw): Data hold time This field is used to generate the delay tSDADEL between SCL falling edge SDA edge in transmission mode. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing.
0x41000010 C   FIELD 20w04 SCLDEL (rw): Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge in transmission mode. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing.
0x41000010 C   FIELD 28w04 PRESC (rw): Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters and for SCL high and low level counters tPRESC = (PRESC+1) x tI2CCLK
0x41000014 B  REGISTER I2C_TIMEOUT (rw): I2C_TIMEOUT register
0x41000014 C   FIELD 00w12 TIMEOUTA (rw): Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0.
0x41000014 C   FIELD 12w01 TIDLE (rw): Idle clock timeout detection - 0: TIMEOUTA is used to detect SCL low timeout - 1: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition) Note: This bit can be written only when TIMOUTEN=0.
0x41000014 C   FIELD 15w01 TIMEOUTEN (rw): Clock timeout enable - 0: SCL timeout detection is disabled - 1: SCL timeout detection is enabled: when SCL is low for more than tTIMEOUT (TIDLE=0) or high for more than tIDLE (TIDLE=1), a timeout error is detected (TIMEOUT=1).
0x41000014 C   FIELD 16w12 TIMEOUTB (rw): Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0.
0x41000014 C   FIELD 31w01 TEXTEN (rw): Extended clock timeout enable - 0: Extended clock timeout detection is disabled - 1: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more than tLOW:EXT is done by the I2C interface, a timeout error is detected (TIMEOUT=1).
0x41000018 B  REGISTER I2C_ISR (rw): I2C_ISR register
0x41000018 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0.
0x41000018 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 03w01 ADDR (ro): Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 04w01 NACKF (ro): Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 05w01 STOPF (ro): Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 06w01 TC (ro): Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 07w01 TCR (ro): Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set.
0x41000018 C   FIELD 08w01 BERR (ro): Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 09w01 ARLO (ro): Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0.
0x41000018 C   FIELD 11w01 PECERR (ro): PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x41000018 C   FIELD 12w01 TIMEOUT (ro): Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x41000018 C   FIELD 13w01 ALERT (ro): SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x41000018 C   FIELD 15w01 BUSY (ro): Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0.
0x41000018 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1). - 0: Write transfer, slave enters receiver mode. - 1: Read transfer, slave enters transmitter mode.
0x41000018 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address.
0x4100001C B  REGISTER I2C_ICR (rw): I2C_ICR register
0x4100001C C   FIELD 03w01 ADDRCF (wo): Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register.
0x4100001C C   FIELD 04w01 NACKCF (wo): Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register.
0x4100001C C   FIELD 05w01 STOPCF (wo): Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register.
0x4100001C C   FIELD 08w01 BERRCF (wo): Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register.
0x4100001C C   FIELD 09w01 ARLOCF (wo): Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register.
0x4100001C C   FIELD 10w01 OVRCF (wo): Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register.
0x4100001C C   FIELD 11w01 PECCF (wo): PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x4100001C C   FIELD 12w01 TIMOUTCF (wo): Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x4100001C C   FIELD 13w01 ALERTCF (wo): Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x41000020 B  REGISTER I2C_PEC (ro): I2C_PEC register
0x41000020 C   FIELD 00w08 PEC (ro): Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0.
0x41000024 B  REGISTER I2C_RXDR (ro): I2C_RXDR register
0x41000024 C   FIELD 00w08 RXDATA (ro): Eight bit (8-bit) receive data Data byte received from the I2C bus.
0x41000028 B  REGISTER I2C_TXDR (rw): I2C_TXDR register
0x41000028 C   FIELD 00w08 TXDATA (rw): Eight bits (8-bit) transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1.
0x41001000 A PERIPHERAL I2C2
0x41001000 B  REGISTER I2C_CR1 (rw): I2C_CR1 register
0x41001000 C   FIELD 00w01 PE (rw): Peripheral enable - 0: Peripheral disable - 1: Peripheral enable
0x41001000 C   FIELD 01w01 TXIE (rw): TX Interrupt enable - 0: Transmit (TXIS) interrupt disabled - 1: Transmit (TXIS) interrupt enabled
0x41001000 C   FIELD 02w01 RXIE (rw): RX Interrupt enable - 0: Receive (RXNE) interrupt disabled - 1: Receive (RXNE) interrupt enabled
0x41001000 C   FIELD 03w01 ADDRIE (rw): Address match Interrupt enable (slave only) - 0: Address match (ADDR) interrupts disabled - 1: Address match (ADDR) interrupts enabled
0x41001000 C   FIELD 04w01 NACKIE (rw): Not acknowledge received Interrupt enable - 0: Not acknowledge (NACKF) received interrupts disabled - 1: Not acknowledge (NACKF) received interrupts enabled
0x41001000 C   FIELD 05w01 STOPIE (rw): STOP detection Interrupt enable - 0: Stop detection (STOPF) interrupt disabled - 1: Stop detection (STOPF) interrupt enabled
0x41001000 C   FIELD 06w01 TCIE (rw): Transfer Complete interrupt enable - 0: Transfer Complete interrupt disabled - 1: Transfer Complete interrupt enabled
0x41001000 C   FIELD 07w01 ERRIE (rw): Error interrupts enable - 0: Error detection interrupts disabled - 1: Error detection interrupts enabled Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)
0x41001000 C   FIELD 08w04 DNF (rw): Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK - 0000: Digital filter disabled - 0001: Digital filter enabled and filtering capability up to 1 tI2CCLK - 1111: digital filter enabled and filtering capability up to15 tI2CCLK
0x41001000 C   FIELD 12w01 ANFOFF (rw): Analog noise filter OFF - 0: Analog noise filter enabled - 1: Analog noise filter disabled
0x41001000 C   FIELD 14w01 TXDMAEN (rw): DMA transmission requests enable - 0: DMA mode disabled for transmission - 1: DMA mode enabled for transmission
0x41001000 C   FIELD 15w01 RXDMAEN (ro): DMA reception requests enable - 0: DMA mode disabled for reception - 1: DMA mode enabled for reception
0x41001000 C   FIELD 16w01 SBC (rw): Slave byte control This bit is used to enable hardware byte control in slave mode. - 0: Slave byte control disabled - 1: Slave byte control enabled
0x41001000 C   FIELD 17w01 NOSTRETCH (rw): Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. - 0: Clock stretching enabled - 1: Clock stretching disabled Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x41001000 C   FIELD 19w01 GCEN (rw): General call enable - 0: General call disabled. Address 0b00000000 is NACKed. - 1: General call enabled. Address 0b00000000 is ACKed.
0x41001000 C   FIELD 20w01 SMBHEN (rw): SMBus Host address enable - 0: Host address disabled. Address 0b0001000x is NACKed. - 1: Host address enabled. Address 0b0001000x is ACKed.
0x41001000 C   FIELD 21w01 SMBDEN (rw): SMBus Device Default address enable - 0: Device default address disabled. Address 0b1100001x is NACKed. - 1: Device default address enabled. Address 0b1100001x is ACKed.
0x41001000 C   FIELD 22w01 ALERTEN (rw): SMBus alert enable Device mode (SMBHEN=0): - 0: Releases SMBA pin high and Alert Response Address Header disabled: 0001100x followed by NACK. - 1: Drives SMBA pin low and Alert Response Address Header enables: 0001100x followed by ACK. Host mode (SMBHEN=1): - 0: SMBus Alert pin (SMBA) not supported. - 1: SMBus Alert pin (SMBA) supported.
0x41001000 C   FIELD 23w01 PECEN (rw): PEC enable - 0: PEC calculation disabled - 1: PEC calculation enabled
0x41001004 B  REGISTER I2C_CR2 (rw): I2C_CR2 register
0x41001004 C   FIELD 00w10 SADD (rw): Slave address
0x41001004 C   FIELD 10w01 RD_WRN (rw): Transfer direction (master mode) - 0: Master requests a write transfer. - 1: Master requests a read transfer.
0x41001004 C   FIELD 11w01 ADD10 (rw): Ten-bit addressing mode (master mode) - 0: The master operates in 7-bit addressing mode, - 1: The master operates in 10-bit addressing mode
0x41001004 C   FIELD 12w01 HEAD10R (rw): Ten bit (10-bit) address header only read direction (master receiver mode) - 0: The master sends the complete 10 bit slave address read sequence: Start + 2 bytes 10bit address in write direction + Restart + 1st 7 bits of the 10 bit address in read direction. - 1: The master only sends the 1st 7 bits of the 10 bit address, followed by Read direction.
0x41001004 C   FIELD 13w01 START (rw): Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. - 0: No Start generation. - 1: Restart/Start generation: If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free.
0x41001004 C   FIELD 14w01 STOP (rw): Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: - 0: No Stop generation. - 1: Stop generation after current byte transfer.
0x41001004 C   FIELD 15w01 NACK (rw): NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. - 0: an ACK is sent after current received byte. - 1: a NACK is sent after current received byte.
0x41001004 C   FIELD 16w08 NBYTES (rw): Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0.
0x41001004 C   FIELD 24w01 RELOAD (rw): NBYTES reload mode This bit is set and cleared by software. - 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow). - 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded). TCR flag is set when NBYTES data are transferred, stretching SCL low.
0x41001004 C   FIELD 25w01 AUTOEND (rw): Automatic end mode (master mode) This bit is set and cleared by software. - 0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low. - 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred.
0x41001004 C   FIELD 26w01 PECBYTE (rw): Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. - 0: No PEC transfer. - 1: PEC transmission/reception is requested
0x41001008 B  REGISTER I2C_OAR1 (rw): I2C_OAR1 register
0x41001008 C   FIELD 00w10 OA1 (rw): Interface address
0x41001008 C   FIELD 10w01 OA1MODE (rw): Own Address 1 10-bit mode - 0: Own address 1 is a 7-bit address. - 1: Own address 1 is a 10-bit address.
0x41001008 C   FIELD 15w01 OA1EN (rw): Own Address 1 enable - 0: Own address 1 disabled. The received slave address OA1 is NACKed. - 1: Own address 1 enabled. The received slave address OA1 is ACKed.
0x4100100C B  REGISTER I2C_OAR2 (rw): I2C_OAR2 register
0x4100100C C   FIELD 01w07 OA2 (rw): Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0.
0x4100100C C   FIELD 08w03 OA2MSK (rw): Own Address 2 masks - 000: No mask - 001: OA2[1] is masked and dont care. Only OA2[7:2] are compared. - 010: OA2[2:1] are masked and dont care. Only OA2[7:3] are compared. - 011: OA2[3:1] are masked and dont care. Only OA2[7:4] are compared. - 100: OA2[4:1] are masked and dont care. Only OA2[7:5] are compared. - 101: OA2[5:1] are masked and dont care. Only OA2[7:6] are compared. - 110: OA2[6:1] are masked and dont care. Only OA2[7] is compared. - 111: OA2[7:1] are masked and dont care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged.
0x4100100C C   FIELD 15w01 OA2EN (rw): Own Address 2 enable - 0: Own address 2 disabled. The received slave address OA2 is NACKed. - 1: Own address 2 enabled. The received slave address OA2 is ACKed.
0x41001010 B  REGISTER I2C_TIMING (rw): I2C_TIMING register
0x41001010 C   FIELD 00w08 SCLL (rw): SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings.
0x41001010 C   FIELD 08w08 SCLH (rw): SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing.
0x41001010 C   FIELD 16w04 SDADEL (rw): Data hold time This field is used to generate the delay tSDADEL between SCL falling edge SDA edge in transmission mode. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing.
0x41001010 C   FIELD 20w04 SCLDEL (rw): Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge in transmission mode. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing.
0x41001010 C   FIELD 28w04 PRESC (rw): Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters and for SCL high and low level counters tPRESC = (PRESC+1) x tI2CCLK
0x41001014 B  REGISTER I2C_TIMEOUT (rw): I2C_TIMEOUT register
0x41001014 C   FIELD 00w12 TIMEOUTA (rw): Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0.
0x41001014 C   FIELD 12w01 TIDLE (rw): Idle clock timeout detection - 0: TIMEOUTA is used to detect SCL low timeout - 1: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition) Note: This bit can be written only when TIMOUTEN=0.
0x41001014 C   FIELD 15w01 TIMEOUTEN (rw): Clock timeout enable - 0: SCL timeout detection is disabled - 1: SCL timeout detection is enabled: when SCL is low for more than tTIMEOUT (TIDLE=0) or high for more than tIDLE (TIDLE=1), a timeout error is detected (TIMEOUT=1).
0x41001014 C   FIELD 16w12 TIMEOUTB (rw): Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0.
0x41001014 C   FIELD 31w01 TEXTEN (rw): Extended clock timeout enable - 0: Extended clock timeout detection is disabled - 1: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more than tLOW:EXT is done by the I2C interface, a timeout error is detected (TIMEOUT=1).
0x41001018 B  REGISTER I2C_ISR (rw): I2C_ISR register
0x41001018 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0.
0x41001018 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 03w01 ADDR (ro): Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 04w01 NACKF (ro): Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 05w01 STOPF (ro): Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 06w01 TC (ro): Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 07w01 TCR (ro): Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set.
0x41001018 C   FIELD 08w01 BERR (ro): Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 09w01 ARLO (ro): Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0.
0x41001018 C   FIELD 11w01 PECERR (ro): PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x41001018 C   FIELD 12w01 TIMEOUT (ro): Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x41001018 C   FIELD 13w01 ALERT (ro): SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x41001018 C   FIELD 15w01 BUSY (ro): Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0.
0x41001018 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1). - 0: Write transfer, slave enters receiver mode. - 1: Read transfer, slave enters transmitter mode.
0x41001018 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address.
0x4100101C B  REGISTER I2C_ICR (rw): I2C_ICR register
0x4100101C C   FIELD 03w01 ADDRCF (wo): Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register.
0x4100101C C   FIELD 04w01 NACKCF (wo): Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register.
0x4100101C C   FIELD 05w01 STOPCF (wo): Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register.
0x4100101C C   FIELD 08w01 BERRCF (wo): Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register.
0x4100101C C   FIELD 09w01 ARLOCF (wo): Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register.
0x4100101C C   FIELD 10w01 OVRCF (wo): Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register.
0x4100101C C   FIELD 11w01 PECCF (wo): PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x4100101C C   FIELD 12w01 TIMOUTCF (wo): Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x4100101C C   FIELD 13w01 ALERTCF (wo): Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section 22.3: I2C implementation.
0x41001020 B  REGISTER I2C_PEC (ro): I2C_PEC register
0x41001020 C   FIELD 00w08 PEC (ro): Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0.
0x41001024 B  REGISTER I2C_RXDR (ro): I2C_RXDR register
0x41001024 C   FIELD 00w08 RXDATA (ro): Eight bit (8-bit) receive data Data byte received from the I2C bus.
0x41001028 B  REGISTER I2C_TXDR (rw): I2C_TXDR register
0x41001028 C   FIELD 00w08 TXDATA (rw): Eight bits (8-bit) transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1.
0x41002000 A PERIPHERAL SPI
0x41002000 B  REGISTER SSPCR1 (rw): SPI_SSPCR1 register
0x41002000 C   FIELD 00w01 CPHA (rw): Clock phase - 0: The first clock transition is the first data capture edge - 1: The second clock transition is the first data capture edge
0x41002000 C   FIELD 01w01 CPOL (rw): Clock polarity - 0: CK to 0 when idle - 1: CK to 1 when idle
0x41002000 C   FIELD 02w01 MSTR (rw): Master selection - 0: Slave configuration - 1: Master configuration
0x41002000 C   FIELD 03w03 BR (rw): Baud rate control - 000: fPCLK/2 - 001: fPCLK/4 - 010: fPCLK/8 - 011: fPCLK/16 - 100: fPCLK/32 - 101: fPCLK/64 - 110: fPCLK/128 - 111: fPCLK/256
0x41002000 C   FIELD 06w01 SPE (rw): SPI enable - 0: Peripheral disabled - 1: Peripheral enabled
0x41002000 C   FIELD 07w01 LSBFIRST (rw): Frame format - 0: data is transmitted / received with the MSB first - 1: data is transmitted / received with the LSB first
0x41002000 C   FIELD 08w01 SSI (rw): Internal slave select This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.
0x41002000 C   FIELD 09w01 SSM (rw): Software slave management When the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit. - 0: Software slave management disabled - 1: Software slave management enabled
0x41002000 C   FIELD 10w01 RXONLY (rw): Receive only mode enabled. This bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive only mode is active.This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted. - 0: Full duplex (Transmit and receive) - 1: Output disabled (Receive-only mode)
0x41002000 C   FIELD 11w01 CRCL (rw): CRC length This bit is set and cleared by software to select the CRC length. - 0: 8-bit CRC length - 1: 16-bit CRC length
0x41002000 C   FIELD 12w01 CRCNEXT (rw): Transmit CRC next - 0: Next transmit value is from Tx buffer - 1: Next transmit value is from Tx CRC register
0x41002000 C   FIELD 13w01 CRCEN (rw): Hardware CRC calculation enable - 0: CRC calculation disabled - 1: CRC calculation Enabled
0x41002000 C   FIELD 14w01 BIDIOE (rw): Output enable in bidirectional mode This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode - 0: Output disabled (receive-only mode) - 1: Output enabled (transmit-only mode)
0x41002000 C   FIELD 15w01 BIDIMODE (rw): Bidirectional data mode enable. This bit enables half-duplex communication using common single bidirectional data line. Keep RXONLY bit clear when bidirectional mode is active. - 0: 2-line unidirectional data mode selected - 1: 1-line bidirectional data mode selected
0x41002004 B  REGISTER SSPCR2 (rw): SPI_SSPCR2 register
0x41002004 C   FIELD 00w01 RXDMAEN (rw): Rx buffer DMA enable When this bit is set, a DMA request is generated whenever the RXNE flag is set. - 0: Rx buffer DMA disabled - 1: Rx buffer DMA enabled
0x41002004 C   FIELD 01w01 TXDMAEN (rw): Tx buffer DMA enable When this bit is set, a DMA request is generated whenever the TXE flag is set. - 0: Tx buffer DMA disabled - 1: Tx buffer DMA enabled
0x41002004 C   FIELD 02w01 SSOE (rw): SS output enable - 0: SS output is disabled in master mode and the SPI interface can work in multimaster configuration - 1: SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multimaster environment.
0x41002004 C   FIELD 03w01 NSSP (rw): NSS pulse management This bit is used in master mode only. it allow the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer. It has no meaning if CPHA = 1, or FRF = 1. - 0: No NSS pulse - 1: NSS pulse generated
0x41002004 C   FIELD 04w01 FRF (rw): Frame format - 0: SPI Motorola mode - 1 SPI TI mode
0x41002004 C   FIELD 05w01 ERRIE (rw): Error interrupt enable This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I2S mode). - 0: Error interrupt is masked - 1: Error interrupt is enabled
0x41002004 C   FIELD 06w01 RXNEIE (rw): RX buffer not empty interrupt enable - 0: RXNE interrupt masked - 1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set.
0x41002004 C   FIELD 07w01 TXEIE (rw): Tx buffer empty interrupt enable - 0: TXE interrupt masked - 1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.
0x41002004 C   FIELD 08w04 DS (rw): Data size These bits configure the data length for SPI transfers: - 0000: Not used - 0001: Not used - 0010: Not used - 0011: 4-bit - 0100: 5-bit - 0101: 6-bit - 0110: 7-bit - 0111: 8-bit - 1000: 9-bit - 1001: 10-bit - 1010: 11-bit - 1011: 12-bit - 1100: 13-bit - 1101: 14-bit - 1110: 15-bit - 1111: 16-bit If software attempts to write one of the 'Not used' values, they are forced to the value '0111'(8-bit).
0x41002004 C   FIELD 12w01 FRXTH (rw): FIFO reception threshold FRXTH shall be set according the read access (16-bit or 8-bit) to the FIFO. This bit is used to set the threshold of the RXFIFO that triggers an RXNE event - 0: RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit) - 1: RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)
0x41002004 C   FIELD 13w01 LDMA_RX (rw): Last DMA transfer for reception This bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length = 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register). - 0: Number of data to transfer is even - 1: Number of data to transfer is odd
0x41002004 C   FIELD 14w01 LDMA_TX (rw): Last DMA transfer for transmission This bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length = 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register). - 0: Number of data to transfer is even - 1: Number of data to transfer is odd
0x41002008 B  REGISTER SSPSR (rw): SPI_SSPSR register
0x41002008 C   FIELD 00w01 RXNE (ro): Receive buffer not empty - 0: Rx buffer empty - 1: Rx buffer not empty
0x41002008 C   FIELD 01w01 TXE (ro): Transmit buffer empty - 0: No more empty space in Tx buffer. (software shall not write data to the Tx buffer). - 1: At least one empty space in Tx buffer. (software may write data to the Tx buffer).
0x41002008 C   FIELD 02w01 CHSIDE (ro): Channel side - 0: Channel Left has to be transmitted or has been received - 1: Channel Right has to be transmitted or has been received
0x41002008 C   FIELD 03w01 UDR (ro): Underrun flag - 0: No underrun occurred - 1: Underrun occurred
0x41002008 C   FIELD 04w01 CRCERR (rw): CRC error flag - 0: CRC value received matches the SPIx_RXCRCR value - 1: CRC value received does not match the SPIx_RXCRCR value This flag is set by hardware and cleared by software writing 0.
0x41002008 C   FIELD 05w01 MODF (ro): Mode fault - 0: No mode fault occurred - 1: Mode fault occurred
0x41002008 C   FIELD 06w01 OVR (ro): Overrun flag - 0: No overrun occurred - 1: Overrun occurred
0x41002008 C   FIELD 07w01 BSY (ro): Busy flag - 0: SPI (or I2S) not busy - 1: SPI (or I2S) is busy in communication or Tx buffer is not empty This flag is set and cleared by hardware.
0x41002008 C   FIELD 08w01 FRE (ro): Frame format error This flag is used for SPI in TI slave mode and I2S slave mode. Refer to Section 18.5.10: SPI error flags and Section 18.7.6: I2S error flags. This flag is set by hardware and reset when SPIx_SR is read by software. - 0: No frame format error - 1: A frame format error occurred
0x41002008 C   FIELD 09w02 FRLVL (ro): FIFO reception level These bits are set and cleared by hardware. - 00: FIFO empty - 01: 1/4 FIFO - 10: 1/2 FIFO - 11: FIFO full
0x41002008 C   FIELD 11w02 FTLVL (ro): FIFO Transmission Level These bits are set and cleared by hardware. - 00: FIFO empty - 01: 1/4 FIFO - 10: 1/2 FIFO - 11: FIFO full (considered as FULL when the FIFO threshold is greater than 1/2)
0x4100200C B  REGISTER SSPDR (rw): SPI_SSPDR register
0x4100200C C   FIELD 00w16 DR (rw): Data register Data received or to be transmitted The data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO (See Section 18.5.8: Data transmission and reception procedures). Note: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used.
0x41002010 B  REGISTER SSPCRCPR (rw): SPI_SSPCRCPR register
0x41002010 C   FIELD 00w16 CRCPOLY (rw): CRC polynomial register This register contains the polynomial for the CRC calculation. The CRC polynomial (0007h) is the reset value of this register. Another polynomial can be configured as required.
0x41002014 B  REGISTER SSPRXCRCR (ro): SPI_SSPRXCRCR register
0x41002014 C   FIELD 00w16 RXCRC (ro): Rx CRC register When CRC calculation is enabled, the RxCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register. Only the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard. The entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard. A read to this register when the BSY Flag is set could return an incorrect value.
0x41002018 B  REGISTER SSPTXCRCR (ro): SPI_SSPTXCRCR register
0x41002018 C   FIELD 00w01 TXCRC (ro): Tx CRC register When CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the Tx CRC register When CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register. Only the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard. The entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard. Note: A read to this register when the BSY flag is set could return an incorrect value. These bits are not used in I2S mode.
0x41004000 A PERIPHERAL USART
0x41004000 B  REGISTER CR1 (rw): CR1 register
0x41004000 C   FIELD 00w01 UE (rw): UE: USART enable When this bit is cleared, the USART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the USART is kept, but all the status flags, in the USART_ISR are reset. This bit is set and cleared by software. -0: USART prescaler and outputs disabled, low power mode -1: USART enabled
0x41004000 C   FIELD 02w01 RE (rw): RE: Receiver enable This bit enables the receiver. It is set and cleared by software. -0: Receiver is disabled -1: Receiver is enabled and begins searching for a start bit
0x41004000 C   FIELD 03w01 TE (rw): TE: Transmitter enable This bit enables the transmitter. It is set and cleared by software. -0: Transmitter is disabled -1: Transmitter is enabled
0x41004000 C   FIELD 04w01 IDLEIE (rw): IDLEIE: IDLE interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated whenever IDLE=1 in the USART_ISR register
0x41004000 C   FIELD 05w01 RXNEIE_RXFNEIE (rw): RXNEIE/RXFNEIE: Receive data register not empty/RXFIFO not empty interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the USART_ISR register
0x41004000 C   FIELD 06w01 TCIE (rw): TCIE: Transmission complete interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated whenever TC=1 in the USART_ISR register
0x41004000 C   FIELD 07w01 TXEIE_TXFNFIE (rw): TXEIE/TXFNFIE: Transmit data regsiter empty/TXFIFO not full interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated whenever TXE/TXFNF =1 in the USART_ISR register
0x41004000 C   FIELD 08w01 PEIE (rw): PEIE: PE interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated whenever PE=1 in the USART_ISR register
0x41004000 C   FIELD 09w01 PS (rw): PS: Parity selection This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte. -0: Even parity -1: Odd parity This bit field can only be written when the USART is disabled (UE=0).
0x41004000 C   FIELD 10w01 PCE (rw): PCE: Parity control enable This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). -0: Parity control disabled -1: Parity control enabled This bit field can only be written when the USART is disabled (UE=0).
0x41004000 C   FIELD 11w01 WAKE (rw): WAKE: Receiver wakeup method This bit determines the USART wakeup method from Mute mode. It is set or cleared by software. -0: Idle line -1: Address mark This bit field can only be written when the USART is disabled (UE=0).
0x41004000 C   FIELD 12w01 M_0 (rw): M0: Word length This bit, with bit 28 (M1) determine the word length. It is set or cleared by software. See Bit -28 (M1)description. This bit can only be written when the USART is disabled (UE=0).
0x41004000 C   FIELD 13w01 MME (rw): MME: Mute mode enable This bit activates the mute mode function of the USART. When set, the USART can switch between the active and mute modes, as defined by the WAKE bit. It is set and cleared by software. -0: Receiver in active mode permanently -1: Receiver can switch between mute mode and active mode
0x41004000 C   FIELD 14w01 CMIE (rw): CMIE: Character match interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated when the CMF bit is set in the USART_ISR register.
0x41004000 C   FIELD 15w01 OVER8 (rw): OVER8: Oversampling mode -0: Oversampling by 16 This bit can only be written when the USART is disabled (UE=0).
0x41004000 C   FIELD 16w05 DEDT (rw): DEDT[4:0]: Driver Enable deassertion time This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate). If the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed. This bit field can only be written when the USART is disabled (UE=0).
0x41004000 C   FIELD 21w05 DEAT (rw): DEAT[4:0]: Driver Enable assertion time This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate). This bit field can only be written when the USART is disabled (UE=0).
0x41004000 C   FIELD 26w01 RTOIE (rw): RTOIE: Receiver timeout interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when the RTOF bit is set in the USART_ISR register
0x41004000 C   FIELD 27w01 EOBIE (rw): EOBIE: End of Block interrupt enable This bit is set and cleared by software.
0x41004000 C   FIELD 28w01 M_1 (rw): Word length This bit, with bit 12 (M0) determine the word length. It is set or cleared by software. M[1:0] = 00: 1 Start bit, 8 Data bits, n Stop bit M[1:0] = 01: 1 Start bit, 9 Data bits, n Stop bit M[1:0] = 10: 1 Start bit, 7 Data bits, n Stop bit This bit can only be written when the USART is disabled (UE=0).s
0x41004000 C   FIELD 29w01 FIFOEN (rw): FIFOEN :FIFO mode enable This bit is set and cleared by software. -0: FIFO mode is disabled. -1: FIFO mode is enabled.
0x41004000 C   FIELD 30w01 TXFEIE (rw): TXFEIE :TXFIFO empty interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when TXFE=1 in the USART_ISR register
0x41004000 C   FIELD 31w01 RXFFIE (rw): RXFFIE :RXFIFO Full interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when RXFF=1 in the USART_ISR register
0x41004004 B  REGISTER CR2 (rw): CR2 register
0x41004004 C   FIELD 00w01 SLVEN (rw): SLVEN: Synchronous Slave mode enable When the SLVEN bit is set, the synchronous slave mode is enabled. -0: Slave mode disabled. -1: Slave mode enabled. Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value
0x41004004 C   FIELD 03w01 DIS_NSS (rw): DIS_NSS When the DSI_NSS bit is set, the NSS pin input will be ignored. -0: SPI slave selection depends on NSS input pin. -1: SPI slave will be always selected and NSS input pin will be ignored. Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value
0x41004004 C   FIELD 04w01 ADDM7 (rw): ADDM7:7-bit Address Detection/4-bit Address Detection This bit is for selection between 4-bit address detection or 7-bit address detection. -0: 4-bit address detection -1: 7-bit address detection (in 8-bit data mode) This bit can only be written when the USART is disabled (UE=0)
0x41004004 C   FIELD 05w01 LBDL (rw): LBDL: LIN break detection length This bit is for selection between 11 bit or 10 bit break detection. -0: 10-bit break detection -1: 11-bit break detection This bit can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 06w01 LBDIE (rw): LBDIE: LIN break detection interrupt enable Break interrupt mask (break detection using break delimiter). -0: Interrupt is inhibited -1: An interrupt is generated whenever LBDF=1 in the USART_ISR register
0x41004004 C   FIELD 08w01 LBCL (rw): LBCL: Last bit clock pulse This bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB) has to be output on the SCLK pin in synchronous mode. -0: The clock pulse of the last data bit is not output to the SCLK pin -1: The clock pulse of the last data bit is output to the SCLK pin Caution: The last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit format selected by the M bit in the USART_CR1 register. This bit can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 09w01 CPHA (rw): CPHA: Clock phase This bit is used to select the phase of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPOL bit to produce the desired clock/data relationship (see Figure 137 and Figure 138) -0: The first clock transition is the first data capture edge -1: The second clock transition is the first data capture edge This bit can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 10w01 CPOL (rw): CPOL: Clock polarity This bit allows the user to select the polarity of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship -0: Steady low value on SCLK pin outside transmission window -1: Steady high value on SCLK pin outside transmission window This bit can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 11w01 CLKEN (rw): CLKEN: Clock enable This bit allows the user to enable the SCLK pin. -0: SCLK pin disabled -1: SCLK pin enabled This bit can only be written when the USART is disabled (UE=0). Note: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and forced by hardware to 0. Please refer to Section 23.4: USART implementation on page 483. Note: In Smartcard mode, in order to provide correctly the SCLK clock to the smartcard, the steps below must be respected: - UE = 0 - SCEN = 1 - GTPR configuration - CLKEN= 1 - UE = 1
0x41004004 C   FIELD 12w02 STOP (rw): STOP[1:0]: STOP bits These bits are used for programming the stop bits. -00: 1 stop bit -01: 0.5 stop bit. -10: 2 stop bits -11: 1.5 stop bits This bit field can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 14w01 LINEN (rw): LINEN: LIN mode enable This bit is set and cleared by software. -0: LIN mode disabled -1: LIN mode enabled The LIN mode enables the capability to send LIN Synch Breaks (13 low bits) using the SBKRQ bit in the USART_CR1 register, and to detect LIN Sync breaks. This bit field can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 15w01 SWAP (rw): SWAP: Swap TX/RX pins This bit is set and cleared by software. -0: TX/RX pins are used as defined in standard pinout -1: The TX and RX pins functions are swapped. This allows to work in the case of a cross-wired connection to another UART. This bit field can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 16w01 RXINV (rw): RXINV: RX pin active level inversion This bit is set and cleared by software. -0: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark) -1: RX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle). This allows the use of an external inverter on the RX line. This bit field can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 17w01 TXINV (rw): TXINV: TX pin active level inversion This bit is set and cleared by software. -0: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark) -1: TX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle). This allows the use of an external inverter on the TX line. This bit field can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 18w01 DATAINV (rw): DATAINV: Binary data inversion This bit is set and cleared by software. -0: Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L) -1: Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted. This bit field can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 19w01 MSBFIRST (rw): MSBFIRST: Most significant bit first This bit is set and cleared by software. -0: data is transmitted/received with data bit 0 first, following the start bit. -1: data is transmitted/received with the MSB (bit 7/8) first, following the start bit. This bit field can only be written when the USART is disabled (UE=0).
0x41004004 C   FIELD 20w01 ABREN (rw): ABREN: Auto baud rate enable This bit is set and cleared by software. -0: Auto baud rate detection is disabled. -1: Auto baud rate detection is enabled.
0x41004004 C   FIELD 21w02 ABRMOD (rw): ABRMOD[1:0]: Auto baud rate mode These bits are set and cleared by software. -00: Measurement of the start bit is used to detect the baud rate. -01: Falling edge to falling edge measurement. (the received frame must start with a single bit = 1 -> Frame = Start10xxxxxx) -10: 0x7F frame detection. -11: 0x55 frame detection This bit field can only be written when ABREN = 0 or the USART is disabled (UE=0).
0x41004004 C   FIELD 23w01 RTOEN (rw): RTOEN: Receiver timeout enable This bit is set and cleared by software. -0: Receiver timeout feature disabled. -1: Receiver timeout feature enabled. When this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle (no reception) for the duration programmed in the RTOR (receiver timeout register).
0x41004004 C   FIELD 24w08 ADD (rw): ADD[7:0]: Address of the USART node This bit-field gives the address of the USART node or a character code to be recognized. This is used in multiprocessor communication during Mute mode or Stop mode, for wakeup with 7- bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. It may also be used for character detection during normal reception, Mute mode inactive (for example, end of block detection in ModBus protocol). In this case, the whole received character (8- bit) is compared to the ADD[7:0] value and CMF flag is set on match. This bit field can only be written when reception is disabled (RE = 0) or the USART is disabled (UE=0)
0x41004008 B  REGISTER CR3 (rw): CR3 register
0x41004008 C   FIELD 00w01 EIE (rw): EIE: Error interrupt enable Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error noise flag or SPI slave underrun error (FE=1 or ORE=1 or NF=1or UDR = 1 in the USART_ISR register). -0: Interrupt is inhibited -1: An interrupt is generated when FE=1 or ORE=1 or NF=1 or UDR = 1 (in SPI slave mode) in the USART_ISR register.
0x41004008 C   FIELD 01w01 IREN (rw): IREN: IrDA mode enable This bit is set and cleared by software. -0: IrDA disabled -1: IrDA enabled This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 02w01 IRLP (rw): IRLP: IrDA low-power This bit is used for selecting between normal and low-power IrDA modes -0: Normal mode -1: Low-power mode This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 03w01 HDSEL (rw): HDSEL: Half-duplex selection Selection of Single-wire Half-duplex mode -0: Half duplex mode is not selected -1: Half duplex mode is selected This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 04w01 NACK (rw): NACK: Smartcard NACK enable -0: NACK transmission in case of parity error is disabled -1: NACK transmission during parity error is enabled This bit field can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 05w01 SCEN (rw): SCEN: Smartcard mode enable This bit is used for enabling Smartcard mode. -0: Smartcard Mode disabled -1: Smartcard Mode enabled This bit field can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 06w01 DMAR (rw): DMAR: DMA enable receiver This bit is set/reset by software -1: DMA mode is enabled for reception -0: DMA mode is disabled for reception
0x41004008 C   FIELD 07w01 DMAT (rw): DMAT: DMA enable transmitter This bit is set/reset by software -1: DMA mode is enabled for transmission -0: DMA mode is disabled for transmission
0x41004008 C   FIELD 08w01 RTSE (rw): RTSE: RTS enable -0: RTS hardware flow control disabled -1: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The nRTS output is asserted (pulled to 0) when data can be received. This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 09w01 CTSE (rw): CTSE: CTS enable -0: CTS hardware flow control disabled -1: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0). If the nCTS input is deasserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while nCTS is asserted, the transmission is postponed until nCTS is asserted. This bit can only be written when the USART is disabled (UE=0)
0x41004008 C   FIELD 10w01 CTSIE (rw): CTSIE: CTS interrupt enable -0: Interrupt is inhibited -1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register
0x41004008 C   FIELD 11w01 ONEBIT (rw): ONEBIT: One sample bit method enable This bit allows the user to select the sample method. When the one sample bit method is selected the noise detection flag (NF) is disabled. -0: Three sample bit method -1: One sample bit method This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 12w01 OVRDIS (rw): OVRDIS: Overrun Disable This bit is used to disable the receive overrun detection. -0: Overrun Error Flag, ORE, is set when received data is not read before receiving new data. -1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the USART_RDR register. When FIFO mode is enabled, the RXFIFO will be bypassed and data will be written directly in USARTx_RDR register. Even when FIFO management is enabled, the RXNE flag is to be used. This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 13w01 DDRE (rw): DDRE: DMA Disable on Reception Error -0: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data will be transferred. (used for Smartcard mode) -1: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE(RXFNE is case FIFO mode is enabled) before clearing the error flag. This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 14w01 DEM (rw): DEM: Driver enable mode This bit allows the user to activate the external transceiver control, through the DE signal. -0: DE function is disabled. -1: DE function is enabled. The DE signal is output on the RTS pin. This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 15w01 DEP (rw): DEP: Driver enable polarity selection -0: DE signal is active high. -1: DE signal is active low. This bit can only be written when the USART is disabled (UE=0).
0x41004008 C   FIELD 17w03 SCARCNT (rw): SCARCNT[2:0]: Smartcard auto-retry count This bit-field specifies the number of retries in transmit and receive, in Smartcard mode. In transmission mode, it specifies the number of automatic retransmission retries, before generating a transmission error (FE bit set). In reception mode, it specifies the number or erroneous reception trials, before generating a reception error (RXNE/RXFNE and PE bits set). This bit field must be programmed only when the USART is disabled (UE=0). When the USART is enabled (UE=1), this bit field may only be written to 0x0, in order to stop retransmission. -0x0: retransmission disabled - No automatic retransmission in transmit mode. -0x1 to 0x7: number of automatic retransmission attempts (before signaling error)
0x41004008 C   FIELD 23w01 TXFTIE (rw): TXFTIE: TXFIFO threshold interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when TXFIFO reaches the threshold programmed in TXFTCFG.
0x41004008 C   FIELD 24w01 TCBGTIE (rw): TCBGTIE: Transmission Complete before guard time, interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated whenever TCBGT=1 in the USARTx_ISR register
0x41004008 C   FIELD 25w03 RXFTCFG (rw): RXFTCFG: Receive FIFO threshold configuration -000:Receive FIFO reaches 1/8 of its depth. -001:Receive FIFO reaches 1/4 of its depth. -010:Receive FIFO reaches 1/2 of its depth. -011:Receive FIFO reaches 3/4 of its depth. -100:Receive FIFO reaches 7/8 of its depth. -101:Receive FIFO becomes full. Remaining combinations: Reserved.
0x41004008 C   FIELD 28w01 RXFTIE (rw): RXFTIE: RXFIFO threshold interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when Receive FIFO reaches the threshold programmed in RXFTCFG.
0x41004008 C   FIELD 29w03 TXFTCFG (rw): TXFTCFG: TXFIFO threshold configuration -000:TXFIFO reaches 1/8 of its depth. -001:TXFIFO reaches 1/4 of its depth. -010:TXFIFO reaches 1/2 of its depth. -011:TXFIFO reaches 3/4 of its depth. -100:TXFIFO reaches 7/8 of its depth. -101:TXFIFO becomes empty. Remaining combinations: Reserved.
0x4100400C B  REGISTER BRR (rw): BRR register
0x4100400C C   FIELD 00w16 BRR (rw): BRR[15:4] BRR[15:4] = USARTDIV[15:4]BRR[3:0] When OVER8 = 0, BRR[3:0] = USARTDIV[3:0]. When OVER8 = 1: BRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right. BRR[3] must be kept cleared
0x41004010 B  REGISTER GTPR (rw): GTPR register
0x41004010 C   FIELD 00w08 PSC (rw): PSC[7:0]: Prescaler value In IrDA Low-power and normal IrDA mode: PSC[7:0] = IrDA Normal and Low-Power Baud Rate Used for programming the prescaler for dividing the USART source clock to achieve the lowpower frequency: The source clock is divided by the value given in the register (8 significant bits): -00000000: Reserved - do not program this value -00000001: divides the source clock by 1 -00000010: divides the source clock by 2 ... In Smartcard mode: PSC[4:0]: Prescaler value Used for programming the prescaler for dividing the USART source clock to provide the Smartcard clock. The value given in the register (5 significant bits) is multiplied by 2 to give the division factor of the source clock frequency: -00000: Reserved - do not program this value -00001: divides the source clock by 2 -00010: divides the source clock by 4 -00011: divides the source clock by 6 ... This bit field can only be written when the USART is disabled (UE=0).
0x41004010 C   FIELD 08w08 GT (rw): GT[7:0]: Guard time value This bit-field is used to program the Guard time value in terms of number of baud clock periods. This is used in Smartcard mode. The Transmission Complete flag is set after this guard time value. This bit field can only be written when the USART is disabled (UE=0).
0x41004014 B  REGISTER RTOR (rw): RTOR register
0x41004014 C   FIELD 00w24 RTO (rw): RTO[23:0]: Receiver timeout value This bit-field gives the Receiver timeout value in terms of number of baud clocks. In standard mode, the RTOF flag is set if, after the last received character, no new start bit is detected for more than the RTO value. In Smartcard mode, this value is used to implement the CWT and BWT. See Smartcard chapter for more details. In the standard, the CWT/BWT measurement is done starting from the Start Bit of the last received character.
0x41004014 C   FIELD 24w08 BLEN (rw): BLEN[7:0]: Block Length This bit-field gives the Block length in Smartcard T=1 Reception. Its value equals the number of information characters + the length of the Epilogue Field (1-LEC/2-CRC) - 1. Examples: BLEN = 0 -> 0 information characters + LEC BLEN = 1 -> 0 information characters + CRC BLEN = 255 -> 254 information characters + CRC (total 256 characters)) In Smartcard mode, the Block length counter is reset when TXE=0 (TXFE = 0 in case FIFO mode is enabled). This bit-field can be used also in other modes. In this case, the Block length counter is reset when RE=0 (receiver disabled) and/or when the EOBCF bit is written to 1.
0x41004018 B  REGISTER RQR (rw): RQR register
0x41004018 C   FIELD 00w01 ABRRQ (wo): ABRRQ: Auto baud rate request Writing 1 to this bit resets the ABRF flag in the USART_ISR and request an automatic baud rate measurement on the next received data frame.
0x41004018 C   FIELD 01w01 SBKRQ (wo): SBKRQ: Send break request Writing 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.
0x41004018 C   FIELD 02w01 MMRQ (wo): MMRQ: Mute mode request Writing 1 to this bit puts the USART in mute mode and resets the RWU flag.
0x41004018 C   FIELD 03w01 RXFRQ (wo): RXFRQ: Receive data flush request Writing 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE. This allows to discard the received data without reading them, and avoid an overrun condition.
0x41004018 C   FIELD 04w01 TXFRQ (wo): TXFRQ: Transmit data flush request When FIFO mode is disabled, Writing 1 to this bit sets the TXE flag. This allows to discard the transmit data. This bit must be used only in Smartcard mode, when data has not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register. If the USART does not support Smartcard mode, this bit is reserved and forced by hardware to 0 When FIFO is enabled, TXFRQ bit is set to flush the whole FIFO . This will set the flag TXFE (Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is supported in both UART and Smartcard modes.
0x4100401C B  REGISTER ISR (ro): ISR register
0x4100401C C   FIELD 00w01 PE (ro): PE: Parity error This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE = 1 in the USART_CR1 register. -0: No parity error -1: Parity error
0x4100401C C   FIELD 01w01 FE (ro): FE: Framing error This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE = 1 in the USART_CR1 register. -0: No Framing error is detected -1: Framing error or break character is detected
0x4100401C C   FIELD 02w01 NF (ro): NF: START bit Noise detection flag This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_ICR register. -0: No noise is detected -1: Noise is detected
0x4100401C C   FIELD 03w01 ORE (ro): ORE: Overrun error This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the USARTx_RDR register while RXNE=1 (RXFF = 1 in case FIFO mode is enabled) . It is cleared by a software, writing 1 to the ORECF, in the USARTx_ICR register. An interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE = 1 in the USARTx_CR1 register. -0: No overrun error -1: Overrun error is detected
0x4100401C C   FIELD 04w01 IDLE (ro): IDLE: Idle line detected This bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register. -0: No Idle line is detected -1: Idle line is detected
0x4100401C C   FIELD 05w01 RXNE_RXFNE (ro): RXNE/RXFNE:Read data register not empty/RXFIFO not empty RXNE bit is set by hardware when the content of the USARTx_RDR shift register has been transferred to the USARTx_RDR register. It is cleared by a read to the USARTx_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USARTx_RQR register. RXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from the USART_RDR register. Every read of the USART_RDR frees a location in the RXFIFO. It is cleared when the RXFIFO is empty. The RXNE/RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register. An interrupt is generated if RXNEIE/RXFNEIE=1 in the USART_CR1 register. -0: Data is not received -1: Received data is ready to be read.
0x4100401C C   FIELD 06w01 TC (ro): TC: Transmission complete This bit indicates when the last data written in the USART_TDR has been transmitted out of the shift register. It is set by hardware if the transmission of a frame containing data is complete and if TXE/TXFE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register. An interrupt is generated if TCIE=1 in the USART_CR1 register. -0: Transmission is not complete -1: Transmission is complete
0x4100401C C   FIELD 07w01 TXE_TXFNF (ro): TXE/TXFNF: Transmit data register empty/TXFIFO not full When FIFO mode is disabled, TXE is set by hardware when the content of the USARTx_TDR register has been transferred into the shift register. It is cleared by a write to the USARTx_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the USART_RQR register, in order to discard the data (only in Smartcard T=0 mode, in case of transmission failure). When FIFO mode is enabled, TXFNF is set by hardware when TXFIFO is not full, and so data can be written in the USART_TDR. Every write in the USART_TDR places the data in the TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data can not be written into the USART_TDR. Note: The TXFNF is kept reset during the flush request until TXFIFO is empty . After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO. (TXFNF and TXFE will be set at the same time). An interrupt is generated if the TXEIE/TXFNFIE bit =1 in the USART_CR1 register. -0: Data register is full/Transmit FIFO is full. -1: Data register/Transmit FIFO is not full
0x4100401C C   FIELD 08w01 LBDF (ro): LBDF: LIN break detection flag This bit is set by hardware when the LIN break is detected. It is cleared by software, by writing 1 to the LBDCF in the USART_ICR. An interrupt is generated if LBDIE = 1 in the USART_CR2 register. -0: LIN Break not detected -1: LIN break detected
0x4100401C C   FIELD 09w01 CTSIF (ro): CTSIF: CTS interrupt flag This bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register. An interrupt is generated if CTSIE=1 in the USART_CR3 register. -0: No change occurred on the nCTS status line -1: A change occurred on the nCTS status line
0x4100401C C   FIELD 10w01 CTS (ro): CTS: CTS flag This bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin. -0: nCTS line set -1: nCTS line reset
0x4100401C C   FIELD 11w01 RTOF (ro): RTOF: Receiver timeout This bit is set by hardware when the timeout value, programmed in the RTOR register has lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register. An interrupt is generated if RTOIE=1 in the USART_CR2 register. In Smartcard mode, the timeout corresponds to the CWT or BWT timings. -0: Timeout value not reached -1: Timeout value reached without any data reception
0x4100401C C   FIELD 12w01 EOBF (ro): EOBF: End of block flag This bit is set by hardware when a complete block has been received (for example T=1 Smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4. An interrupt is generated if the EOBIE=1 in the USART_CR2 register. It is cleared by software, writing 1 to the EOBCF in the USART_ICR register. -0: End of Block not reached -1: End of Block (number of characters) reached
0x4100401C C   FIELD 13w01 UDR (ro): UDR: SPI slave underrun error flag In slave transmission mode, this flag is set when the first clock for data transmission appears while the software has not yet loaded any value into USARTx_DR. -0: No underrun error -1: underrun error
0x4100401C C   FIELD 14w01 ABRE (ro): ABRE: Auto baud rate error This bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed) It is cleared by software, by writing 1 to the ABRRQ bit in the USART_CR3 register
0x4100401C C   FIELD 15w01 ABRF (ro): ABRF: Auto baud rate flag This bit is set by hardware when the automatic baud rate has been set (RXNE will also be set, generating an interrupt if RXNEIE = 1) or when the auto baud rate operation was completed without success (ABRE=1) (ABRE, RXNE and FE are also set in this case) It is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.
0x4100401C C   FIELD 16w01 BUSY (ro): BUSY: Busy flag This bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not). -0: USART is idle (no reception) -1: Reception on going
0x4100401C C   FIELD 17w01 CMF (ro): CMF: Character match flag This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register. An interrupt is generated if CMIE=1in the USART_CR1 register. -0: No Character match detected -1: Character Match detected
0x4100401C C   FIELD 18w01 SBKF (ro): SBKF: Send break flag This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission. -0: No break character is transmitted -1: Break character will be transmitted
0x4100401C C   FIELD 19w01 RWU (ro): RWU: Receiver wakeup from Mute mode This bit indicates if the USART is in mute mode. It is cleared/set by hardware when a wakeup/mute sequence is recognized. The mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register. When wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register. -0: Receiver in active mode -1: Receiver in mute mode
0x4100401C C   FIELD 21w01 TEACK (ro): TEACK: Transmit enable acknowledge flag This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART. It can be used when an idle frame request is generated by writing TE=0, followed by TE=1 in the USART_CR1 register, in order to respect the TE=0 minimum period.
0x4100401C C   FIELD 22w01 REACK (ro): REACK: Receive enable acknowledge flag This bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART. It can be used to verify that the USART is ready for reception before entering Stop mode.
0x4100401C C   FIELD 23w01 TXFE (ro): TXFE: TXFIFO Empty This bit is set by hardware when TXFIFO is Empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the USART_RQR register. An interrupt is generated if the TXFEIE bit =1 (bit 30) in the USART_CR1 register. -0: TXFIFO is not empty. -1: TXFIFO is empty.
0x4100401C C   FIELD 24w01 RXFF (ro): RXFF: RXFIFO Full This bit is set by hardware when RXFIFO is Full. An interrupt is generated if the RXFFIE bit =1 in the USART_CR1 register. -0: RXFIFO is not Full. -1: RXFIFO is Full.
0x4100401C C   FIELD 25w01 TCBGT (ro): TCBGT: Transmission complete before guard time flagl This bit indicates when the last data written in the USART_TDR has been transmitted correctly out of the shift register . It is set by hardware in Smartcard mode, if the transmission of a frame containing data is complete and if there is no NACK from the smartcard. An interrupt is generated if TCBGTIE=1 in the USART_CR3 register. It is cleared by software, writing 1 to the TCBGTCF in the USART_ICR register or by a write to the USART_TDR register. -0: Transmission is not complete or transmission is complete unsuccessfuly (i.e. a NACK is received from the card) -1: Transmission is complete successfully (before Guard time completion and there is no NACK from the smart card).
0x4100401C C   FIELD 26w01 RXFT (ro): RXFT: RXFIFO threshold flag This bit is set by hardware when the programmed threshold in RXFTCFG in USARTx_CR3 register is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and one data in the USART_RDR register. An interrupt is generated if the RXFTIE bit =1 (bit 27) in the USART_CR3 register. -0: Receive FIFO doesnt reach the programmed threshold. -1: Receive FIFO reached the programmed threshold
0x4100401C C   FIELD 27w01 TXFT (ro): TXFT: TXFIFO threshold flag This bit is set by hardware when the TXFIFO reaches the programmed threshold in TXFTCFG in USARTx_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit =1 (bit 31) in the USART_CR3 register. -0: TXFIFO doesnt reach the programmed threshold. -1: TXFIFO reached the programmed threshold
0x41004020 B  REGISTER ICR (rw): ICR register
0x41004020 C   FIELD 00w01 PECF (wo): PECF: Parity error clear flag Writing 1 to this bit clears the PE flag in the USART_ISR register.
0x41004020 C   FIELD 01w01 FECF (wo): FECF: Framing error clear flag Writing 1 to this bit clears the FE flag in the USART_ISR register
0x41004020 C   FIELD 02w01 NECF (wo): NECF: Noise detected clear flag Writing 1 to this bit clears the NF flag in the USART_ISR register.
0x41004020 C   FIELD 03w01 ORECF (wo): ORECF: Overrun error clear flag Writing 1 to this bit clears the ORE flag in the USART_ISR register.
0x41004020 C   FIELD 04w01 IDLECF (wo): IDLECF: Idle line detected clear flag Writing 1 to this bit clears the IDLE flag in the USART_ISR register.
0x41004020 C   FIELD 05w01 TXFECF (wo): TXFECF: TXFIFO empty clear flag Writing 1 to this bit clears the TXFE flag in the USART_ISR register
0x41004020 C   FIELD 06w01 TCCF (wo): TCCF: Transmission complete clear flag Writing 1 to this bit clears the TC flag in the USART_ISR register
0x41004020 C   FIELD 07w01 TCBGTCF (wo): TCBGTCF: Transmission complete before Guard time clear flag Writing 1 to this bit clears the TCBGT flag in the USART_ISR register.
0x41004020 C   FIELD 08w01 LBDCF (wo): LBDCF: LIN break detection clear flag Writing 1 to this bit clears the LBDF flag in the USART_ISR register.
0x41004020 C   FIELD 09w01 CTSCF (wo): CTSCF: CTS clear flag Writing 1 to this bit clears the CTSIF flag in the USART_ISR register
0x41004020 C   FIELD 11w01 RTOCF (wo): RTOCF: Receiver timeout clear flag Writing 1 to this bit clears the RTOF flag in the USART_ISR register.
0x41004020 C   FIELD 12w01 EOBCF (wo): EOBCF: End of block clear flag Writing 1 to this bit clears the EOBF flag in the USART_ISR register
0x41004020 C   FIELD 13w01 UDRCF (wo): UDRCF:SPI slave underrun clear flag Writing 1 to this bit clears the UDRF flag in the USART_ISR register
0x41004020 C   FIELD 17w01 CMCF (wo): CMCF: Character match clear flag Writing 1 to this bit clears the CMF flag in the USART_ISR register
0x41004024 B  REGISTER RDR (ro): RDR register
0x41004024 C   FIELD 00w09 RDR (ro): RDR[8:0]: Receive data value Contains the received data character. The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 124). When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.
0x41004028 B  REGISTER TDR (rw): TDR register
0x41004028 C   FIELD 00w09 TDR (rw): TDR[8:0]: Transmit data value Contains the data character to be transmitted. The USARTx_TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 124). When transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity. Note: This register must be written only when TXE/TXFNF=1.
0x4100402C B  REGISTER PRESC (rw): PRESC register
0x4100402C C   FIELD 00w04 PRESCALER (rw): PRESCALER[3:0]: Clock prescaler The USART input clock can be divided by a prescaler: -0000: input clock not divided -0001: input clock divided by 2 -0010: input clock divided by 4 -0011: input clock divided by 6 -0100: input clock divided by 8 -0101: input clock divided by 10 -0110: input clock divided by 12 -0111: input clock divided by 16 -1000: input clock divided by 32 -1001: input clock divided by 64 -1010: input clock divided by 128 -1011: input clock divided by 256 Remaing combinations: Reserved. Note: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value will be '1011' i.e. input clock divided by 256
0x41005000 A PERIPHERAL LPUART
0x41005000 B  REGISTER CR1 (rw): CR1 register
0x41005000 C   FIELD 00w01 UE (rw): UE: USART enable When this bit is cleared, the USART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the USART is kept, but all the status flags, in the USART_ISR are reset. This bit is set and cleared by software. -0: USART prescaler and outputs disabled, low power mode -1: USART enabled
0x41005000 C   FIELD 01w01 UESM (rw): UESM: LPUART enable in Stop mode When this bit is cleared, the LPUART is not able to wake up the MCU from Stop mode. When this bit is set, the LPUART is able to wake up the MCU from Stop mode, provided that the LPUART clock selection is LSE in the RCC. This bit is set and cleared by software. -0: LPUART not able to wake up the MCU from Stop mode. -1: LPUART able to wake up the MCU from Stop mode. When this function is active, the clock source for the LPUART must be LSE (see RCC chapter)
0x41005000 C   FIELD 02w01 RE (rw): RE: Receiver enable This bit enables the receiver. It is set and cleared by software. -0: Receiver is disabled -1: Receiver is enabled and begins searching for a start bit
0x41005000 C   FIELD 03w01 TE (rw): TE: Transmitter enable This bit enables the transmitter. It is set and cleared by software. -0: Transmitter is disabled -1: Transmitter is enabled
0x41005000 C   FIELD 04w01 IDLEIE (rw): IDLEIE: IDLE interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated whenever IDLE=1 in the USART_ISR register
0x41005000 C   FIELD 05w01 RXNEIE_RXFNEIE (rw): RXNEIE/RXFNEIE: Receive data register not empty/RXFIFO not empty interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the USART_ISR register
0x41005000 C   FIELD 06w01 TCIE (rw): TCIE: Transmission complete interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated whenever TC=1 in the USART_ISR register
0x41005000 C   FIELD 07w01 TXEIE_TXFNFIE (rw): TXEIE/TXFNFIE: Transmit data regsiter empty/TXFIFO not full interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated whenever TXE/TXFNF =1 in the USART_ISR register
0x41005000 C   FIELD 08w01 PEIE (rw): PEIE: PE interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated whenever PE=1 in the USART_ISR register
0x41005000 C   FIELD 09w01 PS (rw): PS: Parity selection This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte. -0: Even parity -1: Odd parity This bit field can only be written when the USART is disabled (UE=0).
0x41005000 C   FIELD 10w01 PCE (rw): PCE: Parity control enable This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). -0: Parity control disabled -1: Parity control enabled This bit field can only be written when the USART is disabled (UE=0).
0x41005000 C   FIELD 11w01 WAKE (rw): WAKE: Receiver wakeup method This bit determines the USART wakeup method from Mute mode. It is set or cleared by software. -0: Idle line -1: Address mark This bit field can only be written when the USART is disabled (UE=0).
0x41005000 C   FIELD 12w01 M_0 (rw): M0: Word length This bit, with bit 28 (M1) determine the word length. It is set or cleared by software. See Bit -28 (M1)description. This bit can only be written when the USART is disabled (UE=0).
0x41005000 C   FIELD 13w01 MME (rw): MME: Mute mode enable This bit activates the mute mode function of the USART. When set, the USART can switch between the active and mute modes, as defined by the WAKE bit. It is set and cleared by software. -0: Receiver in active mode permanently -1: Receiver can switch between mute mode and active mode
0x41005000 C   FIELD 14w01 CMIE (rw): CMIE: Character match interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: A USART interrupt is generated when the CMF bit is set in the USART_ISR register.
0x41005000 C   FIELD 16w05 DEDT (rw): DEDT[4:0]: Driver Enable deassertion time This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate). If the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed. This bit field can only be written when the USART is disabled (UE=0).
0x41005000 C   FIELD 21w05 DEAT (rw): DEAT[4:0]: Driver Enable assertion time This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate). This bit field can only be written when the USART is disabled (UE=0).
0x41005000 C   FIELD 28w01 M_1 (rw): Word length This bit, with bit 12 (M0) determine the word length. It is set or cleared by software. M[1:0] = 00: 1 Start bit, 8 Data bits, n Stop bit M[1:0] = 01: 1 Start bit, 9 Data bits, n Stop bit M[1:0] = 10: 1 Start bit, 7 Data bits, n Stop bit This bit can only be written when the USART is disabled (UE=0).s
0x41005000 C   FIELD 29w01 FIFOEN (rw): FIFOEN :FIFO mode enable This bit is set and cleared by software. -0: FIFO mode is disabled. -1: FIFO mode is enabled.
0x41005000 C   FIELD 30w01 TXFEIE (rw): TXFEIE :TXFIFO empty interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when TXFE=1 in the USART_ISR register
0x41005000 C   FIELD 31w01 RXFFIE (rw): RXFFIE :RXFIFO Full interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when RXFF=1 in the USART_ISR register
0x41005004 B  REGISTER CR2 (rw): CR2 register
0x41005004 C   FIELD 04w01 ADDM7 (rw): ADDM7:7-bit Address Detection/4-bit Address Detection This bit is for selection between 4-bit address detection or 7-bit address detection. -0: 4-bit address detection -1: 7-bit address detection (in 8-bit data mode) This bit can only be written when the USART is disabled (UE=0)
0x41005004 C   FIELD 12w02 STOP (rw): STOP[1:0]: STOP bits These bits are used for programming the stop bits. -00: 1 stop bit -01: 0.5 stop bit. -10: 2 stop bits -11: 1.5 stop bits This bit field can only be written when the USART is disabled (UE=0).
0x41005004 C   FIELD 15w01 SWAP (rw): SWAP: Swap TX/RX pins This bit is set and cleared by software. -0: TX/RX pins are used as defined in standard pinout -1: The TX and RX pins functions are swapped. This allows to work in the case of a cross-wired connection to another UART. This bit field can only be written when the USART is disabled (UE=0).
0x41005004 C   FIELD 16w01 RXINV (rw): RXINV: RX pin active level inversion This bit is set and cleared by software. -0: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark) -1: RX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle). This allows the use of an external inverter on the RX line. This bit field can only be written when the USART is disabled (UE=0).
0x41005004 C   FIELD 17w01 TXINV (rw): TXINV: TX pin active level inversion This bit is set and cleared by software. -0: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark) -1: TX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle). This allows the use of an external inverter on the TX line. This bit field can only be written when the USART is disabled (UE=0).
0x41005004 C   FIELD 18w01 DATAINV (rw): DATAINV: Binary data inversion This bit is set and cleared by software. -0: Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L) -1: Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted. This bit field can only be written when the USART is disabled (UE=0).
0x41005004 C   FIELD 19w01 MSBFIRST (rw): MSBFIRST: Most significant bit first This bit is set and cleared by software. -0: data is transmitted/received with data bit 0 first, following the start bit. -1: data is transmitted/received with the MSB (bit 7/8) first, following the start bit. This bit field can only be written when the USART is disabled (UE=0).
0x41005004 C   FIELD 24w08 ADD (rw): ADD[7:0]: Address of the USART node This bit-field gives the address of the USART node or a character code to be recognized. This is used in multiprocessor communication during Mute mode or Stop mode, for wakeup with 7- bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. It may also be used for character detection during normal reception, Mute mode inactive (for example, end of block detection in ModBus protocol). In this case, the whole received character (8- bit) is compared to the ADD[7:0] value and CMF flag is set on match. This bit field can only be written when reception is disabled (RE = 0) or the USART is disabled (UE=0)
0x41005008 B  REGISTER CR3 (rw): CR3 register
0x41005008 C   FIELD 00w01 EIE (rw): EIE: Error interrupt enable Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error noise flag or SPI slave underrun error (FE=1 or ORE=1 or NF=1or UDR = 1 in the USART_ISR register). -0: Interrupt is inhibited -1: An interrupt is generated when FE=1 or ORE=1 or NF=1 or UDR = 1 (in SPI slave mode) in the USART_ISR register.
0x41005008 C   FIELD 03w01 HDSEL (rw): HDSEL: Half-duplex selection Selection of Single-wire Half-duplex mode -0: Half duplex mode is not selected -1: Half duplex mode is selected This bit can only be written when the USART is disabled (UE=0).
0x41005008 C   FIELD 06w01 DMAR (rw): DMAR: DMA enable receiver This bit is set/reset by software -1: DMA mode is enabled for reception -0: DMA mode is disabled for reception
0x41005008 C   FIELD 07w01 DMAT (rw): DMAT: DMA enable transmitter This bit is set/reset by software -1: DMA mode is enabled for transmission -0: DMA mode is disabled for transmission
0x41005008 C   FIELD 08w01 RTSE (rw): RTSE: RTS enable -0: RTS hardware flow control disabled -1: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The nRTS output is asserted (pulled to 0) when data can be received. This bit can only be written when the USART is disabled (UE=0).
0x41005008 C   FIELD 09w01 CTSE (rw): CTSE: CTS enable -0: CTS hardware flow control disabled -1: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0). If the nCTS input is deasserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while nCTS is asserted, the transmission is postponed until nCTS is asserted. This bit can only be written when the USART is disabled (UE=0)
0x41005008 C   FIELD 10w01 CTSIE (rw): CTSIE: CTS interrupt enable -0: Interrupt is inhibited -1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register
0x41005008 C   FIELD 12w01 OVRDIS (rw): OVRDIS: Overrun Disable This bit is used to disable the receive overrun detection. -0: Overrun Error Flag, ORE, is set when received data is not read before receiving new data. -1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the USART_RDR register. When FIFO mode is enabled, the RXFIFO will be bypassed and data will be written directly in USARTx_RDR register. Even when FIFO management is enabled, the RXNE flag is to be used. This bit can only be written when the USART is disabled (UE=0).
0x41005008 C   FIELD 13w01 DDRE (rw): DDRE: DMA Disable on Reception Error -0: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data will be transferred. (used for Smartcard mode) -1: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE(RXFNE is case FIFO mode is enabled) before clearing the error flag. This bit can only be written when the USART is disabled (UE=0).
0x41005008 C   FIELD 14w01 DEM (rw): DEM: Driver enable mode This bit allows the user to activate the external transceiver control, through the DE signal. -0: DE function is disabled. -1: DE function is enabled. The DE signal is output on the RTS pin. This bit can only be written when the USART is disabled (UE=0).
0x41005008 C   FIELD 15w01 DEP (rw): DEP: Driver enable polarity selection -0: DE signal is active high. -1: DE signal is active low. This bit can only be written when the USART is disabled (UE=0).
0x41005008 C   FIELD 20w02 WUS (rw): WUS[1:0]: Wakeup from Stop mode interrupt flag selection This bit-field specify the event which activates the WUF (Wakeup from Stop mode flag). -00: WUF active on address match (as defined by ADD[7:0] and ADDM7) -01:Reserved. -10: WUF active on Start bit detection -11: WUF active on RXNE. This bit field can only be written when the LPUART is disabled (UE=0).
0x41005008 C   FIELD 22w01 WUFIE (rw): WUFIE: Wakeup from Stop mode interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An LPUART interrupt is generated whenever WUF=1 in the LPUART_ISR register
0x41005008 C   FIELD 23w01 TXFTIE (rw): TXFTIE: TXFIFO threshold interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when TXFIFO reaches the threshold programmed in TXFTCFG.
0x41005008 C   FIELD 25w03 RXFTCFG (rw): RXFTCFG: Receive FIFO threshold configuration -000:Receive FIFO reaches 1/8 of its depth. -001:Receive FIFO reaches 1/4 of its depth. -010:Receive FIFO reaches 1/2 of its depth. -011:Receive FIFO reaches 3/4 of its depth. -100:Receive FIFO reaches 7/8 of its depth. -101:Receive FIFO becomes full. Remaining combinations: Reserved.
0x41005008 C   FIELD 28w01 RXFTIE (rw): RXFTIE: RXFIFO threshold interrupt enable This bit is set and cleared by software. -0: Interrupt is inhibited -1: An USART interrupt is generated when Receive FIFO reaches the threshold programmed in RXFTCFG.
0x41005008 C   FIELD 29w03 TXFTCFG (rw): TXFTCFG: TXFIFO threshold configuration -000:TXFIFO reaches 1/8 of its depth. -001:TXFIFO reaches 1/4 of its depth. -010:TXFIFO reaches 1/2 of its depth. -011:TXFIFO reaches 3/4 of its depth. -100:TXFIFO reaches 7/8 of its depth. -101:TXFIFO becomes empty. Remaining combinations: Reserved.
0x4100500C B  REGISTER BRR (rw): BRR register
0x4100500C C   FIELD 00w20 BRR (rw): BRR[19:0]
0x41005018 B  REGISTER RQR (rw): RQR register
0x41005018 C   FIELD 01w01 SBKRQ (wo): SBKRQ: Send break request Writing 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.
0x41005018 C   FIELD 02w01 MMRQ (wo): MMRQ: Mute mode request Writing 1 to this bit puts the USART in mute mode and resets the RWU flag.
0x41005018 C   FIELD 03w01 RXFRQ (wo): RXFRQ: Receive data flush request Writing 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE. This allows to discard the received data without reading them, and avoid an overrun condition.
0x41005018 C   FIELD 04w01 TXFRQ (wo): TXFRQ: Transmit data flush request When FIFO mode is disabled, Writing 1 to this bit sets the TXE flag. This allows to discard the transmit data. This bit must be used only in Smartcard mode, when data has not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register. If the USART does not support Smartcard mode, this bit is reserved and forced by hardware to 0 When FIFO is enabled, TXFRQ bit is set to flush the whole FIFO . This will set the flag TXFE (Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is supported in both UART and Smartcard modes.
0x4100501C B  REGISTER ISR (ro): ISR register
0x4100501C C   FIELD 00w01 PE (ro): PE: Parity error This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE = 1 in the USART_CR1 register. -0: No parity error -1: Parity error
0x4100501C C   FIELD 01w01 FE (ro): FE: Framing error This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE = 1 in the USART_CR1 register. -0: No Framing error is detected -1: Framing error or break character is detected
0x4100501C C   FIELD 02w01 NF (ro): NF: START bit Noise detection flag This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_ICR register. -0: No noise is detected -1: Noise is detected
0x4100501C C   FIELD 03w01 ORE (ro): ORE: Overrun error This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the USARTx_RDR register while RXNE=1 (RXFF = 1 in case FIFO mode is enabled) . It is cleared by a software, writing 1 to the ORECF, in the USARTx_ICR register. An interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE = 1 in the USARTx_CR1 register. -0: No overrun error -1: Overrun error is detected
0x4100501C C   FIELD 04w01 IDLE (ro): IDLE: Idle line detected This bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register. -0: No Idle line is detected -1: Idle line is detected
0x4100501C C   FIELD 05w01 RXNE_RXFNE (ro): RXNE/RXFNE:Read data register not empty/RXFIFO not empty RXNE bit is set by hardware when the content of the USARTx_RDR shift register has been transferred to the USARTx_RDR register. It is cleared by a read to the USARTx_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USARTx_RQR register. RXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from the USART_RDR register. Every read of the USART_RDR frees a location in the RXFIFO. It is cleared when the RXFIFO is empty. The RXNE/RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register. An interrupt is generated if RXNEIE/RXFNEIE=1 in the USART_CR1 register. -0: Data is not received -1: Received data is ready to be read.
0x4100501C C   FIELD 06w01 TC (ro): TC: Transmission complete This bit indicates when the last data written in the USART_TDR has been transmitted out of the shift register. It is set by hardware if the transmission of a frame containing data is complete and if TXE/TXFE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register. An interrupt is generated if TCIE=1 in the USART_CR1 register. -0: Transmission is not complete -1: Transmission is complete
0x4100501C C   FIELD 07w01 TXE_TXFNF (ro): TXE/TXFNF: Transmit data register empty/TXFIFO not full When FIFO mode is disabled, TXE is set by hardware when the content of the USARTx_TDR register has been transferred into the shift register. It is cleared by a write to the USARTx_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the USART_RQR register, in order to discard the data (only in Smartcard T=0 mode, in case of transmission failure). When FIFO mode is enabled, TXFNF is set by hardware when TXFIFO is not full, and so data can be written in the USART_TDR. Every write in the USART_TDR places the data in the TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data can not be written into the USART_TDR. Note: The TXFNF is kept reset during the flush request until TXFIFO is empty . After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO. (TXFNF and TXFE will be set at the same time). An interrupt is generated if the TXEIE/TXFNFIE bit =1 in the USART_CR1 register. -0: Data register is full/Transmit FIFO is full. -1: Data register/Transmit FIFO is not full
0x4100501C C   FIELD 09w01 CTSIF (ro): CTSIF: CTS interrupt flag This bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register. An interrupt is generated if CTSIE=1 in the USART_CR3 register. -0: No change occurred on the nCTS status line -1: A change occurred on the nCTS status line
0x4100501C C   FIELD 10w01 CTS (ro): CTS: CTS flag This bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin. -0: nCTS line set -1: nCTS line reset
0x4100501C C   FIELD 16w01 BUSY (ro): BUSY: Busy flag This bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not). -0: USART is idle (no reception) -1: Reception on going
0x4100501C C   FIELD 17w01 CMF (ro): CMF: Character match flag This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register. An interrupt is generated if CMIE=1in the USART_CR1 register. -0: No Character match detected -1: Character Match detected
0x4100501C C   FIELD 18w01 SBKF (ro): SBKF: Send break flag This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission. -0: No break character is transmitted -1: Break character will be transmitted
0x4100501C C   FIELD 19w01 RWU (ro): RWU: Receiver wakeup from Mute mode This bit indicates if the USART is in mute mode. It is cleared/set by hardware when a wakeup/mute sequence is recognized. The mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register. When wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register. -0: Receiver in active mode -1: Receiver in mute mode
0x4100501C C   FIELD 20w01 WUF (ro): WUF: Wakeup from Stop mode flag This bit is set by hardware, when a wakeup event is detected. The event is defined by the WUS bit field. It is cleared by software, writing a 1 to the WUCF in the LPUART_ICR register. An interrupt is generated if WUFIE=1 in the LPUART_CR3 register
0x4100501C C   FIELD 21w01 TEACK (ro): TEACK: Transmit enable acknowledge flag This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART. It can be used when an idle frame request is generated by writing TE=0, followed by TE=1 in the USART_CR1 register, in order to respect the TE=0 minimum period.
0x4100501C C   FIELD 22w01 REACK (ro): REACK: Receive enable acknowledge flag This bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART. It can be used to verify that the USART is ready for reception before entering Stop mode.
0x4100501C C   FIELD 23w01 TXFE (ro): TXFE: TXFIFO Empty This bit is set by hardware when TXFIFO is Empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the USART_RQR register. An interrupt is generated if the TXFEIE bit =1 (bit 30) in the USART_CR1 register. -0: TXFIFO is not empty. -1: TXFIFO is empty.
0x4100501C C   FIELD 24w01 RXFF (ro): RXFF: RXFIFO Full This bit is set by hardware when RXFIFO is Full. An interrupt is generated if the RXFFIE bit =1 in the USART_CR1 register. -0: RXFIFO is not Full. -1: RXFIFO is Full.
0x4100501C C   FIELD 26w01 RXFT (ro): RXFT: RXFIFO threshold flag This bit is set by hardware when the programmed threshold in RXFTCFG in USARTx_CR3 register is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and one data in the USART_RDR register. An interrupt is generated if the RXFTIE bit =1 (bit 27) in the USART_CR3 register. -0: Receive FIFO doesnt reach the programmed threshold. -1: Receive FIFO reached the programmed threshold
0x4100501C C   FIELD 27w01 TXFT (ro): TXFT: TXFIFO threshold flag This bit is set by hardware when the TXFIFO reaches the programmed threshold in TXFTCFG in USARTx_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit =1 (bit 31) in the USART_CR3 register. -0: TXFIFO doesnt reach the programmed threshold. -1: TXFIFO reached the programmed threshold
0x41005020 B  REGISTER ICR (rw): ICR register
0x41005020 C   FIELD 00w01 PECF (wo): PECF: Parity error clear flag Writing 1 to this bit clears the PE flag in the USART_ISR register.
0x41005020 C   FIELD 01w01 FECF (wo): FECF: Framing error clear flag Writing 1 to this bit clears the FE flag in the USART_ISR register
0x41005020 C   FIELD 02w01 NECF (wo): NECF: Noise detected clear flag Writing 1 to this bit clears the NF flag in the USART_ISR register.
0x41005020 C   FIELD 03w01 ORECF (wo): ORECF: Overrun error clear flag Writing 1 to this bit clears the ORE flag in the USART_ISR register.
0x41005020 C   FIELD 04w01 IDLECF (wo): IDLECF: Idle line detected clear flag Writing 1 to this bit clears the IDLE flag in the USART_ISR register.
0x41005020 C   FIELD 06w01 TCCF (wo): TCCF: Transmission complete clear flag Writing 1 to this bit clears the TC flag in the USART_ISR register
0x41005020 C   FIELD 09w01 CTSCF (wo): CTSCF: CTS clear flag Writing 1 to this bit clears the CTSIF flag in the USART_ISR register
0x41005020 C   FIELD 17w01 CMCF (wo): CMCF: Character match clear flag Writing 1 to this bit clears the CMF flag in the USART_ISR register
0x41005020 C   FIELD 20w01 WUCF (wo): WUCF: Wakeup from Stop mode clear flag Writing 1 to this bit clears the WUF flag in the LPUART_ISR register.
0x41005024 B  REGISTER RDR (ro): RDR register
0x41005024 C   FIELD 00w09 RDR (ro): RDR[8:0]: Receive data value Contains the received data character. The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 124). When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.
0x41005028 B  REGISTER TDR (rw): TDR register
0x41005028 C   FIELD 00w09 TDR (rw): TDR[8:0]: Transmit data value Contains the data character to be transmitted. The USARTx_TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 124). When transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity. Note: This register must be written only when TXE/TXFNF=1.
0x4100502C B  REGISTER PRESC (rw): PRESC register
0x4100502C C   FIELD 00w04 PRESCALER (rw): PRESCALER[3:0]: Clock prescaler The USART input clock can be divided by a prescaler: -0000: input clock not divided -0001: input clock divided by 2 -0010: input clock divided by 4 -0011: input clock divided by 6 -0100: input clock divided by 8 -0101: input clock divided by 10 -0110: input clock divided by 12 -0111: input clock divided by 16 -1000: input clock divided by 32 -1001: input clock divided by 64 -1010: input clock divided by 128 -1011: input clock divided by 256 Remaing combinations: Reserved. Note: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value will be '1011' i.e. input clock divided by 256
0x41006000 A PERIPHERAL ADC
0x41006000 B  REGISTER VERSION_ID (ro): VERSION_ID register
0x41006000 C   FIELD 00w08 VERSION_ID (ro): VERSION_ID[7:0]: version of the embedded IP.
0x41006004 B  REGISTER CONF (rw): CONF register
0x41006004 C   FIELD 00w01 CONT (rw): CONT: regular sequence runs continuously when ADC mode is enabled: 0: enable the single conversion: when the sequence is over, the conversion stops 1: enable the continuous conversion: when the sequence is over, the sequence starts again until the software sets the CTRL.STOP_OP_MODE bit.
0x41006004 C   FIELD 01w01 SEQUENCE (rw): SEQUENCE: enable the sequence mode (active by default): 0: sequence mode is disabled, only SEQ0 is selected 1: sequence mode is enabled, conversions from SEQ0 to SEQx with x=SEQ_LEN Note: clearing this bit is equivalent to SEQUENCE=1 and SEQ_LEN=0000. Ideally, this bit can be kept high as redundant with keeping high and setting SEQ_LEN=0000.
0x41006004 C   FIELD 02w04 SEQ_LEN (rw): SEQ_LEN[3:0]: number of conversions in a regular sequence: 0000: 1 conversion, starting from SEQ0 0001: 2 conversions, starting from SEQ0 ... 1111: 16 conversions, starting from SEQ0
0x41006004 C   FIELD 06w01 SMPS_SYNCHRO_ENA (rw): SMPS_SYNCHRO_ENA: synchronize the ADC start conversion with a pulse generated by the SMPS: 0: SMPS synchronization is disabled for all ADC clock frequencies 1: SMPS synchronization is enabled (only when ADC clock is 8 MHz or 16 MHz) Note: SMPS_SYNCHRO_ENA must be 0 when the ADC analog clock is 32 MHz or when PWRC_CR5.NOSMPS = 1.
0x41006004 C   FIELD 09w02 SAMPLE_RATE_LSB (rw): SAMPLE_RATE_LSB: Sample Rate LSB This field is an extension of SAMPLE_RATE definition in bits 12,11 of CONF register. It impacts the conversion rate of ADC (F_ADC). See SAMPLE_RATE bits for the full description. When this field is set to a value different than 0, SMPS synchronization is not feasible. This value is hidden to the user
0x41006004 C   FIELD 11w02 SAMPLE_RATE (rw): SAMPLE_RATE[1:0]: conversion rate of ADC (F_ADC): F_ADC = F_ADC_CLK/(16 + 16*SAMPLE_RATE_MSB + 4*SAMPLE_RATE + SAMPLE_RATE_LSB),where F_ADC_CLK is the analog ADC clock frequency. By default F_ADC_CLK is 16MHz frequency.
0x41006004 C   FIELD 13w01 DMA_DS_ENA (rw): DMA_DS_EN: enable the DMA mode for the Down Sampler data path: 0: DMA mode is disabled 1: DMA mode is enabled
0x41006004 C   FIELD 15w01 OVR_DS_CFG (rw): OVR_DS_CFG: Down Sampler overrun configuration: 0: the previous data is kept, the new one is lost 1: the previous data is lost, the new one is kept
0x41006004 C   FIELD 17w01 BIT_INVERT_SN (rw): BIT_INVERT_SN: invert bit to bit the ADC data output (1's complement) when a single negative input is connected to the ADC: 0: no inversion (default) 1: enable the inversion
0x41006004 C   FIELD 18w01 BIT_INVERT_DIFF (rw): BIT_INVERT_DIFF: invert bit to bit the ADC data output (1's complement) when a differential input is connected to the ADC: 0: no inversion (default) 1: enable the inversion
0x41006004 C   FIELD 19w01 ADC_CONT_1V2 (rw): ADC_CONT_1V2: select the input sampling method: 0: sampling only at conversion start (default) 1: sampling starts at the end of conversion
0x41006004 C   FIELD 21w03 SAMPLE_RATE_MSB (rw): SAMPLE_RATE_MSB: Sample Rate MSB This field is an extension of SAMPLE_RATE definition in bits 12,11 of CONF register. It impacts the conversion rate of ADC (F_ADC). See SAMPLE_RATE bits for the full description
0x41006008 B  REGISTER CTRL (rw): CTRL register
0x41006008 C   FIELD 00w01 ADC_ON_OFF (rw): ADC_ON_OFF: 0: power off the ADC 1: power on the ADC
0x41006008 C   FIELD 01w01 START_CONV (wo): START_CONV (1): generate a start pulse to initiate an ADC conversion: 0: no effect 1: start the ADC conversion Note: this bit is set by software and cleared by hardware.
0x41006008 C   FIELD 02w01 STOP_OP_MODE (wo): STOP_OP_MODE (1): stop the on-going OP_MODE (ADC mode, Analog audio mode, Full mode): 0: no effect 1: stop on-going ADC mode Note: this bit is set by software and cleared by hardware. When setting the STOP_MODE_OP, the user has to wait around 10 us before to start a new ADC conversion by setting the START_CONV bit.
0x41006008 C   FIELD 04w01 TEST_MODE (rw): TEST_MODE: select the functional or the test mode of the ADC: 0: functional mode (one of the four main functional modes is used) 1: test mode (for debug, test, calibration)
0x41006014 B  REGISTER SWITCH (rw): SWITCH register
0x41006014 C   FIELD 00w02 SE_VIN_0 (rw): SE_VIN_0[1:0]: input voltage for VINM[0] / VINP[0]-VINM[0] 00: Vinput = 1.2V 01: reserved (not used for this cut) 10: Vinput = 2.4V 11: Vinput = 3.6V
0x41006014 C   FIELD 02w02 SE_VIN_1 (rw): SE_VIN_1[1:0]: input voltage for VINM[1] / VINP[1]-VINM[1] 00: Vinput = 1.2V 01: reserved (not used for this cut) 10: Vinput = 2.4V 11: Vinput = 3.6V
0x41006014 C   FIELD 04w02 SE_VIN_2 (rw): SE_VIN_2[1:0]: input voltage for VINM[2] / VINP[2]-VINM[2] 00: Vinput = 1.2V 01: reserved (not used for this cut) 10: Vinput = 2.4V 11: Vinput = 3.6V
0x41006014 C   FIELD 06w02 SE_VIN_3 (rw): SE_VIN_3[1:0]: input voltage for VINM[3] / VINP[3]-VINM[3] 00: Vinput = 1.2V 01: reserved (not used for this cut) 10: Vinput = 2.4V 11: Vinput = 3.6V
0x41006014 C   FIELD 08w02 SE_VIN_4 (rw): SE_VIN_4[1:0]: input voltage for VINP[0] 00: Vinput = 1.2V 01: reserved (not used for this cut) 10: Vinput = 2.4V 11: Vinput = 3.6V
0x41006014 C   FIELD 10w02 SE_VIN_5 (rw): SE_VIN_5[1:0]: input voltage for VINP[1] 00: Vinput = 1.2V 01: reserved (not used for this cut) 10: Vinput = 2.4V 11: Vinput = 3.6V
0x41006014 C   FIELD 12w02 SE_VIN_6 (rw): SE_VIN_6[1:0]: input voltage for VINP[2] 00: Vinput = 1.2V 01: reserved (not used for this cut) 10: Vinput = 2.4V 11: Vinput = 3.6V
0x41006014 C   FIELD 14w02 SE_VIN_7 (rw): SE_VIN_7[1:0]: input voltage for VINP[3] 00: Vinput = 1.2V 01: reserved (not used for this cut) 10: Vinput = 2.4V 11: Vinput = 3.6V
0x4100601C B  REGISTER DS_CONF (rw): DS_CONF register
0x4100601C C   FIELD 00w03 DS_RATIO (rw): DS_RATIO[2:0]: program the Down Sampler ratio (N factor) 000: ratio = 1, no down sampling (default) 001: ratio = 2 010: ratio = 4 011: ratio = 8 100: ratio = 16 101: ratio = 32 110: ratio = 64 111: ratio = 128
0x4100601C C   FIELD 03w03 DS_WIDTH (rw): DS_WIDTH[2:0]: program the Down Sampler width of data output (DSDTATA) 000: DS_DATA output on 12-bit (default) 001: DS_DATA output on 13-bit 010: DS_DATA output on 14-bit 011: DS_DATA output on 15-bit 100: DS_DATA output on 16-bit 1xx: reserved
0x41006020 B  REGISTER SEQ_1 (rw): SEQ_1 register
0x41006020 C   FIELD 00w04 SEQ0 (rw): SEQ0[3:0]: channel number code for first conversion of the sequence 0000: VINM[0] to ADC single negative input 0001: VINM[1] to ADC single negative input 0010: VINM[2] to ADC single negative input 0011: VINM[3] to ADC single negative input 0100: VINP[0] to ADC single positive input 0101: VINP[1] to ADC single positive input 0110: VINP[2] to ADC single positive input 0111: VINP[3] to ADC single positive input 1000: VINP[0]-VINM[0] to ADC differential input 1001: VINP[1]-VINM[1] to ADC differential input 1010: VINP[2]-VINM[2] to ADC differential input 1011: VINP[3]-VINM[3] to ADC differential input 1100: VBAT - Battery level detector 1101: Temperature sensor 111x: reserved
0x41006020 C   FIELD 04w04 SEQ1 (rw): SEQ1[3:0]: channel number code for second conversion of the sequence. See SEQ0 for code detail.
0x41006020 C   FIELD 08w04 SEQ2 (rw): SEQ2[3:0]: channel number code for 3rd conversion of the sequence. See SEQ0 for code detail.
0x41006020 C   FIELD 12w04 SEQ3 (rw): SEQ3[3:0]: channel number code for 4th conversion of the sequence. See SEQ0 for code detail.
0x41006020 C   FIELD 16w04 SEQ4 (rw): SEQ4[3:0]: channel number code for 5th conversion of the sequence. See SEQ0 for code detail.
0x41006020 C   FIELD 20w04 SEQ5 (rw): SEQ5[3:0]: channel number code for 6th conversion of the sequence. See SEQ0 for code detail.
0x41006020 C   FIELD 24w04 SEQ6 (rw): SEQ6[3:0]: channel number code for 7th conversion of the sequence. See SEQ0 for code detail.
0x41006020 C   FIELD 28w04 SEQ7 (rw): SEQ7[3:0]: channel number code for 8th conversion of the sequence. See SEQ0 for code detail.
0x41006024 B  REGISTER SEQ_2 (rw): SEQ_2 register
0x41006024 C   FIELD 00w04 SEQ8 (rw): SEQ8[3:0]: channel number code for 9th conversion of the sequence 0000: VINM[0] to ADC single negative input 0001: VINM[1] to ADC single negative input 0010: VINM[2] to ADC single negative input 0011: VINM[3] to ADC single negative input 0100: VINP[0] to ADC single positive input 0101: VINP[1] to ADC single positive input 0110: VINP[2] to ADC single positive input 0111: VINP[3] to ADC single positive input 1000: VINP[0]-VINM[0] to ADC differential input 1001: VINP[1]-VINM[1] to ADC differential input 1010: VINP[2]-VINM[2] to ADC differential input 1011: VINP[3]-VINM[3] to ADC differential input 1100: VBAT - Battery level detector 1101: Temperature sensor 111x: reserved
0x41006024 C   FIELD 04w04 SEQ9 (rw): SEQ9[3:0]: channel number code for 10th conversion of the sequence. See SEQ0 for code detail.
0x41006024 C   FIELD 08w04 SEQ10 (rw): SEQ10[3:0]: channel number code for 11th conversion of the sequence. See SEQ0 for code detail.
0x41006024 C   FIELD 12w04 SEQ11 (rw): SEQ11[3:0]: channel number code for 12th conversion of the sequence. See SEQ0 for code detail.
0x41006024 C   FIELD 16w04 SEQ12 (rw): SEQ12[3:0]: channel number code for 13th conversion of the sequence. See SEQ0 for code detail.
0x41006024 C   FIELD 20w04 SEQ13 (rw): SEQ13[3:0]: channel number code for 14th conversion of the sequence. See SEQ0 for code detail.
0x41006024 C   FIELD 24w04 SEQ14 (rw): SEQ14[3:0]: channel number code for 15th conversion of the sequence. See SEQ0 for code detail.
0x41006024 C   FIELD 28w04 SEQ15 (rw): SEQ15[3:0]: channel number code for 16th conversion of the sequence. See SEQ0 for code detail.
0x41006028 B  REGISTER COMP_1 (rw): COMP_1 register
0x41006028 C   FIELD 00w12 GAIN1 (rw): GAIN1[11:0]: first calibration point: gain AUXADC_GAIN_1V2[11:0]
0x41006028 C   FIELD 12w08 OFFSET1 (rw): OFFSET1[7:0]: first calibration point
0x4100602C B  REGISTER COMP_2 (rw): COMP_2 register
0x4100602C C   FIELD 00w12 GAIN2 (rw): GAIN2[11:0]: second calibration point: gain AUXADC_GAIN_1V2[11:0]
0x4100602C C   FIELD 12w08 OFFSET2 (rw): OFFSET2[7:0]: second calibration point
0x41006030 B  REGISTER COMP_3 (rw): COMP_3 register
0x41006030 C   FIELD 00w12 GAIN3 (rw): GAIN3[11:0]: third calibration point: gain AUXADC_GAIN_1V2[11:0]
0x41006030 C   FIELD 12w08 OFFSET3 (rw): OFFSET3[7:0]: third calibration point
0x41006034 B  REGISTER COMP_4 (rw): COMP_4 register
0x41006034 C   FIELD 00w12 GAIN4 (rw): GAIN4[11:0]: fourth calibration point: gain AUXADC_GAIN_1V2[11:0]
0x41006034 C   FIELD 12w08 OFFSET4 (rw): OFFSET4[7:0]: fourth calibration point
0x41006038 B  REGISTER COMP_SEL (rw): COMP_SEL register
0x41006038 C   FIELD 00w02 OFFSET_GAIN0 (rw): OFFSET_GAIN0[1:0]: gain / offset used in ADC single negative mode with Vinput range = 1.2V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x41006038 C   FIELD 02w02 OFFSET_GAIN1 (rw): OFFSET_GAIN1[1:0]: gain / offset used in ADC single positive mode with Vinput range = 1.2V. This field also selects the gain/offset for Temperature Sensor input:: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x41006038 C   FIELD 04w02 OFFSET_GAIN2 (rw): OFFSET_GAIN2[1:0]: gain / offset used in ADC differential mode with Vinput range = 1.2V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x41006038 C   FIELD 06w02 OFFSET_GAIN3 (rw): OFFSET_GAIN3[1:0]: gain / offset used in ADC single negative mode with Vinput range = 2.4V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x41006038 C   FIELD 08w02 OFFSET_GAIN4 (rw): OFFSET_GAIN4[1:0]: gain / offset used in ADC single positive mode with Vinput range = 2.4V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x41006038 C   FIELD 10w02 OFFSET_GAIN5 (rw): OFFSET_GAIN5[1:0]: gain / offset used in ADC differential mode with Vinput range = 2.4V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x41006038 C   FIELD 12w02 OFFSET_GAIN6 (rw): OFFSET_GAIN6[1:0]: gain / offset used in ADC single negative mode with Vinput range = 3.6V. This field also selects the gain/offset for VBAT input:: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x41006038 C   FIELD 14w02 OFFSET_GAIN7 (rw): OFFSET_GAIN7[1:0]: gain / offset used in ADC single positive mode with Vinput range = 3.6V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x41006038 C   FIELD 16w02 OFFSET_GAIN8 (rw): OFFSET_GAIN8[1:0]: gain / offset used in ADC differential mode with Vinput range = 3.6V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
0x4100603C B  REGISTER WD_TH (rw): WD_TH register
0x4100603C C   FIELD 00w12 WD_LT (rw): WD_LT[11:0]: analog watchdog low level threshold.
0x4100603C C   FIELD 16w12 WD_HT (rw): WD_HT[11:0]: analog watchdog high level threshold.
0x41006040 B  REGISTER WD_CONF (rw): WD_CONF register
0x41006040 C   FIELD 00w16 AWD_CHX (rw): AWD_CHX[15:0]: analog watchdog channel selection to define which input channel(s) need to be guarded by the watchdog. Bit0: VINM[0] to ADC negative input Bit1: VINM[1] to ADC negative input Bit2: VINM[2] to ADC negative input Bit3: VINM[3] to ADC negative input Bit4: Not used Bit5: VBAT to ADC negative input Bit6: GND to ADC negative input Bit7: VDDA to ADC negative input Bit8: VINP[0] to ADC positive input Bit9: VINP[1] to ADC positive input Bit10: VINP[2] to ADC positive input Bit11: VINP[3] to ADC positive input Bit12: Not used Bit13: TEMP to ADC positive input Bit14: GND to ADC positive input Bit15: VDDA to ADC positive input
0x41006044 B  REGISTER DS_DATAOUT (ro): DS_DATAOUT register
0x41006044 C   FIELD 00w16 DS_DATA (ro): DS_DATA[15:0]: contain the converted data at the output of the Down Sampler.
0x4100604C B  REGISTER IRQ_STATUS (rw): IRQ_STATUS register
0x4100604C C   FIELD 00w01 EOC_IRQ (rw): EOC_IRQ (Used in test mode only): set when the ADC conversion is completed. When read, provide the status of the interrupt: 0: ADC conversion is not completed 1: ADC conversion is completed Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x4100604C C   FIELD 01w01 EODS_IRQ (rw): EODS_IRQ: set when the Down Sampler conversion is completed. When read, provide the status of the interrupt: 0: Down Sampler conversion is not completed 1: Down Sampler conversion is completed Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x4100604C C   FIELD 03w01 EOS_IRQ (rw): EOS_IRQ: set when a sequence of conversion is completed. When read, provide the status of the interrupt: 0: sequence of conversion is not completed 1: sequence of conversion is completed Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x4100604C C   FIELD 04w01 AWD_IRQ (rw): AWD_IRQ: set when an analog watchdog event occurs. When read, provide the status of the interrupt: 0: no analog watchdog event occurred 1: analog watchdog event has occurred Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x4100604C C   FIELD 05w01 OVR_DS_IRQ (rw): OVR_DS_IRQ: set to indicate a Down Sampler overrun (at least one data is lost) When read, provide the status of the interrupt: 0: no overrun occurred 1: overrun occurred Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x41006050 B  REGISTER IRQ_ENABLE (rw): IRQ_ENABLE register
0x41006050 C   FIELD 00w01 EOC_IRQ (rw): EOC_IRQ (Used in test mode only): set when the ADC conversion is completed. When read, provide the status of the interrupt: 0: ADC conversion is not completed 1: ADC conversion is completed Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x41006050 C   FIELD 01w01 EODS_IRQ (rw): EODS_IRQ: set when the Down Sampler conversion is completed. When read, provide the status of the interrupt: 0: Down Sampler conversion is not completed 1: Down Sampler conversion is completed Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x41006050 C   FIELD 03w01 EOS_IRQ (rw): EOS_IRQ: set when a sequence of conversion is completed. When read, provide the status of the interrupt: 0: sequence of conversion is not completed 1: sequence of conversion is completed Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x41006050 C   FIELD 04w01 AWD_IRQ (rw): AWD_IRQ: set when an analog watchdog event occurs. When read, provide the status of the interrupt: 0: no analog watchdog event occurred 1: analog watchdog event has occurred Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x41006050 C   FIELD 05w01 OVR_DS_IRQ (rw): OVR_DS_IRQ: set to indicate a Down Sampler overrun (at least one data is lost) When read, provide the status of the interrupt: 0: no overrun occurred 1: overrun occurred Writing this bit clears the status of the interrupt: 0: no effect 1: clear the interrupt
0x41006060 B  REGISTER TEST_CONF (rw): TEST_CONF register
0x41006060 C   FIELD 00w16 ADC_SWITCH_EN (rw): ADC_SWITCH_EN[15:0]: enable individually each connection of the switching matrix at the ADC input. For each bit: 0: switch X is ON 1: switch X is OFF Bit mapping (corresponding to AUXADC_INSEL_1V2[15:0]): Bit 0: VINM[0] to ADC negative input Bit 1: VINM[1] to ADC negative input Bit 2: VINM[2] to ADC negative input Bit 3: VINM[3] to ADC negative input Bit4: GND to ADC negative input Bit5: VBAT to ADC negative input Bit6: GND to ADC negative input Bit7: VDDA to ADC negative input Bit8: VINP[0] to ADC positive input Bit9: VINP[1] to ADC positive input Bit10: VINP[2] to ADC positive input Bit11: VINP[3] to ADC positive input Bit12: VBAT to ADC positive input Bit13: TEMP to ADC positive input Bit14: GND to ADC positive input Bit15: VDDA to ADC positive input.
0x41006060 C   FIELD 18w02 SEL_VIN_TYPE (rw): SEL_VIN_TYPE[1:0]: operation mode of the selected VIN 00: ADC single negative input 01: ADC single positive input 10: ADC differential input mode 11: reserved
0x41006060 C   FIELD 21w01 ADC_RUN (rw): ADC_RUN: Start/stop ADC conversion. 0: stop the ADC conversion, 1: starts the ADC conversion.
0x41006060 C   FIELD 22w01 ADC_ENABLE (rw): ADC_ENABLE: 0: disable the ADC (power OFF) 1: enable the ADC (power ON)
0x41006064 B  REGISTER DTB_CONF (rw): DTB_CONF register
0x41006064 C   FIELD 00w04 ADC_DBG_CONF (rw): ADC_DBG_CONF[3:0]: use for debug purpose.
0x41006064 C   FIELD 08w02 ADC_DTB_CONF (rw): ADC_DTB_CONF[1:0]: configure the DTB output. 00: DTB bus is all 0 01: output the ADC_BUSY, ADC_EOC, offset compensation data[11:0] on the ADC_DTB 10: output the DS information on the ADC_DTB 11: select states of the FSM and enable ADC serial output Note: detailed DTB configurations are available in the Table 38 in IUM
0x41006064 C   FIELD 10w01 DTB_SER_SEL (rw): DTB_SER_SEL: DTB serial output selection when ADC_DB_CONF[1:0]=3d 0: pre down-sampler with offset compensation data 1: post down-sampler data
0x41006064 C   FIELD 16w08 FSM_STATE (ro): FSM_STATE[7:0]: show the state of the state machine. Bit 0: IDLE Bit 1: Reserved Bit 2: ADC setup phase Bit 3: Reserved Bit 4: ADC_START_CONV resynchronization Bit 5: Reserved Bit 6: ADC mode Bit 7: sequence mode
0x41006064 C   FIELD 24w03 FSM_CUR_STATE (ro): FSM_CUR_STATE[2:0]: show the last executed state by the state machine. 000: IDLE mode 001: Reserved 010: ADC setup phase 011: Reserved 100: ADC_START_CONV resynchronization 101: Reserved 110: ADC mode 111: sequence mode
0x41007000 A PERIPHERAL SPI3
0x41007000 B  REGISTER SPI_SSPCR1 (rw): SPI_SSPCR1 register
0x41007000 C   FIELD 00w01 CPHA (rw): Clock phase - 0: The first clock transition is the first data capture edge - 1: The second clock transition is the first data capture edge
0x41007000 C   FIELD 01w01 CPOL (rw): Clock polarity - 0: CK to 0 when idle - 1: CK to 1 when idle
0x41007000 C   FIELD 02w01 MSTR (rw): Master selection - 0: Slave configuration - 1: Master configuration
0x41007000 C   FIELD 03w03 BR (rw): Baud rate control - 000: fPCLK/2 - 001: fPCLK/4 - 010: fPCLK/8 - 011: fPCLK/16 - 100: fPCLK/32 - 101: fPCLK/64 - 110: fPCLK/128 - 111: fPCLK/256
0x41007000 C   FIELD 06w01 SPE (rw): SPI enable - 0: Peripheral disabled - 1: Peripheral enabled
0x41007000 C   FIELD 07w01 LSBFIRST (rw): Frame format - 0: data is transmitted / received with the MSB first - 1: data is transmitted / received with the LSB first
0x41007000 C   FIELD 08w01 SSI (rw): Internal slave select This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.
0x41007000 C   FIELD 09w01 SSM (rw): Software slave management When the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit. - 0: Software slave management disabled - 1: Software slave management enabled
0x41007000 C   FIELD 10w01 RXONLY (rw): Receive only mode enabled. This bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive only mode is active.This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted. - 0: Full duplex (Transmit and receive) - 1: Output disabled (Receive-only mode)
0x41007000 C   FIELD 11w01 CRCL (rw): CRC length This bit is set and cleared by software to select the CRC length. - 0: 8-bit CRC length - 1: 16-bit CRC length
0x41007000 C   FIELD 12w01 CRCNEXT (rw): Transmit CRC next - 0: Next transmit value is from Tx buffer - 1: Next transmit value is from Tx CRC register
0x41007000 C   FIELD 13w01 CRCEN (rw): Hardware CRC calculation enable - 0: CRC calculation disabled - 1: CRC calculation Enabled
0x41007000 C   FIELD 14w01 BIDIOE (rw): Output enable in bidirectional mode This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode - 0: Output disabled (receive-only mode) - 1: Output enabled (transmit-only mode)
0x41007000 C   FIELD 15w01 BIDIMODE (rw): Bidirectional data mode enable. This bit enables half-duplex communication using common single bidirectional data line. Keep RXONLY bit clear when bidirectional mode is active. - 0: 2-line unidirectional data mode selected - 1: 1-line bidirectional data mode selected
0x41007004 B  REGISTER SPI_SSPCR2 (rw): SPI_SSPCR2 register
0x41007004 C   FIELD 00w01 RXDMAEN (rw): Rx buffer DMA enable When this bit is set, a DMA request is generated whenever the RXNE flag is set. - 0: Rx buffer DMA disabled - 1: Rx buffer DMA enabled
0x41007004 C   FIELD 01w01 TXDMAEN (rw): Tx buffer DMA enable When this bit is set, a DMA request is generated whenever the TXE flag is set. - 0: Tx buffer DMA disabled - 1: Tx buffer DMA enabled
0x41007004 C   FIELD 02w01 SSOE (rw): SS output enable - 0: SS output is disabled in master mode and the SPI interface can work in multimaster configuration - 1: SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multimaster environment.
0x41007004 C   FIELD 03w01 NSSP (rw): NSS pulse management This bit is used in master mode only. it allow the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer. It has no meaning if CPHA = 1, or FRF = 1. - 0: No NSS pulse - 1: NSS pulse generated
0x41007004 C   FIELD 04w01 FRF (rw): Frame format - 0: SPI Motorola mode - 1 SPI TI mode
0x41007004 C   FIELD 05w01 ERRIE (rw): Error interrupt enable This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I2S mode). - 0: Error interrupt is masked - 1: Error interrupt is enabled
0x41007004 C   FIELD 06w01 RXNEIE (rw): RX buffer not empty interrupt enable - 0: RXNE interrupt masked - 1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set.
0x41007004 C   FIELD 07w01 TXEIE (rw): Tx buffer empty interrupt enable - 0: TXE interrupt masked - 1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.
0x41007004 C   FIELD 08w04 DS (rw): Data size These bits configure the data length for SPI transfers: - 0000: Not used - 0001: Not used - 0010: Not used - 0011: 4-bit - 0100: 5-bit - 0101: 6-bit - 0110: 7-bit - 0111: 8-bit - 1000: 9-bit - 1001: 10-bit - 1010: 11-bit - 1011: 12-bit - 1100: 13-bit - 1101: 14-bit - 1110: 15-bit - 1111: 16-bit If software attempts to write one of the 'Not used' values, they are forced to the value '0111'(8-bit).
0x41007004 C   FIELD 12w01 FRXTH (rw): FIFO reception threshold FRXTH shall be set according the read access (16-bit or 8-bit) to the FIFO. This bit is used to set the threshold of the RXFIFO that triggers an RXNE event - 0: RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit) - 1: RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)
0x41007004 C   FIELD 13w01 LDMA_RX (rw): Last DMA transfer for reception This bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length = 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register). - 0: Number of data to transfer is even - 1: Number of data to transfer is odd
0x41007004 C   FIELD 14w01 LDMA_TX (rw): Last DMA transfer for transmission This bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length = 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register). - 0: Number of data to transfer is even - 1: Number of data to transfer is odd
0x41007008 B  REGISTER SPI_SSPSR (rw): SPI_SSPSR register
0x41007008 C   FIELD 00w01 RXNE (ro): Receive buffer not empty - 0: Rx buffer empty - 1: Rx buffer not empty
0x41007008 C   FIELD 01w01 TXE (ro): Transmit buffer empty - 0: No more empty space in Tx buffer. (software shall not write data to the Tx buffer). - 1: At least one empty space in Tx buffer. (software may write data to the Tx buffer).
0x41007008 C   FIELD 02w01 CHSIDE (ro): Channel side - 0: Channel Left has to be transmitted or has been received - 1: Channel Right has to be transmitted or has been received
0x41007008 C   FIELD 03w01 UDR (ro): Underrun flag - 0: No underrun occurred - 1: Underrun occurred
0x41007008 C   FIELD 04w01 CRCERR (rw): CRC error flag - 0: CRC value received matches the SPIx_RXCRCR value - 1: CRC value received does not match the SPIx_RXCRCR value This flag is set by hardware and cleared by software writing 0.
0x41007008 C   FIELD 05w01 MODF (ro): Mode fault - 0: No mode fault occurred - 1: Mode fault occurred
0x41007008 C   FIELD 06w01 OVR (ro): Overrun flag - 0: No overrun occurred - 1: Overrun occurred
0x41007008 C   FIELD 07w01 BSY (ro): Busy flag - 0: SPI (or I2S) not busy - 1: SPI (or I2S) is busy in communication or Tx buffer is not empty This flag is set and cleared by hardware.
0x41007008 C   FIELD 08w01 FRE (ro): Frame format error This flag is used for SPI in TI slave mode and I2S slave mode. Refer to Section 18.5.10: SPI error flags and Section 18.7.6: I2S error flags. This flag is set by hardware and reset when SPIx_SR is read by software. - 0: No frame format error - 1: A frame format error occurred
0x41007008 C   FIELD 09w02 FRLVL (ro): FIFO reception level These bits are set and cleared by hardware. - 00: FIFO empty - 01: 1/4 FIFO - 10: 1/2 FIFO - 11: FIFO full
0x41007008 C   FIELD 11w02 FTLVL (ro): FIFO Transmission Level These bits are set and cleared by hardware. - 00: FIFO empty - 01: 1/4 FIFO - 10: 1/2 FIFO - 11: FIFO full (considered as FULL when the FIFO threshold is greater than 1/2)
0x4100700C B  REGISTER SPI_SSPDR (rw): SPI_SSPDR register
0x4100700C C   FIELD 00w16 DR (rw): Data register Data received or to be transmitted The data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO (See Section 18.5.8: Data transmission and reception procedures). Note: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used.
0x41007010 B  REGISTER SPI_SSPCRCPR (rw): SPI_SSPCRCPR register
0x41007010 C   FIELD 00w16 CRCPOLY (rw): CRC polynomial register This register contains the polynomial for the CRC calculation. The CRC polynomial (0007h) is the reset value of this register. Another polynomial can be configured as required.
0x41007014 B  REGISTER SPI_SSPRXCRCR (ro): SPI_SSPRXCRCR register
0x41007014 C   FIELD 00w16 RXCRC (ro): Rx CRC register When CRC calculation is enabled, the RxCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register. Only the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard. The entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard. A read to this register when the BSY Flag is set could return an incorrect value.
0x41007018 B  REGISTER SPI_SSPTXCRCR (ro): SPI_SSPTXCRCR register
0x41007018 C   FIELD 00w01 TXCRC (ro): Tx CRC register When CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the Tx CRC register When CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register. Only the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard. The entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard. Note: A read to this register when the BSY flag is set could return an incorrect value. These bits are not used in I2S mode.
0x4100701C B  REGISTER SPI2S_I2SCFGR (rw): SPI2S_I2SCFGR register
0x4100701C C   FIELD 00w01 CHLEN (rw): Channel length (number of bits per audio channel) - 0: 16-bit wide - 1: 32-bit wide The bit write operation has a meaning only if DATLEN = 00 otherwise the channel length is fixed to 32-bit by hardware whatever the value filled in.
0x4100701C C   FIELD 01w02 DATLEN (rw): Data length to be transferred - 00: 16-bit data length - 01: 24-bit data length - 10: 32-bit data length - 11: Not allowed
0x4100701C C   FIELD 03w01 CKPOL (rw): Steady state clock polarity - 0: I2S clock steady state is low level - 1: I2S clock steady state is high level
0x4100701C C   FIELD 04w02 I2SSTD (rw): I2S standard selection - 00: I2S Philips standard. - 01: MSB justified standard (left justified) - 10: LSB justified standard (right justified) - 11: PCM standard
0x4100701C C   FIELD 07w01 PCMSYNC (rw): PCM frame synchronization - 0: Short frame synchronization - 1: Long frame synchronization Note: This bit has a meaning only if I2SSTD = 11 (PCM standard is used). It is not used in SPI mode.
0x4100701C C   FIELD 08w02 I2SCFG (rw): I2S configuration mode - 00: Slave - transmit - 01: Slave - receive - 10: Master - transmit - 11: Master - receive
0x4100701C C   FIELD 10w01 I2SE (rw): I2S enable - 0: I2S peripheral is disabled - 1: I2S peripheral is enabled Note: This bit is not used in SPI mode.
0x4100701C C   FIELD 11w01 I2SMOD (rw): I2S mode selection - 0: SPI mode is selected - 1: I2S mode is selected Note: This bit should be configured when the SPI is disabled.
0x4100701C C   FIELD 12w01 ASTREN (rw): Asynchronous start enable. Note: The appropriate transition is a falling edge on WS signal when I2S Philips Standard is used, or a rising edge for other standards.
0x41007020 B  REGISTER SPI2S_I2SPR (rw): SPI2S_I2SPR register
0x41007020 C   FIELD 00w08 I2SDIV (rw): I2S linear prescaler I2SDIV [7:0] = 0 or I2SDIV [7:0] = 1 are forbidden values.
0x41007020 C   FIELD 08w01 ODD (rw): Odd factor for the prescaler - 0: Real divider value is = I2SDIV *2 - 1: Real divider value is = (I2SDIV * 2)+1
0x41007020 C   FIELD 09w01 MCKOE (rw): Master clock output enable - 0: Master clock output is disabled - 1: Master clock output is enabled
0x48000000 A PERIPHERAL GPIOA
0x48000000 B  REGISTER MODER (rw): MODER register
0x48000000 C   FIELD 00w02 MODE0 (rw): MODE0[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 02w02 MODE1 (rw): MODE1[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 04w02 MODE2 (rw): MODE2[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 06w02 MODE3 (rw): MODE3[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 08w02 MODE4 (rw): MODE4[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 10w02 MODE5 (rw): MODE5[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 12w02 MODE6 (rw): MODE6[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 14w02 MODE7 (rw): MODE7[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 16w02 MODE8 (rw): MODE8[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 18w02 MODE9 (rw): MODE9[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 20w02 MODE10 (rw): MODE10[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 22w02 MODE11 (rw): MODE11[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 24w02 MODE12 (rw): MODE12[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 26w02 MODE13 (rw): MODE13[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 28w02 MODE14 (rw): MODE14[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000000 C   FIELD 30w02 MODE15 (rw): MODE15[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48000004 B  REGISTER OTYPER (rw): OTYPER register
0x48000004 C   FIELD 00w01 OT0 (rw): OT0: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 01w01 OT1 (rw): OT1: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 02w01 OT2 (rw): OT2: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 03w01 OT3 (rw): OT3: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 04w01 OT4 (rw): OT4: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 05w01 OT5 (rw): OT5: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 06w01 OT6 (rw): OT6: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 07w01 OT7 (rw): OT7: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 08w01 OT8 (rw): OT8: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 09w01 OT9 (rw): OT9: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 10w01 OT10 (rw): OT10: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 11w01 OT11 (rw): OT11: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 12w01 OT12 (rw): OT12: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 13w01 OT13 (rw): OT13: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 14w01 OT14 (rw): OT14: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000004 C   FIELD 15w01 OT15 (rw): OT15: Port A configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48000008 B  REGISTER OSPEEDR (rw): OSPEEDR register
0x48000008 C   FIELD 00w02 OSPEED0 (rw): OSPEED0[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 02w02 OSPEED1 (rw): OSPEED1[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 04w02 OSPEED2 (rw): OSPEED2[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 06w02 OSPEED3 (rw): OSPEED3[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 08w02 OSPEED4 (rw): OSPEED4[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 10w02 OSPEED5 (rw): OSPEED5[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 12w02 OSPEED6 (rw): OSPEED6[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 14w02 OSPEED7 (rw): OSPEED7[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 16w02 OSPEED8 (rw): OSPEED8[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 18w02 OSPEED9 (rw): OSPEED9[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 20w02 OSPEED10 (rw): OSPEED10[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 22w02 OSPEED11 (rw): OSPEED11[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 24w02 OSPEED12 (rw): OSPEED12[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 26w02 OSPEED13 (rw): OSPEED13[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 28w02 OSPEED14 (rw): OSPEED14[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x48000008 C   FIELD 30w02 OSPEED15 (rw): OSPEED15[1:0]: Port A configuration bits These bits are written by software to configure the I/O output speed.
0x4800000C B  REGISTER PUPDR (rw): PUPDR register
0x4800000C C   FIELD 00w02 PUPD0 (rw): PUPD0: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 02w02 PUPD1 (rw): PUPD1: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 04w02 PUPD2 (rw): PUPD2: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 06w02 PUPD3 (rw): PUPD3: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 08w02 PUPD4 (rw): PUPD4: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 10w02 PUPD5 (rw): PUPD5: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 12w02 PUPD6 (rw): PUPD6: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 14w02 PUPD7 (rw): PUPD7: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 16w02 PUPD8 (rw): PUPD8: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 18w02 PUPD9 (rw): PUPD9: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 20w02 PUPD10 (rw): PUPD10: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 22w02 PUPD11 (rw): PUPD11: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 24w02 PUPD12 (rw): PUPD12: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 26w02 PUPD13 (rw): PUPD13: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 28w02 PUPD14 (rw): PUPD14: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4800000C C   FIELD 30w02 PUPD15 (rw): PUPD15: Port A configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x48000010 B  REGISTER IDR (ro): IDR register
0x48000010 C   FIELD 00w01 ID0 (ro): ID0: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 01w01 ID1 (ro): ID1: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 02w01 ID2 (ro): ID2: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 03w01 ID3 (ro): ID3: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 04w01 ID4 (ro): ID4: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 05w01 ID5 (ro): ID5: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 06w01 ID6 (ro): ID6: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 07w01 ID7 (ro): ID7: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 08w01 ID8 (ro): ID8: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 09w01 ID9 (ro): ID9: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 10w01 ID10 (ro): ID10: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 11w01 ID11 (ro): ID11: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 12w01 ID12 (ro): ID12: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 13w01 ID13 (ro): ID13: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 14w01 ID14 (ro): ID14: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000010 C   FIELD 15w01 ID15 (ro): ID15: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48000014 B  REGISTER ODR (rw): ODR register
0x48000014 C   FIELD 00w01 OD0 (rw): OD0: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 01w01 OD1 (rw): OD1: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 02w01 OD2 (rw): OD2: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 03w01 OD3 (rw): OD3: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 04w01 OD4 (rw): OD4: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 05w01 OD5 (rw): OD5: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 06w01 OD6 (rw): OD6: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 07w01 OD7 (rw): OD7: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 08w01 OD8 (rw): OD8: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 09w01 OD9 (rw): OD9: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 10w01 OD10 (rw): OD10: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 11w01 OD11 (rw): OD11: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 12w01 OD12 (rw): OD12: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 13w01 OD13 (rw): OD13: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 14w01 OD14 (rw): OD14: Port A output data bit These bits can be read and written by software
0x48000014 C   FIELD 15w01 OD15 (rw): OD15: Port A output data bit These bits can be read and written by software
0x48000018 B  REGISTER BSRR (wo): BSRR register
0x48000018 C   FIELD 00w01 BS0 (wo): BS0: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000. 0: No action on the corresponding ODx bit 1: Sets the corresponding ODx bit
0x48000018 C   FIELD 01w01 BS1 (wo): BS1: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000. 0: No action on the corresponding ODx bit 1: Sets the corresponding ODx bit
0x48000018 C   FIELD 02w01 BS2 (wo): BS2: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000. 0: No action on the corresponding ODx bit 1: Sets the corresponding ODx bit
0x48000018 C   FIELD 03w01 BS3 (wo): BS3: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 04w01 BS4 (wo): BS4: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 05w01 BS5 (wo): BS5: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000
0x48000018 C   FIELD 06w01 BS6 (wo): BS6: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 07w01 BS7 (wo): BS7: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000
0x48000018 C   FIELD 08w01 BS8 (wo): BS8: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 09w01 BS9 (wo): BS9: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 10w01 BS10 (wo): BS10: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 11w01 BS11 (wo): BS11: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 12w01 BS12 (wo): BS12: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 13w01 BS13 (wo): BS13: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 14w01 BS14 (wo): BS14: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 15w01 BS15 (wo): BS15: Port A set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48000018 C   FIELD 16w01 BR0 (wo): BR0: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 17w01 BR1 (wo): BR1: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 18w01 BR2 (wo): BR2: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 19w01 BR3 (wo): BR3: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 20w01 BR4 (wo): BR4: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 21w01 BR5 (wo): BR5: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 22w01 BR6 (wo): BR6: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 23w01 BR7 (wo): BR7: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 24w01 BR8 (wo): BR8: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 25w01 BR9 (wo): BR9: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 26w01 BR10 (wo): BR10: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 27w01 BR11 (wo): BR11: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 28w01 BR12 (wo): BR12: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 29w01 BR13 (wo): BR13: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 30w01 BR14 (wo): BR14: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48000018 C   FIELD 31w01 BR15 (wo): BR15: Port A reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x4800001C B  REGISTER LCKR (rw): LCKR register
0x4800001C C   FIELD 00w01 LCK0 (rw): LCK0: Port A lock bit 0 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 01w01 LCK1 (rw): LCK1: Port A lock bit 1 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 02w01 LCK2 (rw): LCK2: Port A lock bit 2 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 03w01 LCK3 (rw): LCK3: Port A lock bit 3 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 04w01 LCK4 (rw): LCK4: Port A lock bit 4 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 05w01 LCK5 (rw): LCK5: Port A lock bit 5 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 06w01 LCK6 (rw): LCK6: Port A lock bit 6 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 07w01 LCK7 (rw): LCK7: Port A lock bit 7 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 08w01 LCK8 (rw): LCK8: Port A lock bit 8 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 09w01 LCK9 (rw): LCK9: Port A lock bit 9 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 10w01 LCK10 (rw): LCK10: Port A lock bit 10 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 11w01 LCK11 (rw): LCK11: Port A lock bit 11 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 12w01 LCK12 (rw): LCK12: Port A lock bit 12 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 13w01 LCK13 (rw): LCK13: Port A lock bit 13 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 14w01 LCK14 (rw): LCK14: Port A lock bit 14 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 15w01 LCK15 (rw): LCK15: Port A lock bit 15 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4800001C C   FIELD 16w01 LCKK (rw): LCKK: Lock key This bit can be read any time. It can only be modified using the lock key write sequence. -0: Port configuration lock key not active -1: Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset
0x48000020 B  REGISTER AFRL (rw): AFRL register
0x48000020 C   FIELD 00w04 AFSEL0 (rw): y[3:0]: Alternate function selection for port A pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000020 C   FIELD 04w04 AFSEL1 (rw): y[3:0]: Alternate function selection for port A pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000020 C   FIELD 08w04 AFSEL2 (rw): y[3:0]: Alternate function selection for port A pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000020 C   FIELD 12w04 AFSEL3 (rw): y[3:0]: Alternate function selection for port A pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000020 C   FIELD 16w04 AFSEL4 (rw): y[3:0]: Alternate function selection for port A pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000020 C   FIELD 20w04 AFSEL5 (rw): y[3:0]: Alternate function selection for port A pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000020 C   FIELD 24w04 AFSEL6 (rw): y[3:0]: Alternate function selection for port A pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000020 C   FIELD 28w04 AFSEL7 (rw): y[3:0]: Alternate function selection for port A pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000024 B  REGISTER AFRH (rw): AFRH register
0x48000024 C   FIELD 00w04 AFSEL8 (rw): y[3:0]: Alternate function selection for port A pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000024 C   FIELD 04w04 AFSEL9 (rw): y[3:0]: Alternate function selection for port A pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000024 C   FIELD 08w04 AFSEL10 (rw): y[3:0]: Alternate function selection for port A pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000024 C   FIELD 12w04 AFSEL11 (rw): y[3:0]: Alternate function selection for port A pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000024 C   FIELD 16w04 AFSEL12 (rw): y[3:0]: Alternate function selection for port A pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000024 C   FIELD 20w04 AFSEL13 (rw): y[3:0]: Alternate function selection for port A pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000024 C   FIELD 24w04 AFSEL14 (rw): y[3:0]: Alternate function selection for port A pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000024 C   FIELD 28w04 AFSEL15 (rw): y[3:0]: Alternate function selection for port A pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48000028 B  REGISTER BRR (rw): BRR register
0x48000028 C   FIELD 00w01 BR0 (wo): BR0: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 01w01 BR1 (wo): BR1: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 02w01 BR2 (wo): BR2: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 03w01 BR3 (wo): BR3: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 04w01 BR4 (wo): BR4: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 05w01 BR5 (wo): BR5: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 06w01 BR6 (wo): BR6: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 07w01 BR7 (wo): BR7: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 08w01 BR8 (wo): BR8: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 09w01 BR9 (wo): BR9: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 10w01 BR10 (wo): BR10: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 11w01 BR11 (wo): BR11: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 12w01 BR12 (wo): BR12: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 13w01 BR13 (wo): BR13: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 14w01 BR14 (wo): BR14: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48000028 C   FIELD 15w01 BR15 (wo): BR15: Port A reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100000 A PERIPHERAL GPIOB
0x48100000 B  REGISTER MODER (rw): MODER register
0x48100000 C   FIELD 00w02 MODE0 (rw): MODE0[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 02w02 MODE1 (rw): MODE1[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 04w02 MODE2 (rw): MODE2[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 06w02 MODE3 (rw): MODE3[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 08w02 MODE4 (rw): MODE4[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 10w02 MODE5 (rw): MODE5[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 12w02 MODE6 (rw): MODE6[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 14w02 MODE7 (rw): MODE7[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 16w02 MODE8 (rw): MODE8[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 18w02 MODE9 (rw): MODE9[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 20w02 MODE10 (rw): MODE10[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 22w02 MODE11 (rw): MODE11[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 24w02 MODE12 (rw): MODE12[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 26w02 MODE13 (rw): MODE13[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 28w02 MODE14 (rw): MODE14[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100000 C   FIELD 30w02 MODE15 (rw): MODE15[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode. -00: Input mode -01: output mode -10: Alternate function mode -11: Analog mode
0x48100004 B  REGISTER OTYPER (rw): OTYPER register
0x48100004 C   FIELD 00w01 OT0 (rw): OT0: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 01w01 OT1 (rw): OT1: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 02w01 OT2 (rw): OT2: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 03w01 OT3 (rw): OT3: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 04w01 OT4 (rw): OT4: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 05w01 OT5 (rw): OT5: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 06w01 OT6 (rw): OT6: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 07w01 OT7 (rw): OT7: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 08w01 OT8 (rw): OT8: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 09w01 OT9 (rw): OT9: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 10w01 OT10 (rw): OT10: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 11w01 OT11 (rw): OT11: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 12w01 OT12 (rw): OT12: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 13w01 OT13 (rw): OT13: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 14w01 OT14 (rw): OT14: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100004 C   FIELD 15w01 OT15 (rw): OT15: Port B configuration bits These bits are written by software to configure the I/O output type. -0: Output push-pull (reset state) -1: Output open-drain
0x48100008 B  REGISTER OSPEEDR (rw): OSPEEDR register
0x48100008 C   FIELD 00w02 OSPEED0 (rw): OSPEED0[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 02w02 OSPEED1 (rw): OSPEED1[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 04w02 OSPEED2 (rw): OSPEED2[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 06w02 OSPEED3 (rw): OSPEED3[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 08w02 OSPEED4 (rw): OSPEED4[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 10w02 OSPEED5 (rw): OSPEED5[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 12w02 OSPEED6 (rw): OSPEED6[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 14w02 OSPEED7 (rw): OSPEED7[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 16w02 OSPEED8 (rw): OSPEED8[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 18w02 OSPEED9 (rw): OSPEED9[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 20w02 OSPEED10 (rw): OSPEED10[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 22w02 OSPEED11 (rw): OSPEED11[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 24w02 OSPEED12 (rw): OSPEED12[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 26w02 OSPEED13 (rw): OSPEED13[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 28w02 OSPEED14 (rw): OSPEED14[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x48100008 C   FIELD 30w02 OSPEED15 (rw): OSPEED15[1:0]: Port B configuration bits These bits are written by software to configure the I/O output speed.
0x4810000C B  REGISTER PUPDR (rw): PUPDR register
0x4810000C C   FIELD 00w02 PUPD0 (rw): PUPD0: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 02w02 PUPD1 (rw): PUPD1: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 04w02 PUPD2 (rw): PUPD2: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 06w02 PUPD3 (rw): PUPD3: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 08w02 PUPD4 (rw): PUPD4: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 10w02 PUPD5 (rw): PUPD5: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 12w02 PUPD6 (rw): PUPD6: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 14w02 PUPD7 (rw): PUPD7: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 16w02 PUPD8 (rw): PUPD8: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 18w02 PUPD9 (rw): PUPD9: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 20w02 PUPD10 (rw): PUPD10: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 22w02 PUPD11 (rw): PUPD11: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 24w02 PUPD12 (rw): PUPD12: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 26w02 PUPD13 (rw): PUPD13: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 28w02 PUPD14 (rw): PUPD14: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x4810000C C   FIELD 30w02 PUPD15 (rw): PUPD15: Port B configuration bits These bits are written by software to configure the I/O pull-up or pull-down -00: No pull-up, pull-down -01: Pull-up -10: Pull-down -11: Reserved
0x48100010 B  REGISTER IDR (ro): IDR register
0x48100010 C   FIELD 00w01 ID0 (ro): ID0: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 01w01 ID1 (ro): ID1: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 02w01 ID2 (ro): ID2: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 03w01 ID3 (ro): ID3: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 04w01 ID4 (ro): ID4: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 05w01 ID5 (ro): ID5: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 06w01 ID6 (ro): ID6: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 07w01 ID7 (ro): ID7: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 08w01 ID8 (ro): ID8: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 09w01 ID9 (ro): ID9: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 10w01 ID10 (ro): ID10: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 11w01 ID11 (ro): ID11: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 12w01 ID12 (ro): ID12: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 13w01 ID13 (ro): ID13: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 14w01 ID14 (ro): ID14: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100010 C   FIELD 15w01 ID15 (ro): ID15: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port
0x48100014 B  REGISTER ODR (rw): ODR register
0x48100014 C   FIELD 00w01 OD0 (rw): OD0: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 01w01 OD1 (rw): OD1: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 02w01 OD2 (rw): OD2: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 03w01 OD3 (rw): OD3: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 04w01 OD4 (rw): OD4: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 05w01 OD5 (rw): OD5: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 06w01 OD6 (rw): OD6: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 07w01 OD7 (rw): OD7: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 08w01 OD8 (rw): OD8: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 09w01 OD9 (rw): OD9: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 10w01 OD10 (rw): OD10: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 11w01 OD11 (rw): OD11: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 12w01 OD12 (rw): OD12: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 13w01 OD13 (rw): OD13: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 14w01 OD14 (rw): OD14: Port B output data bit These bits can be read and written by software
0x48100014 C   FIELD 15w01 OD15 (rw): OD15: Port B output data bit These bits can be read and written by software
0x48100018 B  REGISTER BSRR (wo): BSRR register
0x48100018 C   FIELD 00w01 BS0 (wo): BS0: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 01w01 BS1 (wo): BS1: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 02w01 BS2 (wo): BS2: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 03w01 BS3 (wo): BS3: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 04w01 BS4 (wo): BS4: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 05w01 BS5 (wo): BS5: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 06w01 BS6 (wo): BS6: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 07w01 BS7 (wo): BS7: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 08w01 BS8 (wo): BS8: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 09w01 BS9 (wo): BS9: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 10w01 BS10 (wo): BS10: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 11w01 BS11 (wo): BS11: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 12w01 BS12 (wo): BS12: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 13w01 BS13 (wo): BS13: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 14w01 BS14 (wo): BS14: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 15w01 BS15 (wo): BS15: Port B set bit y These bits are write-only. A read to these bits returns the value 0x0000.
0x48100018 C   FIELD 16w01 BR0 (wo): BR0: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 17w01 BR1 (wo): BR1: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 18w01 BR2 (wo): BR2: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 19w01 BR3 (wo): BR3: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 20w01 BR4 (wo): BR4: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 21w01 BR5 (wo): BR5: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 22w01 BR6 (wo): BR6: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 23w01 BR7 (wo): BR7: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 24w01 BR8 (wo): BR8: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 25w01 BR9 (wo): BR9: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 26w01 BR10 (wo): BR10: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 27w01 BR11 (wo): BR11: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 28w01 BR12 (wo): BR12: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 29w01 BR13 (wo): BR13: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 30w01 BR14 (wo): BR14: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x48100018 C   FIELD 31w01 BR15 (wo): BR15: Port B reset bit y These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit Note: If both BSx and BRx are set, BSx has priority.
0x4810001C B  REGISTER LCKR (rw): LCKR register
0x4810001C C   FIELD 00w01 LCK0 (rw): LCK0: Port B lock bit 0 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 01w01 LCK1 (rw): LCK1: Port B lock bit 1 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 02w01 LCK2 (rw): LCK2: Port B lock bit 2 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 03w01 LCK3 (rw): LCK3: Port B lock bit 3 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 04w01 LCK4 (rw): LCK4: Port B lock bit 4 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 05w01 LCK5 (rw): LCK5: Port B lock bit 5 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 06w01 LCK6 (rw): LCK6: Port B lock bit 6 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 07w01 LCK7 (rw): LCK7: Port B lock bit 7 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 08w01 LCK8 (rw): LCK8: Port B lock bit 8 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 09w01 LCK9 (rw): LCK9: Port B lock bit 9 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 10w01 LCK10 (rw): LCK10: Port B lock bit 10 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 11w01 LCK11 (rw): LCK11: Port B lock bit 11 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 12w01 LCK12 (rw): LCK12: Port B lock bit 12 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 13w01 LCK13 (rw): LCK13: Port B lock bit 13 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 14w01 LCK14 (rw): LCK14: Port B lock bit 14 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 15w01 LCK15 (rw): LCK15: Port B lock bit 15 These bits are read/write but can only be written when the LCKK bit is 0, using the specific sequence described in LCKK bit description. -0: Port configuration not locked -1: Port configuration locked
0x4810001C C   FIELD 16w01 LCKK (rw): LCKK: Lock key This bit can be read any time. It can only be modified using the lock key write sequence. -0: Port configuration lock key not active -1: Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset
0x48100020 B  REGISTER AFRL (rw): AFRL register
0x48100020 C   FIELD 00w04 AFSEL0 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100020 C   FIELD 04w04 AFSEL1 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100020 C   FIELD 08w04 AFSEL2 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100020 C   FIELD 12w04 AFSEL3 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100020 C   FIELD 16w04 AFSEL4 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100020 C   FIELD 20w04 AFSEL5 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100020 C   FIELD 24w04 AFSEL6 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100020 C   FIELD 28w04 AFSEL7 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100024 B  REGISTER AFRH (rw): AFRH register
0x48100024 C   FIELD 00w04 AFSEL8 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100024 C   FIELD 04w04 AFSEL9 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100024 C   FIELD 08w04 AFSEL10 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100024 C   FIELD 12w04 AFSEL11 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100024 C   FIELD 16w04 AFSEL12 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100024 C   FIELD 20w04 AFSEL13 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100024 C   FIELD 24w04 AFSEL14 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100024 C   FIELD 28w04 AFSEL15 (rw): y[3:0]: Alternate function selection for Port B pin y (y = 8..15) These bits are written by software to configure alternate function I/Os AFSELy selection: -0000: AF0 -0001: AF1 -0010: AF2 -0011: AF3 -0100: AF4 -0101: AF5 -0110: AF6 -0111: AF7 1xxx: Reserved
0x48100028 B  REGISTER BRR (rw): BRR register
0x48100028 C   FIELD 00w01 BR0 (wo): BR0: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 01w01 BR1 (wo): BR1: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 02w01 BR2 (wo): BR2: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 03w01 BR3 (wo): BR3: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 04w01 BR4 (wo): BR4: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 05w01 BR5 (wo): BR5: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 06w01 BR6 (wo): BR6: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 07w01 BR7 (wo): BR7: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 08w01 BR8 (wo): BR8: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 09w01 BR9 (wo): BR9: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 10w01 BR10 (wo): BR10: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 11w01 BR11 (wo): BR11: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 12w01 BR12 (wo): BR12: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 13w01 BR13 (wo): BR13: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 14w01 BR14 (wo): BR14: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48100028 C   FIELD 15w01 BR15 (wo): BR15: Port B reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. -0: No action on the corresponding ODx bit -1: Resets the corresponding ODx bit
0x48200000 A PERIPHERAL CRC
0x48200000 B  REGISTER DR (rw): CRC_DR register
0x48200000 C   FIELD 00w32 DR (rw): Data register bits. This register is used to write new data to the CRC calculator. It holds the previous CRC calculation result when it is read. If the data size is less than 32 bits, the least significant bits are used to write/read the correct value.
0x48200004 B  REGISTER IDR (rw): CRC_IDR register
0x48200004 C   FIELD 00w32 IDR (rw): 
0x48200008 B  REGISTER CR (rw): CRC_CR register
0x48200008 C   FIELD 00w01 RESET (rw): RESET bit This bit is set by software to reset the CRC calculation unit and set the data register to the value stored in the CRC_INIT register. This bit can only be set, it is automatically cleared by hardware
0x48200008 C   FIELD 03w02 POLYSIZE (rw): Polynomial size These bits control the size of the polynomial. -00: 32 bit polynomial -01: 16 bit polynomial -10: 8 bit polynomial -11: 7 bit polynomial
0x48200008 C   FIELD 05w02 REV_IN (rw): Reverse input data These bits control the reversal of the bit order of the input data -00: Bit order not affected -01: Bit reversal done by byte -10: Bit reversal done by half-word -11: Bit reversal done by word
0x48200008 C   FIELD 07w01 REV_OUT (rw): Reverse output data This bit controls the reversal of the bit order of the output data. -0: Bit order not affected -1: Bit-reversed output format
0x48200010 B  REGISTER INIT (rw): CRC_INIT register
0x48200010 C   FIELD 00w32 INIT (rw): Programmable initial CRC value This register is used to write the CRC initial value.
0x48200014 B  REGISTER POL (rw): CRC_POL register
0x48200014 C   FIELD 00w32 POL (rw): POL[31:0]: Programmable polynomial This register is used to write the coefficients of the polynomial to be used for CRC calculation. If the polynomial size is less than 32 bits, the least significant bits have to be used to program the correct value.
0x48400000 A PERIPHERAL RCC
0x48400000 B  REGISTER CR (rw): CR register
0x48400000 C   FIELD 02w01 LSION (rw): Internal Low Speed oscillator enable Set and reset by software. Reset source only for this field: PORESETn 0: LSI RC oscillator OFF 1: LSI RC oscillator ON
0x48400000 C   FIELD 03w01 LSIRDY (ro): Internal Low Speed oscillator Ready Set and reset by hardware to indicate when the Low Speed Internal RC oscillator is stable. Reset source only for this field: PORESETn 0: LSI RC oscillator not ready 1: LSI RC oscillator ready
0x48400000 C   FIELD 04w01 LSEON (rw): External Low Speed Clock enable. Set and reset by software. Reset source only for this field: PORESETn 0: LSE oscillator OFF 1: LSE oscillator ON Note that enablng this bit, the configuration of PB12 and PB13 will be bypassed (whatever DFTMUX or AF selection)
0x48400000 C   FIELD 05w01 LSERDY (ro): External Low Speed Clock ready flag. Set by hardware to indicate that LSE oscillator is stable. 0: LSE oscillator not ready 1: LSE oscillator ready
0x48400000 C   FIELD 06w01 LSEBYP (rw): External Low Speed Clock bypass. Set and reset by software. Reset source only for this field: PORESETn 0: LSE oscillator bypass OFF 1: LSE oscillator bypass ON Note that enablng this bit, the configuration of PB13 will be bypassed (whatever DFTMUX or AF selection)
0x48400000 C   FIELD 07w03 LOCKDET_NSTOP (rw): Lock detector Nstop value When start_stop signal is high; a counter is incremented every 16 MHz clock cycle. When the counter reaches (NSTOP+1) x 64 value, the lock_det signal is set high indicating that the PLL is locked. As soon as the start_stop signal is low the counter is reset to 0.
0x48400000 C   FIELD 10w01 HSIRDY (ro): Internal High Speed clock ready flag. Set by hardware to indicate that internal RC 64MHz oscillator is stable. This bit is activated only if the RC is enabled by HSION (it is not activated if the RC is enabled by an IP request). 0: internal RC 64 MHz oscillator not ready 1: internal RC 64 MHz oscillator ready
0x48400000 C   FIELD 12w01 HSEPLLBUFON (rw): External High Speed Clock Buffer for PLL RF enable. Set and reset by software. 0: HSE PLL Buffer OFF 1: HSE PLL Buffer ON (default)
0x48400000 C   FIELD 13w01 HSIPLLON (rw): Internal High Speed Clock PLL enable 0: PLL is OFF 1: PLL is ON
0x48400000 C   FIELD 14w01 HSIPLLRDY (ro): Internal High Speed Clock PLL ready flag. 0: PLL is unlocked 1: PLL is locked
0x48400000 C   FIELD 15w01 FMRAT (rw): Force MRSUBG accurate clock ready status (for debug purpose) 0: no effect 1: active_transmission is force to '1' whatever the HSIPLLRDY/HSE status
0x48400000 C   FIELD 16w01 HSEON (rw): External High Speed Clock enable. Set and reset by software. in low power mode, HSE is turned off. HSE is turned ON only when RFSUBG LDO is Ready 0: HSE oscillator OFF 1: HSE oscillator ON
0x48400000 C   FIELD 17w01 HSERDY (ro): External High Speed Clock ready flag. Set by hardware to indicate that HSE oscillator is stable. 0: HSE oscillator not ready 1: HSE oscillator ready
0x48400004 B  REGISTER ICSCR (rw): ICSCR register
0x48400004 C   FIELD 00w01 LSITRIMEN (rw): Low Speed oscillator trimming enable Set and reset by software. Reset source only for this field: PORESETn 0: LSI oscillator Bias trimming disabled 1: LSI oscillator Bias trimming enabled
0x48400004 C   FIELD 01w01 LSITRIMOK (ro): LSITRIMOK: Low Speed oscillator trimming OK Set and reset by hardware to indicate when the Low Speed Internal RC oscillator has reached an optimal trimming of its bias current; this bit is only valid when LSITRIMEN is active. 0: LSI Bias trimming (LSIBW) is not good 1: LSI Bias trimming (LSIBW) value is OK
0x48400004 C   FIELD 02w04 LSIBW (ro): Trimming in test mode The value stored is the correspondent Engi Byte and represents the actual value driving the input of the hardware macro. This value is loaded soon after the completion of the Option Byte Loading procedure. This field is directly writeable only in Test Mode.
0x48400004 C   FIELD 16w03 HSITRIMOFFSET (rw): ICSCR[18:16] = HSITRIMOFFSET[2:0]: High Speed oscillator signed trimming offset 000: 0 (+ 0 MHz / default) 001: 1 (-0.5 MHz) 010: 2 (-1MHz) 011: 3 (-1.5 MHz) 100: -1 (+2 MHz) 101: -2 (+1.5MHz) 110: -3 (+1 MHz) 111: -4 (+0.5 MHz)
0x48400004 C   FIELD 24w06 HSITRIM (ro): High Speed Internal clock trimming. This value is loaded soon after the completion of the Option Byte Loading procedure. When max value 0x3f is set, HSI is less than 64MHz
0x48400008 B  REGISTER CFGR (rw): CFGR register
0x48400008 C   FIELD 01w01 HSESEL (rw): Clock source selection request: 0: HSI clock source is requested (default) 1: HSE clock source is requested
0x48400008 C   FIELD 02w01 STOPHSI (rw): Stop HSI clock source request 0: HSI is enabled (default) 1: disable HSI is requested
0x48400008 C   FIELD 03w01 HSESEL_STATUS (ro): Clock source selection Status 0: HSI clock source is selected 1: HSE clock source is selected Mirror the actual system clock source, depending on clock switching mechanism and limitations
0x48400008 C   FIELD 05w03 CLKSYSDIV (rw): system clock frequency selection request 000: div1 (HSI 64M / HSE 48M) 001: div2 (HSI 32M / HSE 24M) 010: div4/div3 (HSI/HSE) (16M) 011: div8/div6 (HSI/HSE) (8M) * 100: div16/div12 (HSI/HSE) (4M) * 101: div32/div24 (HSI/HSE) (2M) * 110: div64/div48 (HSI/HSE) (1M) * Note: behavior depends on depending on CFGR.HSESEL and (*) APB2ENR.MRSUBGEN or LPAWUREN register
0x48400008 C   FIELD 08w03 CLKSYSDIV_STATUS (ro): system clock frequency selection status 000: div1 (HSI 64M / HSE 48M) 001: div2 (HSI 32M / HSE 24M) 010: div4/div3 (HSI/HSE) (16M) 011: div8/div6 (HSI/HSE) (8M) 100: div16/div12 (HSI/HSE) (4M) 101: div32/div24 (HSI/HSE) (2M) 110: div64/div48 (HSI/HSE) (1M) Note: behavior depends on depending on CFGR.HSESEL and APB2ENR.MRSUBGEN register
0x48400008 C   FIELD 12w01 SMPSDIV (rw): SMPS clock prescaling factor to generate 4MHz or 8MHz 0: SMPS clock 8MHz (default ) 1: SMPS clock 4MHz
0x48400008 C   FIELD 13w01 LPUCLKSEL (rw): LPUCLKSEL: Selection of LPUART clock 0: 16 MHz peripheral clock (default) 1: LSE clock (Mandatory in LPUART deepstop mode)
0x48400008 C   FIELD 15w02 CLKSLOWSEL (rw): slow clock source selection Set by software to select the clock source. This is no glitch free mechanism Reset source only for this field: PORESETn 00: '0' (default) 01: LSE oscillator clock used as slow clock 10: LSI oscillator clock used as slow clock 11:HSI_64M divided by 2048 used as slow clock
0x48400008 C   FIELD 17w01 IOBOOSTEN (rw): IOBOOSTEN: IO BOOSTER enable 0: IO BOOSTER block is disabled 1: IO BOOSTER block is enabled.
0x48400008 C   FIELD 19w01 LCOEN (rw): LCOEN: LCO enable on PA10 also in deepstop. 0: LCO output on PA10 is disabled 1: LCO output on PA10 is enabled.
0x48400008 C   FIELD 22w02 SPI3I2SCLKSEL (rw): SPI3I2SCLKSEL: Selection of I2S clock for SPI3 IP. 00: 32 MHz peripheral clock (default) 01: 16 MHz peripheral clock 10: CLK_SYS 11: CLK_SYS Note: the I2S clock frequency must be higher or equal to the system clock (configured through RCC_CFGR.CLKSYSDIV[2:0] bit field).
0x48400008 C   FIELD 24w02 LCOSEL (rw): Low speed Configurable Clock Output Selection. Set and reset by software. Glitches propagation possible. Reset source only for this field: PORESETn 00: LCO output disabled, no clock on LCO 01: not used 10: internal 32 KHz (LSI) oscillator clock selected 11: external 32 KHz (LSE) oscillator clock selected
0x48400008 C   FIELD 26w03 MCOSEL (rw): Main Configurable Clock Output Selection. Set and reset by software. Glitches propagation possible. 000: MCO output disabled, no clock on MCO 001: system clock selected 010: na 011: internal RC 64 MHz (HSI) oscillator clock selected 100: external oscillator (HSE) clock selected 101: internal RC 64 MHz (HSI) oscillator divided by 2048 and used as slow clock selected 110: SMPS clock selected 111: AUX ADC ANA clock selected
0x48400008 C   FIELD 29w03 CCOPRE (rw): Configurable Clock Output Prescaler. Set and reset by software. Glitches propagation if CCOPRE is modified after CCO output is enabled. 000: CCO clock is divided by 1 001: CCO clock is divided by 2 010: CCO clock is divided by 4 011: CCO clock is divided by 8 100: CCO clock is divided by 16 101: CCO clock is divided by 32 Others: not used
0x4840000C B  REGISTER CSSWCR (rw): CSSWCR register
0x4840000C C   FIELD 00w01 LSISWTRIMEN (rw): Low Speed oscillator trimming by SW enable Set and reset by software. Reset source only for this field: PORESETn 0: LSI oscillator Bias trimming by SW disabled 1: LSI oscillator Bias trimming by SW enabled
0x4840000C C   FIELD 01w04 LSISWBW (rw): Low Speed Internal clock trimming value to set by SW Reset source only for this field: PORESETn
0x4840000C C   FIELD 05w02 LSEDRV (rw): Maximum Crystal gm for Low Speed External XO (to connect to XTDRV of 32kHz LSE XO => into IO V33?) to amplify drinving capacity modulation Set by software. Reset source only for this field: PORESETn 00: 0.0, low drive capability 01: 0.1, medium low drive capability 10: 1.0, medium high drive capability 11: 1.1, highdrive capability
0x4840000C C   FIELD 23w01 HSISWTRIMEN (rw): High Speed oscillator trimming by SW enable Set and reset by software. 0: HSI oscillator Bias trimming by SW disabled 1: HSI oscillator Bias trimming by SW enabled
0x4840000C C   FIELD 24w06 HSITRIMSW (rw): High Speed Internal clock trimming value to set by SW.
0x48400010 B  REGISTER KRMR (rw): KRMR register
0x48400010 C   FIELD 00w01 KRM_EN (rw): KRM_EN: Variable rate multiplier Enable Reset source only for this field: PORESETn 0: KRM is disabled (default) 1: KRM is enabled.
0x48400010 C   FIELD 01w05 KRM (rw): KRM[4:0] :SMPS clock dividing Ratio (CLK_SPMS_KRM frequency= CLK_ROOT frequency (depending on RCC_CFGR.HSESEL) divided by KRM when KRMEN=1) Reset source only for this field: PORESETn - 0x00 to 0x08: SMPS clock frequency equals CLK_ROOT/8 (8.00 MHz / 6.00 MHz) - 0x09: SMPS clock frequency equals CLK_ROOT/9 (7.11 MHz / 5.33 MHz) - 0x0A: SMPS clock frequency equals CLK_ROOT/10 (6.40 MHz / 4.80 MHz) - 0x0B: SMPS clock frequency equals CLK_ROOT/11 (5.82 MHz / 4.36 MHz) - 0x0C: SMPS clock frequency equals CLK_ROOT/12 (5.33 MHz / 4.00 MHz) - 0x0D: SMPS clock frequency equals CLK_ROOT/13 (4.92 MHz / 3.69 MHz) - 0x0E: SMPS clock frequency equals CLK_ROOT/14 (4.57 MHz / 3.43 MHz) - 0x0F: SMPS clock frequency equals CLK_ROOT/15 (4.27 MHz / 3.20 MHz) - 0x10: SMPS clock frequency equals CLK_ROOT/16 (4.00 MHz / 3.00 MHz) - 0x1x: Reserved Note: SMPS clock frequency must be selected in a range [4-8] MHz (depending on RCC_KRMR.KRM and RCC_CFGR.HSESEL).
0x48400018 B  REGISTER CIER (rw): CIER register
0x48400018 C   FIELD 00w01 LSIRDYIE (rw): LSI Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by internal RC 32 kHz oscillator stabilization. 0: LSI ready interrupt disabled 1: LSI ready interrupt enabled
0x48400018 C   FIELD 01w01 LSERDYIE (rw): LSE Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the external 32 kHz oscillator stabilization. 0: LSE ready interrupt disabled 1: LSE ready interrupt enabled
0x48400018 C   FIELD 03w01 HSIRDYIE (rw): HSI Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the internal RC 64MHz oscillator stabilization. 0: HSI ready interrupt disabled 1: HSI ready interrupt enabled
0x48400018 C   FIELD 04w01 HSERDYIE (rw): HSE Ready Interrupt Enable Set and reset by software to enable/disable interrupt caused by the external HSE oscillator stabilization. 0: HSE ready interrupt disabled 1: HSE ready interrupt enabled
0x48400018 C   FIELD 05w01 HSIPLLRDYIE (rw): HSI PLL Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL locked on HSE. 0: HSI PLL ready interrupt disabled 1: HSI PLL ready interrupt enabled
0x48400018 C   FIELD 06w01 HSIPLLUNLOCKDETIE (rw): HSIPLLUNLOCKDETIE: HSI PLL unlock detection Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL unlock. 0: HSI PLL unlock detection interrupt disabled 1: HSI PLL unlock detection interrupt enabled
0x48400018 C   FIELD 07w01 RTCRSTIE (rw): RTCRSTIE: RTC reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the RTC reset end. 0: HSI PLL unlock detection interrupt disabled 1: HSI PLL unlock detection interrupt enabled
0x48400018 C   FIELD 08w01 WDGRSTIE (rw): WDGRSTIE: Watchdog reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the watchdog reset end. 0: interrupt disabled 1: interrupt enabled
0x48400018 C   FIELD 09w01 LPURSTIE (rw): LPURSTIE: LPUART reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the LPUART reset end. 0: interrupt disabled 1: interrupt enabled
0x48400018 C   FIELD 10w01 LCDRSTIE (rw): LCDRSTIE: LCD reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the LCD reset end. 0: interrupt disabled 1: interrupt enabled
0x48400018 C   FIELD 13w01 LCSCRSTIE (rw): LCSCRSTIE: LCSC reset release interrupt enable. 0: LCSC reset release interrupt is disabled. 1: LCSC reset release interrupt is enabled.
0x4840001C B  REGISTER CIFR (rw): CIFR register
0x4840001C C   FIELD 00w01 LSIRDYIF (rw): LSI Ready Interrupt flag Set by hardware when LSI clock becomes stable. 0: No clock ready interrupt caused by the internal RC 32 KHz oscillator 1: Clock ready interrupt caused by the internal RC 32 kHz oscillator
0x4840001C C   FIELD 01w01 LSERDYIF (rw): LSE Ready Interrupt Flag. Set by hardware when LSE clock becomes stable. 0: No clock ready interrupt caused by the LSE oscillator 1: Clock ready interrupt caused by the LSE oscillator
0x4840001C C   FIELD 03w01 HSIRDYIF (rw): HSI Ready Interrupt Flag. Set by hardware when HSI becomes stable. 0: No clock ready interrupt caused by the HSI oscillator 1: Clock ready interrupt caused by the HSI oscillator
0x4840001C C   FIELD 04w01 HSERDYIF (rw): HSE Ready Interrupt Flag. Set by hardware when HSE becomes stable. 0: No clock ready interrupt caused by the HSE oscillator 1: Clock ready interrupt caused by the HSE oscillator
0x4840001C C   FIELD 05w01 HSIPLLRDYIF (rw): HSI PLL Ready Interrupt Flag. Set by hardware when HSI PLL 64MHz becomes stable. 0: No clock ready interrupt caused by the HSI PLL64 MHz oscillator 1: Clock ready interrupt caused by the HSI PLL64 MHz oscillator
0x4840001C C   FIELD 06w01 HSIPLLUNLOCKDETIF (rw): HSIPLLUNLOCKDETIF: HSI PLL unlock detection Interrupt Flag.
0x4840001C C   FIELD 07w01 RTCRSTIF (rw): RTC reset end Interrupt Flag. Raised when reset is released on 32kHz clock
0x4840001C C   FIELD 08w01 WDGRSTIF (rw): WDG reset end Interrupt Flag. Raised when reset is released on 32kHz clock
0x4840001C C   FIELD 09w01 LPURSTIF (rw): LPUART reset end Interrupt Flag. Raised when reset is released on 32kHz clock
0x4840001C C   FIELD 10w01 LCDRSTIF (rw): LCD reset end Interrupt Flag. Raised when reset is released on 32kHz clock
0x4840001C C   FIELD 13w01 LCSCRSTIF (rw): LCSC reset end Interrupt Flag. Raised when reset is released on 32kHz clock
0x48400020 B  REGISTER CSCMDR (rw): CSCMDR register
0x48400020 C   FIELD 00w01 REQUEST (rw): Request for system clock switching Cleared by hardware when system clock frequency switch is done 0: To cancel an ongiong request - still possible until IRQ assertion 1: To update the system clock frequency
0x48400020 C   FIELD 01w03 CLKSYSDIV_REQ (rw): system clock frequency selection request 000: div1 (HSI 64M / HSE) (48M) 001: div2 (HSI 32M / HSE (24M*) 010: div4/div3 (HSI/HSE) (16M) 011: div8/div6 (HSI/HSE) (8M) * 100: div16/div12 (HSI/HSE) (4M) * 101: div32/div24 (HSI/HSE) (2M) * 110: div64/div48 (HSI/HSE) (1M) * Note: behavior depends on depending on CFGR.HSESEL and (*) APB2ENR.MRSUBGEN or LPAWUREN
0x48400020 C   FIELD 04w02 STATUS (ro): Status of clock switch sequence 00: IDLE no switch requested 01: ONGOING clock frequency switch is ongoing 10: DONE clock frequency switch done 11: Reserved
0x48400020 C   FIELD 06w01 EOFSEQ_IE (rw): End of sequence Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the clock system switch. 0: End of sequence interrupt disabled 1: End of sequence interrupt enabled
0x48400020 C   FIELD 07w01 EOFSEQ_IRQ (rw): End of Sequence flag Set by hardware when clock system swtich is ended 0: No end of sequence event occured 1: End of sequece event occured
0x48400030 B  REGISTER AHBRSTR (rw): AHBRSTR register
0x48400030 C   FIELD 00w01 DMARST (rw): DMA and DMAMUX reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400030 C   FIELD 02w01 GPIOARST (rw): GPIOA reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400030 C   FIELD 03w01 GPIOBRST (rw): GPIOB reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400030 C   FIELD 12w01 CRCRST (rw): CRC reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400030 C   FIELD 18w01 RNGRST (rw): RNG reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400030 C   FIELD 20w01 AESRST (rw): AES reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400034 B  REGISTER APB0RSTR (rw): APB0RSTR register
0x48400034 C   FIELD 00w01 TIM2RST (rw): TIM2RST: TIM2 reset. 0: TIM2 IP is not under reset. 1: TIM2 IP is under reset.
0x48400034 C   FIELD 01w01 TIM16RST (rw): TIM16RST: TIM16 reset. 0: TIM16 IP is not under reset. 1: TIM16 IP is under reset.
0x48400034 C   FIELD 08w01 SYSCFGRST (rw): SYSCFGRST: system controller reset. 0: system controller IP is not under reset. 1: system controller IP is under reset.
0x48400034 C   FIELD 09w01 LCDCRST (rw): LCDCRST: LCD controller reset. 0: LCD controller IP is not under reset. 1: LCD controller IP is under reset.
0x48400034 C   FIELD 10w01 COMPRST (rw): COMPRST: COMP reset. 0: COMP IP is not under reset. 1: COMP IP is under reset.
0x48400034 C   FIELD 11w01 DACRST (rw): DACRST: DAC reset. 0: DAC IP is not under reset. 1: DAC IP is under reset.
0x48400034 C   FIELD 12w01 RTCRST (rw): RTCRST: RTC reset. 0: RTC IP is not under reset. 1: RTC IP is under reset.
0x48400034 C   FIELD 13w01 LCSCRST (rw): LCSCRST: LCSC reset. 0: LCSC IP is not under reset. 1: LCSC IP is under reset.
0x48400034 C   FIELD 14w01 WDGRST (rw): WDGRST: Watchdog reset. 0: Watchdog IP is not under reset. 1: Watchdog IP is under reset.
0x48400034 C   FIELD 15w01 DBGMCURST (rw): DBGMCURST: DBGMCU reset. 0: DBGMCU IP is not under reset. 1: DBGMCU IP is under reset.
0x48400038 B  REGISTER APB1RSTR (rw): APB1RSTR register
0x48400038 C   FIELD 00w01 SPI1RST (rw): SPI1 reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400038 C   FIELD 04w01 ADCRST (rw): ADC reset for Aux-ADC IP Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400038 C   FIELD 08w01 LPUARTRST (rw): LPUART reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400038 C   FIELD 10w01 USARTRST (rw): USART reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400038 C   FIELD 14w01 SPI3RST (rw): SPI3 reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400038 C   FIELD 21w01 I2C1RST (rw): I2C1 reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400038 C   FIELD 23w01 I2C2RST (rw): I2C2 reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400040 B  REGISTER APB2RSTR (rw): APB2RSTR register
0x48400040 C   FIELD 00w01 MRSUBGRST (rw): Radio MRSUBG reset. Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400040 C   FIELD 03w01 LPAWURRST (rw): Bubble reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.
0x48400050 B  REGISTER AHBENR (rw): AHBENR register
0x48400050 C   FIELD 00w01 DMAEN (rw): DMA and DMAMUX enable Set and enable by software. 0: does not enable 1: enable
0x48400050 C   FIELD 02w01 GPIOAEN (rw): GPIOA enable. It must be enabled by default
0x48400050 C   FIELD 03w01 GPIOBEN (rw): GPIOB enable. It must be enabled by default
0x48400050 C   FIELD 12w01 CRCEN (rw): CRC enable Set and enable by software. 0: does not enable 1: enable
0x48400050 C   FIELD 18w01 RNGEN (rw): RNG clock enable Set and enable by software. 0: does not enable 1: enable
0x48400050 C   FIELD 20w01 AESEN (rw): AESEN: AES clock enable. 0: AES IP is clock gated. 1: AES IP is clocked.
0x48400054 B  REGISTER APB0ENR (rw): APB0ENR register
0x48400054 C   FIELD 00w01 TIM2EN (rw): TIM2: Advanced Timer clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400054 C   FIELD 01w01 TIM16EN (rw): TIM16: Advanced Timer clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400054 C   FIELD 08w01 SYSCFGEN (rw): SYSTEM CONFIG clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400054 C   FIELD 09w01 LCDEN (rw): LCD clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400054 C   FIELD 10w01 COMPEN (rw): COMP clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400054 C   FIELD 11w01 DACEN (rw): DAC clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400054 C   FIELD 12w01 RTCEN (rw): RTC clock enable Set and enable by software. Reset source only for this field: PORESETn 0: clock disable 1: clock enable
0x48400054 C   FIELD 13w01 LCSCEN (rw): LCSC clock enable. Set and enable by software. 0: clock disable 1: clock enable
0x48400054 C   FIELD 14w01 WDGEN (rw): Watchdog clock enable. Set and enable by software. 0: clock disable 1: clock enable
0x48400054 C   FIELD 15w01 DBGMCUEN (rw): DBG MCU clock enable. Set and enable by software. 0: clock disable 1: clock enable
0x48400058 B  REGISTER APB1ENR (rw): APB1ENR register
0x48400058 C   FIELD 00w01 SPI1EN (rw): SPI1 clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400058 C   FIELD 04w01 ADCDIGEN (rw): AUXADC clock enable for Aux-ADC digital clock Set and enable by software. 0: clock disable 1: clock enable
0x48400058 C   FIELD 05w01 ADCANAEN (rw): ADC clock enable for Aux-ADC analog clock Set and enable by software. 0: clock disable 1: clock enable
0x48400058 C   FIELD 08w01 LPUARTEN (rw): LPUART clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400058 C   FIELD 10w01 USARTEN (rw): USART clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400058 C   FIELD 14w01 SPI3EN (rw): SPI3 clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400058 C   FIELD 21w01 I2C1EN (rw): I2C1 clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400058 C   FIELD 23w01 I2C2EN (rw): I2C2 clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400060 B  REGISTER APB2ENR (rw): APB2ENR register
0x48400060 C   FIELD 00w01 MRSUBGEN (rw): MRSUBG clock enable. Note: when this bit is '1', it must prevent clk_sys different from 16, 32, 64. If the configured clock is lower than 16MHz (1, 2, 4 or 8 MHz) or equal to 24MHz, clk_sys must be 16MHz 0: clock disable 1: clock enable
0x48400060 C   FIELD 03w01 LPAWUREN (rw): Bubble clock enable Set and enable by software. 0: clock disable 1: clock enable
0x48400080 B  REGISTER DBGR (rw): DBGR register
0x48400080 C   FIELD 19w01 DBGHSIOFF (rw): used for debug or test 0: No effect (default) 1: HSI forced off.
0x48400080 C   FIELD 20w01 DBGBYPHSI (rw): used for debug mode with HSI bypassed by HSE 0: No effect (default) 1: HSI bypassed HSE.
0x48400080 C   FIELD 21w01 DBGXOEXT (rw): used for debug mode with HSE bypassed by FXTAL_IN clock and ZIV12 output used. 0: No effect (default) 1: HSE bypassed by FXTAL_IN clock and ZIV12 output used.
0x48400080 C   FIELD 22w01 FORCEXO48MREADY (rw): FORCEXO48MREADY Force XO48M Ready input signal This bit is for debug and force the XO48M ready input, in order to bypass XO48M comparators. 0: No effect (default) 1: Force XOREADY=1
0x48400094 B  REGISTER CSR (rw): CSR register
0x48400094 C   FIELD 23w01 RMVF (wo): Remove reset flag Set by software to clear the value of the reset flags. It auto clears by HW after clearing reason flags 0: Nothing done 1: Reset the value of the reset flags
0x48400094 C   FIELD 26w01 PADRSTF (ro): SYSTEM reset flag Reset by software by writing the RMVF bit. Set by hardware when a reset from pad occurs. 0: No reset from pad occurred 1: Reset from pad occurred
0x48400094 C   FIELD 27w01 PORRSTF (ro): POWER reset flag Reset by software by writing the RMVF bit. Set by hardware when a power reset occurs from LPMURESET block. 0: No POWER reset occurred 1: POWER reset occurred
0x48400094 C   FIELD 28w01 SFTRSTF (ro): Software reset flag Reset by software by writing the RMVF bit. Set by hardware when a software reset occurs. 0: No software reset occurred 1: Software reset occurred
0x48400094 C   FIELD 29w01 WDGRSTF (ro): Watchdog reset flag Reset by software by writing the RMVF bit. Set by hardware when a watchdog reset from V33 domain occurs. 0: No watchdog reset occurred 1: Watchdog reset occurred
0x48400094 C   FIELD 30w01 LOCKUPRSTF (ro): LOCK UP reset flag from CM0 Reset by software by writing the RMVF bit. Set by hardware from unrecoverable exception CPU. It reset V12i domain, FLASH controller and peripherals. 0: No lockup reset occurred 1: lockup reset occurred
0x48400098 B  REGISTER RFSWHSECR (rw): RFSWHSECR register
0x48400098 C   FIELD 00w07 GMC (rw): GMC[6:5]: High speed external XO current control reference 00: 10 uA 01: 20 uA 1x: 40 uA GMC[4:0]: High speed external XO current control multiplying factor IcoreHSE= GMC[4:0] * GMC[6:5] Example: GMC[6:0]=0x1111001 -> IcoreHSE=25*40uA / Default 3F: IcoreHSE= 10uA x 31 = 310uA Note: this value is set only by software.
0x48400098 C   FIELD 07w01 SWXOTUNEEN (rw): RF-HSE capacitor bank tuning by SW enable Set by software
0x48400098 C   FIELD 08w06 SWXOTUNE (rw): RF-HSE capacitor bank tuning value by SW Set by software
0x48400098 C   FIELD 14w02 ISTARTUP (rw): RF-HSE Startup current Set by software Default value 2
0x48400098 C   FIELD 16w03 AMPLTHRESH (rw): RF-HSE Amplitude Control threshold Set by software Default value 0
0x4840009C B  REGISTER RFHSECR (ro): RFHSECR register
0x4840009C C   FIELD 00w06 XOTUNE (ro): RF-HSE capacitor bank tuning Set by option byte loading soon after Power On Reset.
0x4840009C C   FIELD 06w01 AMPLREADY (ro): RF-HSE Amplitude Control Ready output
0x484000A0 B  REGISTER AHBSMENR (rw): AHBSMENR register
0x484000A0 C   FIELD 00w01 DMASMEN (rw): DMA clock enable during Sleep mode bit This bit is set and reset by software. - 0: DMA clock disabled in Sleep mode - 1: DMA clock enabled in Sleep mode (if enabled in DMAEN)
0x484000A0 C   FIELD 01w01 FLASHSMEN (rw): Flash clocks enable during Flash Sleep PD and CPU Sleep mode bit This bit is set and reset by software. - 0: Flash clocks are disabled in Flash Sleep PD* and CPU Sleep mode - 1: Flash clocks are enabled in Sleep mode Note: Flash Sleep PD is enabled through nvm_control register CONFIG.SLEEP_PD
0x484000A0 C   FIELD 02w01 GPIOASMEN (rw): GPIOA clock enable during Sleep mode bit This bit is set and reset by software. - 0: GPIOA clock disabled in Sleep mode - 1: GPIOA clock enabled in Sleep mode (if enabled by GPIOAEN)
0x484000A0 C   FIELD 03w01 GPIOBSMEN (rw): GPIOB clock enable during Sleep mode bit This bit is set and reset by software. - 0: GPIOB clock disabled in Sleep mode - 1: GPIOB clock enabled in Sleep mode (if enabled in GPIOBEN)
0x484000A0 C   FIELD 09w01 SRAM0SMEN (rw): SRAM0 clock enable during Sleep mode bit This bit is set and reset by software. - 0: SRAM0 clock disabled in Sleep mode - 1: SRAM0 clock enabled in Sleep mode
0x484000A0 C   FIELD 10w01 SRAM1SMEN (rw): SRAM1 clock enable during Sleep mode bit This bit is set and reset by software. - 0: SRAM1 clock disabled in Sleep mode - 1: SRAM1 clock enabled in Sleep mode
0x484000A0 C   FIELD 12w01 CRCSMEN (rw): CRC clock enable during Sleep mode bit This bit is set and reset by software. - 0: CRC clock disabled in Sleep mode - 1: CRC clock enabled in Sleep mode (if enabled in CRCEN)
0x484000A0 C   FIELD 18w01 RNGSMEN (rw): RNG bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: RNG bus clock disabled in Sleep mode - 1: RNG bus clock enabled in Sleep mode (if enabled in RNGEN)
0x484000A0 C   FIELD 20w01 AESSMEN (rw): AES bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: AES bus clock disabled in Sleep mode - 1: AES bus clock enabled in Sleep mode (if enabled in AESEN)
0x484000A4 B  REGISTER APB0SMENR (rw): APB0SMENR register
0x484000A4 C   FIELD 00w01 TIM2SMEN (rw): TIM2 bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: TIM2 bus clock disabled in Sleep mode - 1: TIM2 bus clock enabled in Sleep mode (if enabled in TIM2EN)
0x484000A4 C   FIELD 01w01 TIM16SMEN (rw): TIM16 bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: TIM16 bus clock disabled in Sleep mode - 1: TIM16 bus clock enabled in Sleep mode (if enabled in TIM16EN)
0x484000A4 C   FIELD 08w01 SYSCFGSMEN (rw): SYSCFG bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: SYSCFG bus clock disabled in Sleep mode - 1: SYSCFG bus clock enabled in Sleep mode (if enabled in SYSCFGEN)
0x484000A4 C   FIELD 09w01 LCDCSMEN (rw): LCDC bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: LCDC bus clock disabled in Sleep mode - 1: LCDC bus clock enabled in Sleep mode (if enabled in LCDCEN)
0x484000A4 C   FIELD 10w01 COMPSMEN (rw): COMP bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: COMP bus clock disabled in Sleep mode - 1: COMP bus clock enabled in Sleep mode (if enabled in COMPEN)
0x484000A4 C   FIELD 11w01 DACSMEN (rw): DAC bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: DAC bus clock disabled in Sleep mode - 1: DAC bus clock enabled in Sleep mode (if enabled in DACEN)
0x484000A4 C   FIELD 12w01 RTCSMEN (rw): RTC bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: RTC bus clock disabled in Sleep mode - 1: RTC bus clock enabled in Sleep mode (if enabled in RTCEN)
0x484000A4 C   FIELD 13w01 LCSCSMEN (rw): LCSC bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: LCSC bus clock disabled in Sleep mode - 1: LCSC bus clock enabled in Sleep mode (if enabled in LCSCEN)
0x484000A4 C   FIELD 14w01 WDGSMEN (rw): WDG clock enable during Sleep mode bit This bit is set and reset by software. - 0: WDG clock disabled in Sleep mode - 1: WDG clock enabled in Sleep mode (if enabled in WDGEN)
0x484000A4 C   FIELD 15w01 DBGMCUSMEN (rw): DBGMCU clock enable during Sleep mode bit This bit is set and reset by software. - 0: DBGMCU clock disabled in Sleep mode - 1: DBGMCU clock enabled in Sleep mode (if enabled in DBGMCUEN)
0x484000A8 B  REGISTER APB1SMENR (rw): APB1SMENR register
0x484000A8 C   FIELD 00w01 SPI1SMEN (rw): SPI1 bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: SPI1 bus clock disabled in Sleep mode - 1: SPI1 bus clock enabled in Sleep mode (if enabled in SPI1EN)
0x484000A8 C   FIELD 04w01 ADCDIGSMEN (rw): ADCDIG bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: ADCDIG bus clock disabled in Sleep mode - 1: ADCDIG bus clock enabled in Sleep mode (if enabled by ADCDIGEN)
0x484000A8 C   FIELD 08w01 LPUARTSMEN (rw): LPUART bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: LPUART bus clock disabled in Sleep mode - 1: LPUART bus clock enabled in Sleep mode (if enabled in LPUARTEN)
0x484000A8 C   FIELD 10w01 USARTSMEN (rw): USART bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: USART bus clock disabled in Sleep mode - 1: USART bus clock enabled in Sleep mode (if enabled in USARTEN)
0x484000A8 C   FIELD 14w01 SPI3SMEN (rw): SPI3 bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: SPI3 bus clock disabled in Sleep mode - 1: SPI3 bus clock enabled in Sleep mode (if enabled in SPI3EN)
0x484000A8 C   FIELD 21w01 I2C1SMEN (rw): I2C1 clock enable during Sleep mode bit This bit is set and reset by software. - 0: I2C1 clock disabled in Sleep mode - 1: I2C1 clock enabled in Sleep mode (if enabled in I2C1EN)
0x484000A8 C   FIELD 23w01 I2C2SMEN (rw): I2C2 clock enable during Sleep mode bit This bit is set and reset by software. - 0: I2C2 clock disabled in Sleep mode - 1: I2C2 clock enabled in Sleep mode (if enabled in I2C2EN)
0x48500000 A PERIPHERAL PWRC
0x48500000 B  REGISTER CR1 (rw): CR1 register
0x48500000 C   FIELD 00w01 LPMS (rw): LPMS Low Power Mode Selection Selection of the low power mode entered when CPU enters DEEP SLEEP mode and BLE is rdy2sleep. - 0: Deep Stop mode (default) - 1: Shutdown mode
0x48500000 C   FIELD 01w01 ENSDNBOR (rw): ENSDNBOR: Enable BOR supply monitoring during shutdown mode. - 1: the PD_ALL_SHUTDOWN signal is not set during SHUTDOWN mode - 0: the PD_ALL_SHUTDOWN signal is set during SHUTDOWN mode.
0x48500000 C   FIELD 02w01 IBIAS_RUN_AUTO (rw): IBIAS_RUN_AUTO: Enable automatic IBIAS control during RUN/DEEPSTOP mode. - 0: IBIAS control is manual (and controlled by IBIAS_RUN_STATE register) - 1: IBIAS control is automatic (default).
0x48500000 C   FIELD 03w01 IBIAS_RUN_STATE (rw): IBIAS_RUN_STATE: Enable/Disable IBIAS during RUN mode when automatic mode is disabled. - 0: IBIAS control is disabled (default). - 1: IBIAS control is enabled.
0x48500000 C   FIELD 04w01 APC (rw): APC Apply Pull-up and pull-down configuration from CPU - 1: the I/O pull-up and pull-down configurations defined in the PUCRx and PDCRx registers is applied. - 0: the PUCRx and PDCRx are not used to control the I/O pull-up and pull-down configuration of the product I/Os.
0x48500000 C   FIELD 05w01 ENBORH (rw): ENBORH: enable BORH configuration - 1: BORH is enabled, threshold level depends on SELBOR[1:0] - 0: BORH off (VBOR0): threshold level for above 1.60V voltage operation.
0x48500000 C   FIELD 06w02 SELBORH (rw): SELBORH[1:0]: BORH selection of Vbor threshold - 11: BORH Level 4(VBOR4): threshold level for above 2.81 V voltage operation. - 10: BORH Level 3 (VBOR3): threshold level for above 2.52 V voltage operation - 01: BORH Level 2 (VBOR2): threshold level for above 2.21 V voltage operation - 00: BORH Level 1 (VBOR1): threshold level for above 2.0V voltage operation.
0x48500000 C   FIELD 08w01 ENBORL (rw): ENBORL: Enable BORL reset supervising during RUN mode. - 0: No BORL is monitored during RUN mode. - 1: BORL is monitored during RUN mode (a POR reset will happen if VDDIO goes below 1.6V during RUN mode) (default). Note: Enabling this feature prevents blocking the device if VDDIO goes below supported voltages during RUN.
0x48500004 B  REGISTER CR2 (rw): CR2 register
0x48500004 C   FIELD 00w01 PVDE (rw): PVDE Programmable Voltage Detector Enable When this bit is set the Power Voltage Detector is enabled
0x48500004 C   FIELD 01w03 PVDLS (rw): PVDLS[2:0] Programmable Voltage Detector Level selection - 000: 2.05 V - Lowest level - 001: 2.20 V - 010: 2.36 V - 011: 2.52 V - 100: 2.64 V - 101: 2.81 V - 110: 2.91 V - Highest level - 111: External input analog voltage (compare internally to VBGP; When external input VBGP then PVDO=1)
0x48500004 C   FIELD 04w01 DBGRET (rw): DBGRET: PA2 and PA3 retention enable after DEEPSTOP - 0: PA2, PA3 don't retain their status exiting from DEEPSTOP (default). - 1: PA2, PA3 retain their status exiting from DEEPSTOP.
0x48500004 C   FIELD 05w01 RAMRET1 (rw): RAMRET1: RAM1 retention during low power mode - 1: RAM1 bank is powered during low power mode - 0: RAM1 bank is disabled during low power mode (by default)
0x48500004 C   FIELD 06w01 LPREG_FORCE_VH (rw): force LPREG=1.2V during DEEPSTOP - 1: Force LPREG=1.2V during DEEPSTOP - 0: No Force (Default) Note LPREG= 1.2v can still apply when LCDEN or COMP.SCALEREN request it
0x48500004 C   FIELD 07w01 LPREG_VH_STATUS (ro): status LPREG VH (1.2v) during DEEPSTOP - 1: LPREG=1.2V during DEEPSTOP - 0: LPREG=1V during DEEPSTOP
0x48500004 C   FIELD 08w01 GPIORET (rw): GPIORET: GPIO retention enable. - 0: Release GPIO retention after deepstop (Should be reset after restore Context) - 1: Enable GPIO Retention during deepstop (Must be set before deepstop)
0x48500004 C   FIELD 09w01 ENTS (rw): ENTS: Enable Temperature Sensor - 1: Temperature sensor is enabled - 0: Temperature sensor is disabled
0x48500004 C   FIELD 10w01 RFREGEN (rw): RFREGEN: RF Regulator Enable - 1: Enable RF Regulator - 0: Disable RF Regulator (Note: RF Regulator can still be enabled by the RFSUGB or RCC_CR.HSEON)
0x48500004 C   FIELD 11w01 RFREGCEXT (rw): RFREGCEXT: RF Regulator External Supply Bypass - 1: External supply bypass capability - 0: Internal supply only
0x48500004 C   FIELD 12w01 RFREGBYP (rw): RFREGBYP: RF Regulator Bypass Enable - 1: LDO output connected to VSMPS. - 0: internally generated 1.2V
0x48500004 C   FIELD 13w01 RFREGRDY (ro): RFDREGRDY: RF Regulator Ready flag - 1: RF Regulator is ready - 0: RF Regulator is not ready
0x48500004 C   FIELD 14w01 RFREGON_STATUS (ro): RFREGON_STATUS: RF Regulator On Status - 1: RF Regulator is enabled - 0: RF Regulator is disabled
0x48500008 B  REGISTER IEWU (rw): IEWU register
0x48500008 C   FIELD 00w01 EIWL0 (rw): EWL0 Enable Internal WakeUp line LPUART When this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event. - 0: wakeup disabled. - 1: wakeup enabled.
0x48500008 C   FIELD 01w01 EIWL1 (rw): EIWL1 Enable Internal WakeUp line RTC When this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event. - 0: wakeup disabled. - 1: wakeup enabled.
0x48500008 C   FIELD 02w01 EIWL2 (rw): EIWL2 Enable Internal WakeUp line LCD When this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event. - 0: wakeup disabled. - 1: wakeup enabled.
0x48500008 C   FIELD 03w01 EIWL3 (rw): EIWL3 Enable Internal Wakeup line COMP When this bit is set the COMP wakeup is enabled and an edge will trigger a COMP wakeup event - 0: wakeup disabled. - 1: wakeup enabled.
0x48500008 C   FIELD 04w01 EIWL4 (rw): EIWL4 Enable Internal Wakeup line LCSC When this bit is set the LCSC wakeup is enabled and an edge will trigger a LCSC wakeup event - 0: wakeup disabled. - 1: wakeup enabled.
0x48500008 C   FIELD 08w01 EWMRSUBG (rw): EWMRSUB Wakeup MRSUBG Enable When this bit is set the MRSUBG wakeup is enabled and a rising edge will trigger a MRSUBG wakeup event - 0: MRSUBG wakeup disabled. - 1: MRSUBG wakeup enabled.
0x48500008 C   FIELD 09w01 EWMRSUBGHCPU (rw): EWMRSUBGHCPU Wakeup MRSUBG Host CPU Enable When this bit is set the MRSUBG HOST CPU wakeup is enabled and a rising edge will trigger a MRSUBG Host CPU wakeup event - 0: MRSUBG Host CPU wakeup disabled. - 1: MRSUBG Host CPU wakeup enabled.
0x48500008 C   FIELD 10w01 EWLPAWUR (rw): EWLPAWUR: Wakeup Bubble Enable When this bit is set the Bubble wakeup is enabled and a rising edge will trigger a LPAWUR wakeup event - 0: LPAWUR wakeup disabled. - 1: LPAWUR wakeup enabled.
0x4850000C B  REGISTER IWUP (rw): IWUP register
0x4850000C C   FIELD 00w01 IWUP0 (rw): IWUP0: Wakeup polarity for internal wakeup line 0 event (LPUART). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.
0x4850000C C   FIELD 01w01 IWUP1 (rw): IWUP1: Wakeup polarity for internal wakeup line 1 event (RTC). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.
0x4850000C C   FIELD 02w01 IWUP2 (rw): IWUP2: Wakeup polarity for internal wakeup line 2 event (LCD). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.
0x4850000C C   FIELD 03w01 IWUP3 (rw): IWUP3: Wakeup polarity for internal wakeup line 3 event (COMP). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.
0x4850000C C   FIELD 04w01 IWUP4 (rw): IWUP4: Wakeup polarity for internal wakeup line 4 event (LCSC). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.
0x4850000C C   FIELD 08w01 WMRSUBGHP (rw): WMRSUBGHP: Wakeup polarity for internal wakeup MRSUBG event - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.
0x4850000C C   FIELD 09w01 WMRSUBGHCPUP (rw): WMRSUBGHCPUP: Wakeup polarity for internal wakeup MRSUBG Host CPU event - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.
0x4850000C C   FIELD 10w01 WLPAWURP (rw): WLPAWURP: Wakeup polarity for wakeup LPAWUR event. - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.
0x48500010 B  REGISTER IWUF (rw): IWUF register
0x48500010 C   FIELD 00w01 IWUF0 (rw): IWUF0: Internal wakeup flag (LPUART). - 0: no wakeup from LPUART occurred since last clear. - 1: a wakeup from LPUART occurred since last clear. Cleared by writing 1 in this bit.
0x48500010 C   FIELD 01w01 IWUF1 (rw): IWUF1: Internal wakeup flag (RTC). - 0: no wakeup from RTC occurred since last clear. - 1: a wakeup from RTC occurred
0x48500010 C   FIELD 02w01 IWUF2 (rw): IWUF2: Internal wakeup flag (LCD). - 0: no wakeup from LCD occurred since last clear. - 1: a wakeup from LCD occurred since last clear. Cleared by writing 1 in this bit.
0x48500010 C   FIELD 03w01 IWUF3 (rw): IWUF3: Internal wakeup flag (COMP). - 0: no wakeup from COMP occurred since last clear. - 1: a wakeup from COMP occurred since last clear. Cleared by writing 1 in this bit.
0x48500010 C   FIELD 04w01 IWUF4 (rw): IWUF4: Internal wakeup flag (LCSC). - 0: no wakeup from LCSC occurred since last clear. - 1: a wakeup from LCSC occurred since last clear. Cleared by writing 1 in this bit.
0x48500010 C   FIELD 08w01 WMRSUBGF (rw): WMRSUBGF Wakeup MRSUBG Flag This bit is set by hardware when a MRSUBG wakeup is detected It is cleared by a reset pad or by software writing 1 in this bit field. - 0: No MRSUBG Wakeup detected - 1: MRSUBG Wakeup detected writting 1 in this bit, clears the interrupt
0x48500010 C   FIELD 09w01 WMRSUBGHCPUF (rw): WMRSUBGHCPUF Wakeup MRSUBG HOST CPU Flag (cf. user manual) This bit is set by hardware when a MRSUBG HOST CPU wakeup is detected It is cleared by a reset pad or by software writing 1 in this bit field. - 0: No MRSUBG Host CPU wakeup detected - 1: MRSUBG Host CPU wakeup detected writting 1 in this bit, clears the interrupt
0x48500010 C   FIELD 10w01 WLPAWURF (rw): WLPAWURF Wakeup LPAWUR Flag (cf. user manual) This bit is set by hardware when a LPAWUR wakeup is detected It is cleared by a reset pad or by software writing 1 in this bit field. - 0: No LPAWUR wakeup detected - 1: LPAWUR wakeup detected writting 1 in this bit, clears the interrupt
0x48500014 B  REGISTER SR2 (ro): SR2 register
0x48500014 C   FIELD 00w01 SMPSBYPR (ro): SMPSBYPR: SMPS Force Bypass Control Replica This bit mirrors the actual BYPASS_3V3 control signal driven to the SMPS regulator, dependant on the real working state.
0x48500014 C   FIELD 01w01 SMPSENR (ro): SMPSENR: SMPS Enable Control Replica This bit mirrors the actual ENABLE_3V3 control signal driven to the SMPS regulator, dependant on the real working state.
0x48500014 C   FIELD 02w01 SMPSRDY (ro): SMPSRDY: SMPS Ready Status This bit provides the information whether SMPS is ready. - 0: SMPS regulator is not ready - 1: SMPS regulator is ready.
0x48500014 C   FIELD 04w04 IOBOOTVAL2 (ro): Bit3: PB15 input value on VDD33 latched at POR Bit2: PB14 input value on VDD33 latched at POR Bit1: PB13 input value on VDD33 latched at POR Bit0: PB12 input value on VDD33 latched at POR
0x48500014 C   FIELD 08w01 REGLPS (ro): REGLPS: Regulator Low Power Started This bit provides the information whether low power regulator is ready. - 0: LP regulator is not ready. - 1: LP regulator is ready.
0x48500014 C   FIELD 09w01 REGMS (ro): REGMS: Main regulator ready status. - 0: The Main regulator is not ready. - 1: The Main regulator is ready.
0x48500014 C   FIELD 11w01 PVDO (ro): PVDO: Power Voltage Detector Output When the Power Voltage Detector is enabled (CR2.PVDE) this bit is set when the system supply (VDDIO) is lower than the selected PVD threshold (CR2.PVDLS)
0x48500014 C   FIELD 12w04 IOBOOTVAL (ro): Bit3: PA11 input value on VDD33 latched at POR Bit2: PA10 input value on VDD33 latched at POR Bit1: PA9 input value on VDD33 latched at POR Bit0: PA8 input value on VDD33 latched at POR
0x4850001C B  REGISTER CR5 (rw): CR5 register
0x4850001C C   FIELD 00w04 SMPSLVL (rw): SMPSLVL[3:0] SMPS Output Level Voltage Selection Select the SMPS output voltage with a granularity of 50mV. Default = '0100' (1.4V) Vout = 1.2 + 0.05*SMPSOUT (V)
0x4850001C C   FIELD 04w02 SMPSBOMSEL (rw): SMPSBOMSEL: SMPS BOM Selection: - 00: BOM1 - 01: BOM2 (default) - 10: BOM3 - 11: n/a
0x4850001C C   FIELD 06w01 SMPS_BOF_STATIC (rw): SMPS_BOF_STATIC: SMPS Bypass on the Fly static - 0 : disabled (by default) - 1 : SMPS Bypass on the fly static is enabled (EN_SW=1)
0x4850001C C   FIELD 07w01 NOSMPS_BOF (rw): NOSMPS_BOF: No SMPS Mode to be used in accordance to SMPS_BOF_STATIC =1 When this bit is set, the SMPS regulator will be disabled. Note that this configuration should be used only SMPS_BOF_STATIC=1. - 0 : No effect, SMPS is enabled. (default) - 1 : SMPS is disabled;
0x4850001C C   FIELD 08w01 SMPSLPOPEN (rw): SMPSLPOPEN: In Low Power mode SMPS is in OPEN mode (instead of PRECHARGE mode). When this bit is set, when the chip is in Low power mode the SMPS regulator will be disabled (HZ) Documentation needed. - 0 : in Low Power mode, SMPS is in PRECHARGE, output is connected to VDDIO. (default) - 1 : in Low Power mode, SMPS is disabled, output is floating
0x4850001C C   FIELD 09w01 SMPSFBYP (rw): SMPSFB Force SMPS Regulator in bypass mode When this bit is set, the SMPS regulator will be forced to operate in precharge mode. the actual state of SMPS can be observed thanks to the replica SR2.SMPSBYPR. - 0 : no effect (by default) - 1 : SMPS is disabled and bypassed (ENABLE_3V3=0 and PRECHARGE_3V3=1)
0x4850001C C   FIELD 10w01 NOSMPS (rw): NOSMPS: No SMPS Mode When this bit is set, the SMPS regulator will be disabled. Note that this configuration should be used only when SMPS_FB pad is directly connected to VBATT or Vext, without L/C BOM. - 0 : No effect, SMPS is enabled. (Default) - 1 : SMPS is disabled;
0x4850001C C   FIELD 11w01 SMPS_ENA_DCM (rw): SMPS_ENA_DCM: enable discontinuous conduction mode - 0 : disable (Default) - 1 : enable
0x4850001C C   FIELD 12w01 CLKDETR_DISABLE (rw): CLKDETR_DISABLE: disable SMPS clock detection The SMPS clock detection enables an automatic SMPS bypass switching in case of unwanted loss of SMPS clock. - 0 : SMPS clock detection enabled (default) - 1 : SMPS clock detection disabled
0x4850001C C   FIELD 13w02 SMPS_PRECH_CUR_SEL (rw): SMPS_PRECH_CUR_SEL[1:0] Selection for SMPS PRECHARGE limit current - 00: 2.5mA - 01: 5mA - 10: 10mA - 11: 20mA (default)
0x4850001C C   FIELD 15w01 SMPS_BOF_DYN (rw): SMPS_BOF_DYN: SMPS Bypass on the Fly dynamic - 0 : disabled (by default) - 1 : SMPS Bypass on the fly dynamic is enabled (EN_LDO=1)
0x48500020 B  REGISTER PUCRA (rw): PUCRA register
0x48500020 C   FIELD 00w16 PUA (rw): PUA[x] : Pull Up Port A Pull up activation on port A[i] pad when APC bit of PWRC CR1 is set - 1: Pull-Up activated on port A[i] when APC bit of PWRC CR1 bit is set and PWR_PDCRA[x] is reset - 0: Pull-Up not activated on port A[i]
0x48500024 B  REGISTER PDCRA (rw): PDCRA register
0x48500024 C   FIELD 00w16 PDA (rw): PDA[x]: Pull Down Port A Pull Down activation on port A[i] pad when APC bit of PWRC CR1 is set - 1: Pull-Down activated on Port A[i] when APC bit of PWRC CR1 bit is set - 0: Pull-Down not activated on Port A[i]
0x48500028 B  REGISTER PUCRB (rw): PUCRB register
0x48500028 C   FIELD 00w16 PUB (rw): PUB[x] : Pull Up Port B Pull up activation on port B[i] pad when APC bit of PWRC CR1 is set - 1: Pull-Up activated on port B[i] when APC bit of PWRC CR1 bit is set and PWR_PDCRB[x] is reset - 0: Pull-Up not activated on port B[i]
0x4850002C B  REGISTER PDCRB (rw): PDCRB register
0x4850002C C   FIELD 00w16 PDB (rw): PDB[x]: Pull Down Port B Pull Down activation on port B[i] pad when APC bit of PWRC CR1 is set - 1: Pull-Down activated on Port B[i] when APC bit of PWRC CR1 bit is set - 0: Pull-Down not activated on Port B[i]
0x48500030 B  REGISTER EWUA (rw): EWUA register
0x48500030 C   FIELD 00w16 EWUA (rw): EWUA[x] Enable WakeUp line PA[x] When this bit is set the PA[x] wakeup line is enabled and a rising or falling edge on wakeup line PA[x] will trigger a CPU wakeup event depending on CR7.WUPA[x] bit.
0x48500034 B  REGISTER WUPA (rw): WUPA register
0x48500034 C   FIELD 00w16 WUPA (rw): WUPA[x] Wake-up Line PA[x] Polarity This bit defines the polarity used for event detection on external wake-up line PA[x] - 0: Detection on high level (rising edge) - 1: Detection on low level (falling edge)
0x48500038 B  REGISTER WUFA (rw): WUFA register
0x48500038 C   FIELD 00w16 WUFA (rw): WUFA[x] WakeUp Flag PA[x] This bit is set when a wakeup is detected on wakeup line PA[x]. It is cleared by a reset pad or by writing 1 in this bit field. Writing 1 this bit, clears the interrupt:
0x48500040 B  REGISTER EWUB (rw): EWUB register
0x48500040 C   FIELD 00w16 EWUB (rw): EWUB[x] Enable WakeUp line PB[x] When this bit is set the PB[x] wakeup line is enabled and a rising or falling edge on wakeup line PB[x] will trigger a CPU wakeup event depending on CR9.WUPB[x] bit.
0x48500044 B  REGISTER WUPB (rw): WUPB register
0x48500044 C   FIELD 00w16 WUPB (rw): WUPB[x] Wake-up Line PB[x] Polarity This bit defines the polarity used for event detection on external wake-up line PB[x] - 0: Detection on high level (rising edge) - 1: Detection on low level (falling edge)
0x48500048 B  REGISTER WUFB (rw): WUFB register
0x48500048 C   FIELD 00w16 WUFB (rw): WUFB[x] WakeUp Flag PB[x] This bit is set when a wakeup is detected on wakeup line PB[x]. It is cleared by a reset pad or by writing 1 in this bit field. Writing 1 this bit, clears the interrupt:
0x4850004C B  REGISTER SDWN_WUEN (rw): SDWN_WUEN register
0x4850004C C   FIELD 00w01 WUEN (rw): WUEN PB0 I/O WakeUp from shutdown Enable When this bit is set the PB0 wakeup from shutdown is enabled so that a rising or falling edge on PB0 (depending on SDWN_WUPOL..WUPOL bit) will trigger a CPU wakeup. It is cleared by a PORESETn. - 0: PB0 wakeup from shutdown disabled - 1: PB0 wakeup from shutdown enabled
0x48500050 B  REGISTER SDWN_WUPOL (rw): SDWN_WUPOL register
0x48500050 C   FIELD 00w01 WUPOL (rw): WUPOL PB0 I/O WakeUp from shutdown Polarity This bit defines the polarity used for wakeup from shutdown detection on PB0 pin. It is cleared by a PORESETn. - 0: Detection on high level (rising edge) - 1: Detection on low level (falling edge)
0x48500054 B  REGISTER SDWN_WUF (rw): SDWN_WUF register
0x48500054 C   FIELD 00w01 WUF (rw): WUF PB0 I/O WakeUp from shutdown Flag This bit is set when a wakeup from shutdown is detected on PB0 pin. It is cleared by a PORESETn or by writing 0 in this bit field. - 0: Shutdown wakeup from PB0 not occurred - 1: Shutdown wakeup from PB0 occurred
0x48500058 B  REGISTER BOF_TUNE (rw): BOF_TUNE register
0x48500058 C   FIELD 00w04 BOF_TUNE (rw): BOF_TUNE: selection of the Bypass on the Fly LDO output voltage. - 0: 1.2V - 1: 1.2V - 2: 1.2V - 3: 1.3V - 4: 1.4V (Default) - 5: 1.5V - 6: 1.6V - 7: 1.7V - 8: 1.8V - 9: 1.9V - 10: 2V - 11: 2.1V - 12: 2.2V - 13: 2.3V - 14: 2.4V - 15: 2.4V
0x48500084 B  REGISTER DBGR (rw): DBGR register
0x48500084 C   FIELD 00w01 DEEPSTOP2 (rw): DEEPSTOP2 low power saving mode emulation enable this bit enable an emulated debug DEEPSTOP low power mode. If emulation is enabled, entering in DEEPSTOP mode, the v12i power domain still enters power saving mode, but its clock and power are maintained.
0x48500084 C   FIELD 07w01 SMPSFRDY (rw): SMPSFB Force ready check When this bit is set, the SMPS regulator will be forced to operate in precharge mode. the actual state of SMPS can be observed thanks to the replica SR2.SMPSBYPR. - 0 : no effect (by default) - 1 : SMPS is disabled and bypassed (ENABLE_3V3=0 and PRECHARGE_3V3=1)
0x48500084 C   FIELD 08w03 KELVIN_TEST (rw): KELVIN_TEST[2:0]: Enable TEST mode Kelvin for LDO_RF (Write protected by IFR3 key) - 000: 0mA (open) (default 0x0) - 001 for 1mA - 010 for 3mA - 011 for 5mA - 100 for 8mA - 101 for 10mA else: 0mA (open) for other combinations.
0x48500084 C   FIELD 13w03 DIS_PRECH (rw): DIS_PRECH[2:0]: disable precharge during deepstop (debug) allowed combination are: - 111: precharge and SMPS monitoring are disabled (whatever CR5.SMPSLPOPEN) - 101: precharge are activated only at deepstop exit (to be used only with CR5.SMPSLPOPEN=1) else: No effect (default 0x0)
0x48500088 B  REGISTER EXTSRR (rw): EXTSRR register
0x48500088 C   FIELD 09w01 DEEPSTOPF (rw): DEEPSTOPF System DeepStop Flag This bit is set by hardware and cleared only by a POR reset or by writing '1' in this bit field - 0: System has not been in DEEPSTOP mode - 1: System has been in DEEPSTOP mode
0x48500088 C   FIELD 10w01 RFPHASEF (rw): RFPHASEF RFPHASE Flag This bit is set by hardware after a S3LP wake-up event (S3LP activation); it is cleared either by software, writing '1' in this bit field, or by hardware when Ready2Sleep signal is asserted by the Radio IP. - 0: RF IP does not require attention - 1: RF IP awake and requesting system attention
0x4850008C B  REGISTER DBGSMPS (rw): DBGSMPS register
0x4850008C C   FIELD 00w04 TESTDIG (rw): TESTDIG: SMPS TEST_DIG_3V3[3:0] SMPS control signal
0x4850008C C   FIELD 04w02 TESTKEL (rw): TESTKEL: SMPS TEST_KEL_3V3[1:0] SMPS control signal
0x4850008C C   FIELD 06w01 HOT_STUP (rw): HOT_STUP_3V3 SMPS control signal
0x4850008C C   FIELD 07w01 NO_STUP (rw): NO_STUP_3V3 SMPS control signal
0x4850008C C   FIELD 08w01 TESTILIM (rw): TESTILIM: SMPS TEST_ILIM_3V3 SMPS control signal
0x4850008C C   FIELD 09w01 CTLRES_RAMP (rw): CTLRES_RAM_3V3 SMPS control signal
0x4850008C C   FIELD 10w01 DIS_BIG_MOS (rw): DIS_BIG_MOS_3V3 SMPS control signal
0x4850008C C   FIELD 11w01 TEST_OL (rw): TEST_OL_3V3 SMPS control signal
0x4850008C C   FIELD 12w01 DIS_ILIM (rw): DIS_ILIM_3V3 SMPS control signal
0x4850008C C   FIELD 13w01 ILIM_BOOST (rw): ILIM_BOOST_3V3 SMPS current limitation Boost - 0: Max current = 110mA (Default) - 1: Max current = 130mA
0x4850008C C   FIELD 14w02 BOF_CUR_SEL (rw): BOF_CUR_SEL Bypass On the Fly current limitation - 00 : 20mA - 01 : 40mA - 10 : 60mA (default) - 11 : no limit
0x48500090 B  REGISTER TRIMR (ro): TRIMR register
0x48500090 C   FIELD 00w03 RFD_REG_TRIM (ro): RFD_REG_TRIM[2:0]: RF LDO Trimming By default, this value is taken from the engi bytes; and saved on V12o domain when OBL done. if associated ENGTRIM is enabled the RF LDO trimming can be controlled by the dedicated ENGTRIM register. Default= '100'.
0x48500090 C   FIELD 03w01 SPARE (ro): 
0x48500090 C   FIELD 04w04 TRIM_MR (ro): TRIM_MR[3:0]: Main Regulator Voltage Trimming By default, this value is taken from the engi bytes; and saved on V12o domain when OBL done. if associated ENGTRIM.TRIMMREN is enabled the Main Regulator Voltage can be controlled by the dedicated ENGTRIM.TRIM_MR register. Default= '0000'.
0x48500090 C   FIELD 08w03 SMPS_TRIM (ro): SMPS_TRIM[2:0]: SMPS Output Voltage Trimming By default, this value is taken from the engi bytes; and saved on V12o domain when OBL done. if associated ENGTRIM is enabled the SMPS output voltage can be controlled by the dedicated ENGTRIM register. Default= '011'.
0x48500090 C   FIELD 11w03 BOF_TRIM (ro): BOF_TRIM[2:0]: Bypass On the Fly Output Voltage Trimming By default, this value is taken from the engi bytes; and saved on V12o domain when OBL done. if associated ENGTRIM is enabled the SMPS output voltage can be controlled by the dedicated ENGTRIM register. Default= '100'.
0x48500094 B  REGISTER ENGTRIM (rw): ENGTRIM register
0x48500094 C   FIELD 00w01 TRIMRFDREGEN (rw): TRIMRFDREGEN: trimming RFREG enabled - 1: trimming bit applied from ENGTRIM register - 0: trimming bit applied from OBL (can be read on TRIMR register)
0x48500094 C   FIELD 01w03 TRIM_RFDREG (rw): TRIM_RFDREG: RF Regulator Trimming By default, this value is not applied, but taken from the engi bytes; if ENGTRIM.TRIMRFDREGEN=1, the startup current can be controlled by this register.
0x48500094 C   FIELD 04w01 SPARE (rw): 
0x48500094 C   FIELD 05w01 TRIMMREN (rw): TRIMMREN: trimming MR enabled - 1: trimming bit applied from ENGTRIM register - 0: trimming bit applied from OBL (can be read on TRIMR register)
0x48500094 C   FIELD 06w04 TRIM_MR (rw): TRIM_MR: Main Regulator Output Voltage Trimming By default, this value is not applied, but taken from the engi bytes; if ENGTRIM.TRIMMREN=1, the startup current can be controlled by this register.
0x48500094 C   FIELD 10w01 SMPSTRIMEN (rw): SMPSTRIMEN: trimming SMPS enabled - 1: trimming bit applied from ENGTRIM register - 0: trimming bit applied from OBL (can be read on TRIMR register)
0x48500094 C   FIELD 11w03 SMPS_TRIM (rw): SMPS_TRIM: SMPS Output Voltage Trimming By default, this value is not applied, but taken from the engi bytes; if ENGTRIM.SMPSTRIMEN=1, the SMPS output voltage can be controlled by this register.
0x48500098 B  REGISTER DBG_STATUS_REG1 (ro): DBG_STATUS_REG1 register
0x48500098 C   FIELD 00w03 SMPS_FSM_STATE (ro): SMPS_FSM_STATE[2:0]: Indicates the current state of the SMPS FSM inside the PWRC.: - 000: STARTUP - 001: SMPS_REQ - 010: SMPS_RUN - 011: STOP - 100: NOSMPS - 101: PRECHARGE - 110: NOSMPS_BOF
0x48500098 C   FIELD 08w03 FLASH_FSM_STATE (ro): FLASH_FSM_STATE[2:0]: Indicates the current state of the FLASH FSM inside the PWRC: - 000: STATE1: FLASH POR - 001: STATE2: FLASH PWRUP - 010: STATE3: FLASH READY - 101: STATE4: FLASH SWITCH OFF - 110: STATE5: FLASH PWR DOWN
0x4850009C B  REGISTER DBG_STATUS_REG2 (ro): DBG_STATUS_REG2 register
0x4850009C C   FIELD 00w04 PMU_FSM_STATE (ro): PMU_FSM_STATE[3:0]: Indicates the current state of the PMU FSM inside the PWRC. - 0000: POR - 0001: RUN - 0010: DS ENTRY - 0011: WAIT1 - 0100: WAIT2 - 0101: WAIT - 0110: WAIT3 - 0111: WAIT4 - 1000: ISOLATION - 1001: DEEPSTOP - 1010: SHUTDOWN - 1011: DEEPSTOP EXIT
0x4850009C C   FIELD 08w02 RAM_FSM_STATE (ro): RAM_FSM_STATE[1:0]: Indicates the current state of the RAM FSM inside the PWRC: - 00: POR - 01: POWER UP - 10: READY - 11: OFF
0x485000A0 B  REGISTER ENGTRIM2 (rw): ENGTRIM2 register
0x485000A0 C   FIELD 00w01 BOFTRIMEN (rw): BOFTRIMEN: trimming BOF enabled - 1: trimming bit applied from ENGTRIM2 register - 0: trimming bit applied from OBL (can be read on TRIMR register)
0x485000A0 C   FIELD 01w03 BOF_TRIM (rw): SMPS_TRIM: SMPS Output Voltage Trimming By default, this value is not applied, but taken from the engi bytes; if ENGTRIM.BOFTRIMEN=1, the SMPS output voltage can be controlled by this register.
0x48600000 A PERIPHERAL RNG
0x48600000 B  REGISTER CR (rw): RNG_CR register
0x48600000 C   FIELD 02w01 RNG_DIS (rw): RNG Disable bit.
0x48600000 C   FIELD 03w01 TST_CLK (rw): RNG Test Clock bit.
0x48600004 B  REGISTER SR (rw): RNG_SR register
0x48600004 C   FIELD 00w01 RNGRDY (ro): New Random Value Ready.
0x48600004 C   FIELD 01w01 REVCLK (ro): RNGCLK Clock Reveal bit.
0x48600004 C   FIELD 02w01 FAULT (rw): Fault Reveal bit.
0x48600008 B  REGISTER VAL (ro): RNG_VAL register
0x48600008 C   FIELD 00w16 RANDOM_VALUE (ro): Random Value
0x48600080 B  REGISTER TCR (rw): RNG_TCR register
0x48600080 C   FIELD 00w01 TCR (rw): Test-control register
0x48600084 B  REGISTER ITIP (rw): RNG_ITIP register
0x48600084 C   FIELD 00w01 ITIP (rw): Integration-test input register
0x48600FE0 B  REGISTER PeriphID0 (ro): RNGPeriphID0 register
0x48600FE0 C   FIELD 00w08 PartNumber0 (ro): These bits are read back as 0xE1
0x48600FE4 B  REGISTER PeriphID1 (ro): RNGPeriphID1 register
0x48600FE4 C   FIELD 00w04 PartNumber1 (ro): These bits are read back as 0x05
0x48600FE4 C   FIELD 04w04 Designer0 (ro): These bits are read back as 0x00
0x48600FE8 B  REGISTER PeriphID2 (ro): RNGPeriphID2 register
0x48600FE8 C   FIELD 00w04 Designer1 (ro): These bits are read back as 0x08
0x48600FE8 C   FIELD 04w04 Revision (ro): These bits are read back as 0x02
0x48600FEC B  REGISTER PeriphID3 (ro): RNGPeriphID3 register
0x48600FEC C   FIELD 00w08 Configuration (ro): These bits are read back as 0x00
0x48600FF0 B  REGISTER PCellID0 (ro): RNGPCellID0 register
0x48600FF0 C   FIELD 00w08 RNGPCellID0 (ro): These bits are read back as 0x0D
0x48600FF4 B  REGISTER PCellID1 (ro): RNGPCellID1 register
0x48600FF4 C   FIELD 00w08 RNGPCellID1 (ro): These bits are read back as 0xF0
0x48600FF8 B  REGISTER PCellID2 (ro): RNGPCellID2 register
0x48600FF8 C   FIELD 00w08 RNGPCellID2 (ro): These bits are read back as 0x05
0x48600FFC B  REGISTER PCellID3 (ro): RNGPCellID3 register
0x48600FFC C   FIELD 00w08 RNGPCellID3 (ro): These bits are read back as 0xB1
0x48700000 A PERIPHERAL DMA
0x48700000 B  REGISTER ISR (ro): DMA_ISR register
0x48700000 C   FIELD 00w01 GIF1 (ro): GIF1: Channel 1 global interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No TE, HT or TC event on channel 1 1: A TE, HT or TC event occurred on channel 1
0x48700000 C   FIELD 01w01 TCIF1 (ro): TCIF1: Channel 1 transfer complete flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer complete (TC) event on channel 1 1: A transfer complete (TC) event occurred on channel 1
0x48700000 C   FIELD 02w01 HTIF1 (ro): HTIF1: Channel 1 half transfer flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No half transfer (HT) event on channel 1 1: A half transfer (HT) event occurred on channel 1
0x48700000 C   FIELD 03w01 TE1F1 (ro): TEIF1: Channel 1 transfer error flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer error (TE) on channel 1 1: A transfer error (TE) occurred on channel 1
0x48700000 C   FIELD 04w01 GIF2 (ro): GIF2: Channel 2 global interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No TE, HT or TC event on channel 2 1: A TE, HT or TC event occurred on channel 2
0x48700000 C   FIELD 05w01 TCIF2 (ro): TCIF2: Channel 2 transfer complete flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer complete (TC) event on channel 2 1: A transfer complete (TC) event occurred on channel 2
0x48700000 C   FIELD 06w01 HTIF2 (ro): HTIF2: Channel 2 half transfer flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No half transfer (HT) event on channel 2 1: A half transfer (HT) event occurred on channel 2
0x48700000 C   FIELD 07w01 TE1F2 (ro): TEIF2: Channel 2 transfer error flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer error (TE) on channel 2 1: A transfer error (TE) occurred on channel 2
0x48700000 C   FIELD 08w01 GIF3 (ro): GIF3: Channel 3 global interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No TE, HT or TC event on channel 3 1: A TE, HT or TC event occurred on channel 3
0x48700000 C   FIELD 09w01 TCIF3 (ro): TCIF3: Channel 3 transfer complete flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer complete (TC) event on channel 3 1: A transfer complete (TC) event occurred on channel 3
0x48700000 C   FIELD 10w01 HTIF3 (ro): HTIF3: Channel 3 half transfer flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No half transfer (HT) event on channel 3 1: A half transfer (HT) event occurred on channel 3
0x48700000 C   FIELD 11w01 TE1F3 (ro): TEIF3: Channel 3 transfer error flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer error (TE) on channel 3 1: A transfer error (TE) occurred on channel 3
0x48700000 C   FIELD 12w01 GIF4 (ro): GIF4: Channel 4 global interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No TE, HT or TC event on channel 4 1: A TE, HT or TC event occurred on channel 4
0x48700000 C   FIELD 13w01 TCIF4 (ro): TCIF4: Channel 4 transfer complete flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer complete (TC) event on channel 4 1: A transfer complete (TC) event occurred on channel 4
0x48700000 C   FIELD 14w01 HTIF4 (ro): HTIF4: Channel 4 half transfer flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No half transfer (HT) event on channel 4 1: A half transfer (HT) event occurred on channel 4
0x48700000 C   FIELD 15w01 TE1F4 (ro): TEIF4: Channel 4 transfer error flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer error (TE) on channel 4 1: A transfer error (TE) occurred on channel 4
0x48700000 C   FIELD 16w01 GIF5 (ro): GIF5: Channel 5 global interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No TE, HT or TC event on channel 5 1: A TE, HT or TC event occurred on channel 5
0x48700000 C   FIELD 17w01 TCIF5 (ro): TCIF5: Channel 5 transfer complete flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer complete (TC) event on channel 5 1: A transfer complete (TC) event occurred on channel 5
0x48700000 C   FIELD 18w01 HTIF5 (ro): HTIF5: Channel 5 half transfer flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No half transfer (HT) event on channel 5 1: A half transfer (HT) event occurred on channel 5
0x48700000 C   FIELD 19w01 TE1F5 (ro): TEIF5: Channel 5 transfer error flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer error (TE) on channel 5 1: A transfer error (TE) occurred on channel 5
0x48700000 C   FIELD 20w01 GIF6 (ro): GIF6: Channel 6 global interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No TE, HT or TC event on channel 6 1: A TE, HT or TC event occurred on channel 6
0x48700000 C   FIELD 21w01 TCIF6 (ro): TCIF6: Channel 6 transfer complete flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer complete (TC) event on channel 6 1: A transfer complete (TC) event occurred on channel 6
0x48700000 C   FIELD 22w01 HTIF6 (ro): HTIF6: Channel 6 half transfer flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No half transfer (HT) event on channel 6 1: A half transfer (HT) event occurred on channel 6
0x48700000 C   FIELD 23w01 TE1F6 (ro): TEIF6: Channel 6 transfer error flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer error (TE) on channel 6 1: A transfer error (TE) occurred on channel 6
0x48700000 C   FIELD 24w01 GIF7 (ro): GIF7: Channel 7 global interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No TE, HT or TC event on channel 7 1: A TE, HT or TC event occurred on channel 7
0x48700000 C   FIELD 25w01 TCIF7 (ro): TCIF7: Channel 7 transfer complete flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer complete (TC) event on channel 7 1: A transfer complete (TC) event occurred on channel 7
0x48700000 C   FIELD 26w01 HTIF7 (ro): HTIF7: Channel 7 half transfer flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No half transfer (HT) event on channel 7 1: A half transfer (HT) event occurred on channel 7
0x48700000 C   FIELD 27w01 TE1F7 (ro): TEIF7: Channel 7 transfer error flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer error (TE) on channel 7 1: A transfer error (TE) occurred on channel 7
0x48700000 C   FIELD 28w01 GIF8 (ro): GIF8: Channel 8 global interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No TE, HT or TC event on channel 8 1: A TE, HT or TC event occurred on channel 8
0x48700000 C   FIELD 29w01 TCIF8 (ro): TCIF8: Channel 8 transfer complete flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer complete (TC) event on channel 8 1: A transfer complete (TC) event occurred on channel 8
0x48700000 C   FIELD 30w01 HTIF8 (ro): HTIF8: Channel 8 half transfer flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No half transfer (HT) event on channel 8 1: A half transfer (HT) event occurred on channel 8
0x48700000 C   FIELD 31w01 TE1F8 (ro): TEIF8: Channel 8 transfer error flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register. 0: No transfer error (TE) on channel 8 1: A transfer error (TE) occurred on channel 8
0x48700004 B  REGISTER IFCR (wo): DMA_IFCR register
0x48700004 C   FIELD 00w01 CGIF1 (wo): CGIF1: Channel 1 global interrupt clear This bit is set and cleared by software. 0: No effect 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register
0x48700004 C   FIELD 01w01 CTCIF1 (wo): CTCIF1: Channel 1 transfer complete clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TCIF flag in the DMA_ISR register
0x48700004 C   FIELD 02w01 CHTIF1 (wo): CHTIF1: Channel 1 half transfer clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding HTIF flag in the DMA_ISR register
0x48700004 C   FIELD 03w01 CTEIF1 (wo): CTEIF1: Channel 1 transfer error clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
0x48700004 C   FIELD 04w01 CGIF2 (wo): CGIF2: Channel 2 global interrupt clear This bit is set and cleared by software. 0: No effect 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register
0x48700004 C   FIELD 05w01 CTCIF2 (wo): CTCIF2: Channel 2 transfer complete clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TCIF flag in the DMA_ISR register
0x48700004 C   FIELD 06w01 CHTIF2 (wo): CHTIF2: Channel 2 half transfer clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding HTIF flag in the DMA_ISR register
0x48700004 C   FIELD 07w01 CTEIF2 (wo): CTEIF2: Channel 2 transfer error clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
0x48700004 C   FIELD 08w01 CGIF3 (wo): CGIF3: Channel 3 global interrupt clear This bit is set and cleared by software. 0: No effect 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register
0x48700004 C   FIELD 09w01 CTCIF3 (wo): CTCIF3: Channel 3 transfer complete clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TCIF flag in the DMA_ISR register
0x48700004 C   FIELD 10w01 CHTIF3 (wo): CHTIF3: Channel 3 half transfer clear This bit is set and cleared by software. 0: No effect. 1: Clears the corresponding HTIF flag in the DMA_ISR register
0x48700004 C   FIELD 11w01 CTEIF3 (wo): CTEIF3: Channel 3 transfer error clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
0x48700004 C   FIELD 12w01 CGIF4 (wo): CGIF4: Channel 4 global interrupt clear This bit is set and cleared by software. 0: No effect 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register
0x48700004 C   FIELD 13w01 CTCIF4 (wo): CTCIF4: Channel 4 transfer complete clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TCIF flag in the DMA_ISR register
0x48700004 C   FIELD 14w01 CHTIF4 (wo): CHTIF4: Channel 4 half transfer clear This bit is set and cleared by software. 0: No effect. 1: Clears the corresponding HTIF flag in the DMA_ISR register
0x48700004 C   FIELD 15w01 CTEIF4 (wo): CTEIF4: Channel 4 transfer error clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
0x48700004 C   FIELD 16w01 CGIF5 (wo): CGIF5: Channel 5 global interrupt clear This bit is set and cleared by software. 0: No effect 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register
0x48700004 C   FIELD 17w01 CTCIF5 (wo): CTCIF5: Channel 5 transfer complete clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TCIF flag in the DMA_ISR register
0x48700004 C   FIELD 18w01 CHTIF5 (wo): CHTIF5: Channel 5 half transfer clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding HTIF flag in the DMA_ISR register
0x48700004 C   FIELD 19w01 CTEIF5 (wo): CTEIF5: Channel 5 transfer error clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
0x48700004 C   FIELD 20w01 CGIF6 (wo): CGIF6: Channel 6 global interrupt clear This bit is set and cleared by software. 0: No effect. 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register
0x48700004 C   FIELD 21w01 CTCIF6 (wo): CTCIF6: Channel 6 transfer complete clear This bit is set and cleared by software. 0: No effect. 1: Clears the corresponding TCIF flag in the DMA_ISR register
0x48700004 C   FIELD 22w01 CHTIF6 (wo): CHTIF6: Channel 6 half transfer clear This bit is set and cleared by software. 0: No effect. 1: Clears the corresponding HTIF flag in the DMA_ISR register
0x48700004 C   FIELD 23w01 CTEIF6 (wo): CTEIF6: Channel 6 transfer error clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
0x48700004 C   FIELD 24w01 CGIF7 (wo): CGIF7: Channel 7 global interrupt clear This bit is set and cleared by software. 0: No effect 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register
0x48700004 C   FIELD 25w01 CTCIF7 (wo): CTCIF7: Channel 7 transfer complete clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TCIF flag in the DMA_ISR register
0x48700004 C   FIELD 26w01 CHTIF7 (wo): CHTIF7: Channel 7 half transfer clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding HTIF flag in the DMA_ISR register
0x48700004 C   FIELD 27w01 CTEIF7 (wo): CTEIF7: Channel 7 transfer error clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
0x48700004 C   FIELD 28w01 CGIF8 (wo): CGIF8: Channel 8 global interrupt clear This bit is set and cleared by software. 0: No effect 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register
0x48700004 C   FIELD 29w01 CTCIF8 (wo): CTCIF8: Channel 8 transfer complete clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TCIF flag in the DMA_ISR register
0x48700004 C   FIELD 30w01 CHTIF8 (wo): CHTIF8: Channel 8 half transfer clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding HTIF flag in the DMA_ISR register
0x48700004 C   FIELD 31w01 CTEIF8 (wo): CTEIF8: Channel 8 transfer error clear This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
0x48700008 B  REGISTER CCR1 (rw): DMA_CCRx register
0x48700008 C   FIELD 00w01 EN (rw): EN: Channel enable This bit is set and cleared by software. 0: Channel disabled 1: Channel enabled
0x48700008 C   FIELD 01w01 TCIE (rw): TCIE: Transfer complete interrupt enable This bit is set and cleared by software. 0: TC interrupt disabled 1: TC interrupt enabled
0x48700008 C   FIELD 02w01 HTIE (rw): HTIE: Half transfer interrupt enable This bit is set and cleared by software. 0: HT interrupt disabled 1: HT interrupt enabled
0x48700008 C   FIELD 03w01 TEIE (rw): TEIE: Transfer error interrupt enable This bit is set and cleared by software. 0: TE interrupt disabled 1: TE interrupt enabled
0x48700008 C   FIELD 04w01 DIR (rw): DIR: Data transfer direction This bit is set and cleared by software. 0: Read from peripheral. 1: Read from memory
0x48700008 C   FIELD 05w01 CIRC (rw): CIRC: Circular mode This bit is set and cleared by software. 0: Circular mode disabled 1: Circular mode enabled
0x48700008 C   FIELD 06w01 PINC (rw): PINC: Peripheral increment mode This bit is set and cleared by software. 0: Peripheral increment mode disabled 1: Peripheral increment mode enabled
0x48700008 C   FIELD 07w01 MINC (rw): MINC: Memory increment mode This bit is set and cleared by software. 0: Memory increment mode disabled 1: Memory increment mode enabled
0x48700008 C   FIELD 08w02 PSIZE (rw): PSIZE[1:0]: Peripheral size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700008 C   FIELD 10w02 MSIZE (rw): MSIZE[1:0]: Memory size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700008 C   FIELD 12w02 PL (rw): PL[1:0]: Channel priority level These bits are set and cleared by software. 00: Low 01: Medium 10: High 11: Very high
0x48700008 C   FIELD 14w01 MEM2MEM (rw): MEM2MEM: Memory to memory mode This bit is set and cleared by software. 0: Memory to memory mode disabled 1: Memory to memory mode enabled
0x4870000C B  REGISTER CNDTR1 (rw): DMA_CNDTRx register
0x4870000C C   FIELD 00w16 NDT (rw): NDT[15:0]: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x48700010 B  REGISTER CPAR1 (rw): DMA_CPARx register
0x48700010 C   FIELD 00w32 PA (rw): PA[31:0]: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700014 B  REGISTER CMAR1 (rw): DMA_CMARx register
0x48700014 C   FIELD 00w32 MA (rw): MA[31:0]: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x4870001C B  REGISTER CCR2 (rw): DMA_CCRx register
0x4870001C C   FIELD 00w01 EN (rw): EN: Channel enable This bit is set and cleared by software. 0: Channel disabled 1: Channel enabled
0x4870001C C   FIELD 01w01 TCIE (rw): TCIE: Transfer complete interrupt enable This bit is set and cleared by software. 0: TC interrupt disabled 1: TC interrupt enabled
0x4870001C C   FIELD 02w01 HTIE (rw): HTIE: Half transfer interrupt enable This bit is set and cleared by software. 0: HT interrupt disabled 1: HT interrupt enabled
0x4870001C C   FIELD 03w01 TEIE (rw): TEIE: Transfer error interrupt enable This bit is set and cleared by software. 0: TE interrupt disabled 1: TE interrupt enabled
0x4870001C C   FIELD 04w01 DIR (rw): DIR: Data transfer direction This bit is set and cleared by software. 0: Read from peripheral. 1: Read from memory
0x4870001C C   FIELD 05w01 CIRC (rw): CIRC: Circular mode This bit is set and cleared by software. 0: Circular mode disabled 1: Circular mode enabled
0x4870001C C   FIELD 06w01 PINC (rw): PINC: Peripheral increment mode This bit is set and cleared by software. 0: Peripheral increment mode disabled 1: Peripheral increment mode enabled
0x4870001C C   FIELD 07w01 MINC (rw): MINC: Memory increment mode This bit is set and cleared by software. 0: Memory increment mode disabled 1: Memory increment mode enabled
0x4870001C C   FIELD 08w02 PSIZE (rw): PSIZE[1:0]: Peripheral size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x4870001C C   FIELD 10w02 MSIZE (rw): MSIZE[1:0]: Memory size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x4870001C C   FIELD 12w02 PL (rw): PL[1:0]: Channel priority level These bits are set and cleared by software. 00: Low 01: Medium 10: High 11: Very high
0x4870001C C   FIELD 14w01 MEM2MEM (rw): MEM2MEM: Memory to memory mode This bit is set and cleared by software. 0: Memory to memory mode disabled 1: Memory to memory mode enabled
0x48700020 B  REGISTER CNDTR2 (rw): DMA_CNDTRx register
0x48700020 C   FIELD 00w16 NDT (rw): NDT[15:0]: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x48700024 B  REGISTER CPAR2 (rw): DMA_CPARx register
0x48700024 C   FIELD 00w32 PA (rw): PA[31:0]: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700028 B  REGISTER CMAR2 (rw): DMA_CMARx register
0x48700028 C   FIELD 00w32 MA (rw): MA[31:0]: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700030 B  REGISTER CCR3 (rw): DMA_CCRx register
0x48700030 C   FIELD 00w01 EN (rw): EN: Channel enable This bit is set and cleared by software. 0: Channel disabled 1: Channel enabled
0x48700030 C   FIELD 01w01 TCIE (rw): TCIE: Transfer complete interrupt enable This bit is set and cleared by software. 0: TC interrupt disabled 1: TC interrupt enabled
0x48700030 C   FIELD 02w01 HTIE (rw): HTIE: Half transfer interrupt enable This bit is set and cleared by software. 0: HT interrupt disabled 1: HT interrupt enabled
0x48700030 C   FIELD 03w01 TEIE (rw): TEIE: Transfer error interrupt enable This bit is set and cleared by software. 0: TE interrupt disabled 1: TE interrupt enabled
0x48700030 C   FIELD 04w01 DIR (rw): DIR: Data transfer direction This bit is set and cleared by software. 0: Read from peripheral. 1: Read from memory
0x48700030 C   FIELD 05w01 CIRC (rw): CIRC: Circular mode This bit is set and cleared by software. 0: Circular mode disabled 1: Circular mode enabled
0x48700030 C   FIELD 06w01 PINC (rw): PINC: Peripheral increment mode This bit is set and cleared by software. 0: Peripheral increment mode disabled 1: Peripheral increment mode enabled
0x48700030 C   FIELD 07w01 MINC (rw): MINC: Memory increment mode This bit is set and cleared by software. 0: Memory increment mode disabled 1: Memory increment mode enabled
0x48700030 C   FIELD 08w02 PSIZE (rw): PSIZE[1:0]: Peripheral size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700030 C   FIELD 10w02 MSIZE (rw): MSIZE[1:0]: Memory size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700030 C   FIELD 12w02 PL (rw): PL[1:0]: Channel priority level These bits are set and cleared by software. 00: Low 01: Medium 10: High 11: Very high
0x48700030 C   FIELD 14w01 MEM2MEM (rw): MEM2MEM: Memory to memory mode This bit is set and cleared by software. 0: Memory to memory mode disabled 1: Memory to memory mode enabled
0x48700034 B  REGISTER CNDTR3 (rw): DMA_CNDTRx register
0x48700034 C   FIELD 00w16 NDT (rw): NDT[15:0]: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x48700038 B  REGISTER CPAR3 (rw): DMA_CPARx register
0x48700038 C   FIELD 00w32 PA (rw): PA[31:0]: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x4870003C B  REGISTER CMAR3 (rw): DMA_CMARx register
0x4870003C C   FIELD 00w32 MA (rw): MA[31:0]: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700044 B  REGISTER CCR4 (rw): DMA_CCRx register
0x48700044 C   FIELD 00w01 EN (rw): EN: Channel enable This bit is set and cleared by software. 0: Channel disabled 1: Channel enabled
0x48700044 C   FIELD 01w01 TCIE (rw): TCIE: Transfer complete interrupt enable This bit is set and cleared by software. 0: TC interrupt disabled 1: TC interrupt enabled
0x48700044 C   FIELD 02w01 HTIE (rw): HTIE: Half transfer interrupt enable This bit is set and cleared by software. 0: HT interrupt disabled 1: HT interrupt enabled
0x48700044 C   FIELD 03w01 TEIE (rw): TEIE: Transfer error interrupt enable This bit is set and cleared by software. 0: TE interrupt disabled 1: TE interrupt enabled
0x48700044 C   FIELD 04w01 DIR (rw): DIR: Data transfer direction This bit is set and cleared by software. 0: Read from peripheral. 1: Read from memory
0x48700044 C   FIELD 05w01 CIRC (rw): CIRC: Circular mode This bit is set and cleared by software. 0: Circular mode disabled 1: Circular mode enabled
0x48700044 C   FIELD 06w01 PINC (rw): PINC: Peripheral increment mode This bit is set and cleared by software. 0: Peripheral increment mode disabled 1: Peripheral increment mode enabled
0x48700044 C   FIELD 07w01 MINC (rw): MINC: Memory increment mode This bit is set and cleared by software. 0: Memory increment mode disabled 1: Memory increment mode enabled
0x48700044 C   FIELD 08w02 PSIZE (rw): PSIZE[1:0]: Peripheral size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700044 C   FIELD 10w02 MSIZE (rw): MSIZE[1:0]: Memory size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700044 C   FIELD 12w02 PL (rw): PL[1:0]: Channel priority level These bits are set and cleared by software. 00: Low 01: Medium 10: High 11: Very high
0x48700044 C   FIELD 14w01 MEM2MEM (rw): MEM2MEM: Memory to memory mode This bit is set and cleared by software. 0: Memory to memory mode disabled 1: Memory to memory mode enabled
0x48700048 B  REGISTER CNDTR4 (rw): DMA_CNDTRx register
0x48700048 C   FIELD 00w16 NDT (rw): NDT[15:0]: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x4870004C B  REGISTER CPAR4 (rw): DMA_CPARx register
0x4870004C C   FIELD 00w32 PA (rw): PA[31:0]: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700050 B  REGISTER CMAR4 (rw): DMA_CMARx register
0x48700050 C   FIELD 00w32 MA (rw): MA[31:0]: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700058 B  REGISTER CCR5 (rw): DMA_CCRx register
0x48700058 C   FIELD 00w01 EN (rw): EN: Channel enable This bit is set and cleared by software. 0: Channel disabled 1: Channel enabled
0x48700058 C   FIELD 01w01 TCIE (rw): TCIE: Transfer complete interrupt enable This bit is set and cleared by software. 0: TC interrupt disabled 1: TC interrupt enabled
0x48700058 C   FIELD 02w01 HTIE (rw): HTIE: Half transfer interrupt enable This bit is set and cleared by software. 0: HT interrupt disabled 1: HT interrupt enabled
0x48700058 C   FIELD 03w01 TEIE (rw): TEIE: Transfer error interrupt enable This bit is set and cleared by software. 0: TE interrupt disabled 1: TE interrupt enabled
0x48700058 C   FIELD 04w01 DIR (rw): DIR: Data transfer direction This bit is set and cleared by software. 0: Read from peripheral. 1: Read from memory
0x48700058 C   FIELD 05w01 CIRC (rw): CIRC: Circular mode This bit is set and cleared by software. 0: Circular mode disabled 1: Circular mode enabled
0x48700058 C   FIELD 06w01 PINC (rw): PINC: Peripheral increment mode This bit is set and cleared by software. 0: Peripheral increment mode disabled 1: Peripheral increment mode enabled
0x48700058 C   FIELD 07w01 MINC (rw): MINC: Memory increment mode This bit is set and cleared by software. 0: Memory increment mode disabled 1: Memory increment mode enabled
0x48700058 C   FIELD 08w02 PSIZE (rw): PSIZE[1:0]: Peripheral size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700058 C   FIELD 10w02 MSIZE (rw): MSIZE[1:0]: Memory size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700058 C   FIELD 12w02 PL (rw): PL[1:0]: Channel priority level These bits are set and cleared by software. 00: Low 01: Medium 10: High 11: Very high
0x48700058 C   FIELD 14w01 MEM2MEM (rw): MEM2MEM: Memory to memory mode This bit is set and cleared by software. 0: Memory to memory mode disabled 1: Memory to memory mode enabled
0x4870005C B  REGISTER CNDTR5 (rw): DMA_CNDTRx register
0x4870005C C   FIELD 00w16 NDT (rw): NDT[15:0]: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x48700060 B  REGISTER CPAR5 (rw): DMA_CPARx register
0x48700060 C   FIELD 00w32 PA (rw): PA[31:0]: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700064 B  REGISTER CMAR5 (rw): DMA_CMARx register
0x48700064 C   FIELD 00w32 MA (rw): MA[31:0]: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x4870006C B  REGISTER CCR6 (rw): DMA_CCRx register
0x4870006C C   FIELD 00w01 EN (rw): EN: Channel enable This bit is set and cleared by software. 0: Channel disabled 1: Channel enabled
0x4870006C C   FIELD 01w01 TCIE (rw): TCIE: Transfer complete interrupt enable This bit is set and cleared by software. 0: TC interrupt disabled 1: TC interrupt enabled
0x4870006C C   FIELD 02w01 HTIE (rw): HTIE: Half transfer interrupt enable This bit is set and cleared by software. 0: HT interrupt disabled 1: HT interrupt enabled
0x4870006C C   FIELD 03w01 TEIE (rw): TEIE: Transfer error interrupt enable This bit is set and cleared by software. 0: TE interrupt disabled 1: TE interrupt enabled
0x4870006C C   FIELD 04w01 DIR (rw): DIR: Data transfer direction This bit is set and cleared by software. 0: Read from peripheral. 1: Read from memory
0x4870006C C   FIELD 05w01 CIRC (rw): CIRC: Circular mode This bit is set and cleared by software. 0: Circular mode disabled 1: Circular mode enabled
0x4870006C C   FIELD 06w01 PINC (rw): PINC: Peripheral increment mode This bit is set and cleared by software. 0: Peripheral increment mode disabled 1: Peripheral increment mode enabled
0x4870006C C   FIELD 07w01 MINC (rw): MINC: Memory increment mode This bit is set and cleared by software. 0: Memory increment mode disabled 1: Memory increment mode enabled
0x4870006C C   FIELD 08w02 PSIZE (rw): PSIZE[1:0]: Peripheral size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x4870006C C   FIELD 10w02 MSIZE (rw): MSIZE[1:0]: Memory size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x4870006C C   FIELD 12w02 PL (rw): PL[1:0]: Channel priority level These bits are set and cleared by software. 00: Low 01: Medium 10: High 11: Very high
0x4870006C C   FIELD 14w01 MEM2MEM (rw): MEM2MEM: Memory to memory mode This bit is set and cleared by software. 0: Memory to memory mode disabled 1: Memory to memory mode enabled
0x48700070 B  REGISTER CNDTR6 (rw): DMA_CNDTRx register
0x48700070 C   FIELD 00w16 NDT (rw): NDT[15:0]: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x48700074 B  REGISTER CPAR6 (rw): DMA_CPARx register
0x48700074 C   FIELD 00w32 PA (rw): PA[31:0]: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700078 B  REGISTER CMAR6 (rw): DMA_CMARx register
0x48700078 C   FIELD 00w32 MA (rw): MA[31:0]: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700080 B  REGISTER CCR7 (rw): DMA_CCRx register
0x48700080 C   FIELD 00w01 EN (rw): EN: Channel enable This bit is set and cleared by software. 0: Channel disabled 1: Channel enabled
0x48700080 C   FIELD 01w01 TCIE (rw): TCIE: Transfer complete interrupt enable This bit is set and cleared by software. 0: TC interrupt disabled 1: TC interrupt enabled
0x48700080 C   FIELD 02w01 HTIE (rw): HTIE: Half transfer interrupt enable This bit is set and cleared by software. 0: HT interrupt disabled 1: HT interrupt enabled
0x48700080 C   FIELD 03w01 TEIE (rw): TEIE: Transfer error interrupt enable This bit is set and cleared by software. 0: TE interrupt disabled 1: TE interrupt enabled
0x48700080 C   FIELD 04w01 DIR (rw): DIR: Data transfer direction This bit is set and cleared by software. 0: Read from peripheral. 1: Read from memory
0x48700080 C   FIELD 05w01 CIRC (rw): CIRC: Circular mode This bit is set and cleared by software. 0: Circular mode disabled 1: Circular mode enabled
0x48700080 C   FIELD 06w01 PINC (rw): PINC: Peripheral increment mode This bit is set and cleared by software. 0: Peripheral increment mode disabled 1: Peripheral increment mode enabled
0x48700080 C   FIELD 07w01 MINC (rw): MINC: Memory increment mode This bit is set and cleared by software. 0: Memory increment mode disabled 1: Memory increment mode enabled
0x48700080 C   FIELD 08w02 PSIZE (rw): PSIZE[1:0]: Peripheral size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700080 C   FIELD 10w02 MSIZE (rw): MSIZE[1:0]: Memory size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700080 C   FIELD 12w02 PL (rw): PL[1:0]: Channel priority level These bits are set and cleared by software. 00: Low 01: Medium 10: High 11: Very high
0x48700080 C   FIELD 14w01 MEM2MEM (rw): MEM2MEM: Memory to memory mode This bit is set and cleared by software. 0: Memory to memory mode disabled 1: Memory to memory mode enabled
0x48700084 B  REGISTER CNDTR7 (rw): DMA_CNDTRx register
0x48700084 C   FIELD 00w16 NDT (rw): NDT[15:0]: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x48700088 B  REGISTER CPAR7 (rw): DMA_CPARx register
0x48700088 C   FIELD 00w32 PA (rw): PA[31:0]: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x4870008C B  REGISTER CMAR7 (rw): DMA_CMARx register
0x4870008C C   FIELD 00w32 MA (rw): MA[31:0]: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x48700094 B  REGISTER CCR8 (rw): DMA_CCRx register
0x48700094 C   FIELD 00w01 EN (rw): EN: Channel enable This bit is set and cleared by software. 0: Channel disabled 1: Channel enabled
0x48700094 C   FIELD 01w01 TCIE (rw): TCIE: Transfer complete interrupt enable This bit is set and cleared by software. 0: TC interrupt disabled 1: TC interrupt enabled
0x48700094 C   FIELD 02w01 HTIE (rw): HTIE: Half transfer interrupt enable This bit is set and cleared by software. 0: HT interrupt disabled 1: HT interrupt enabled
0x48700094 C   FIELD 03w01 TEIE (rw): TEIE: Transfer error interrupt enable This bit is set and cleared by software. 0: TE interrupt disabled 1: TE interrupt enabled
0x48700094 C   FIELD 04w01 DIR (rw): DIR: Data transfer direction This bit is set and cleared by software. 0: Read from peripheral. 1: Read from memory
0x48700094 C   FIELD 05w01 CIRC (rw): CIRC: Circular mode This bit is set and cleared by software. 0: Circular mode disabled 1: Circular mode enabled
0x48700094 C   FIELD 06w01 PINC (rw): PINC: Peripheral increment mode This bit is set and cleared by software. 0: Peripheral increment mode disabled 1: Peripheral increment mode enabled
0x48700094 C   FIELD 07w01 MINC (rw): MINC: Memory increment mode This bit is set and cleared by software. 0: Memory increment mode disabled 1: Memory increment mode enabled
0x48700094 C   FIELD 08w02 PSIZE (rw): PSIZE[1:0]: Peripheral size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700094 C   FIELD 10w02 MSIZE (rw): MSIZE[1:0]: Memory size These bits are set and cleared by software. 00: 8-bits 01: 16-bits 10: 32-bits
0x48700094 C   FIELD 12w02 PL (rw): PL[1:0]: Channel priority level These bits are set and cleared by software. 00: Low 01: Medium 10: High 11: Very high
0x48700094 C   FIELD 14w01 MEM2MEM (rw): MEM2MEM: Memory to memory mode This bit is set and cleared by software. 0: Memory to memory mode disabled 1: Memory to memory mode enabled
0x48700098 B  REGISTER CNDTR8 (rw): DMA_CNDTRx register
0x48700098 C   FIELD 00w16 NDT (rw): NDT[15:0]: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x4870009C B  REGISTER CPAR8 (rw): DMA_CPARx register
0x4870009C C   FIELD 00w32 PA (rw): PA[31:0]: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x487000A0 B  REGISTER CMAR8 (rw): DMA_CMARx register
0x487000A0 C   FIELD 00w32 MA (rw): MA[31:0]: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x48800000 A PERIPHERAL DMAMUX
0x48800000 B  REGISTER C0CR (rw): CxCR register
0x48800000 C   FIELD 00w05 DMAREQ_ID (rw): DMAREQ_ID[4:0]: DMA REQuest IDentification Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.
0x48800004 B  REGISTER C1CR (rw): CxCR register
0x48800004 C   FIELD 00w05 DMAREQ_ID (rw): DMAREQ_ID[4:0]: DMA REQuest IDentification Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.
0x48800008 B  REGISTER C2CR (rw): CxCR register
0x48800008 C   FIELD 00w05 DMAREQ_ID (rw): DMAREQ_ID[4:0]: DMA REQuest IDentification Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.
0x4880000C B  REGISTER C3CR (rw): CxCR register
0x4880000C C   FIELD 00w05 DMAREQ_ID (rw): DMAREQ_ID[4:0]: DMA REQuest IDentification Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.
0x48800010 B  REGISTER C4CR (rw): CxCR register
0x48800010 C   FIELD 00w05 DMAREQ_ID (rw): DMAREQ_ID[4:0]: DMA REQuest IDentification Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.
0x48800014 B  REGISTER C5CR (rw): CxCR register
0x48800014 C   FIELD 00w05 DMAREQ_ID (rw): DMAREQ_ID[4:0]: DMA REQuest IDentification Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.
0x48800018 B  REGISTER C6CR (rw): CxCR register
0x48800018 C   FIELD 00w05 DMAREQ_ID (rw): DMAREQ_ID[4:0]: DMA REQuest IDentification Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.
0x4880001C B  REGISTER C7CR (rw): CxCR register
0x4880001C C   FIELD 00w05 DMAREQ_ID (rw): DMAREQ_ID[4:0]: DMA REQuest IDentification Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.
0x48900000 A PERIPHERAL AES
0x48900000 B  REGISTER CR (rw): AES_CR register
0x48900000 C   FIELD 00w01 EN (rw): EN: AES IP enable
0x48900000 C   FIELD 01w02 DATATYPE (rw): DATATYPE[1:0]: Data type selection
0x48900000 C   FIELD 03w02 MODE (rw): MODE[1:0]: AES operating mode
0x48900000 C   FIELD 05w02 CHMOD_1_0 (rw): CHMOD[1:0]: AES Chaining Mode selection
0x48900000 C   FIELD 07w01 CCFC (rw): CCFC: Computation Complete Flag Clear
0x48900000 C   FIELD 08w01 ERRC (rw): ERRC: Error clear
0x48900000 C   FIELD 09w01 CCFIE (rw): CCFIE: CCF Flag Interrupt Enable
0x48900000 C   FIELD 10w01 ERRIE (rw): ERRIE: Error Interrupt Enable
0x48900000 C   FIELD 11w01 DMAINEN (rw): DMAINEN: DMA Input Enable
0x48900000 C   FIELD 12w01 DMAOUTEN (rw): DMAOUTEN: DMA Output Enable
0x48900000 C   FIELD 13w02 GCMPH (rw): GCMPH[1:0]: GCM or CCM Phase selection
0x48900000 C   FIELD 16w01 CHMOD_2 (rw): CHMOD[2]: Chaining mode selection, bit [2]
0x48900000 C   FIELD 18w01 KEYSIZE (rw): KEYSIZE: Key Size selection.
0x48900000 C   FIELD 20w04 NPBLB (rw): NPBLB: Number of Padding Bytes in Last Block of payload.
0x48900004 B  REGISTER SR (ro): AES_SR register
0x48900004 C   FIELD 00w01 CCF (ro): CCF: Computation complete flag
0x48900004 C   FIELD 01w01 RDERR (ro): RDERR: Read error flag
0x48900004 C   FIELD 02w01 WRERR (ro): WRERR: Write error flag
0x48900004 C   FIELD 03w01 BUSY (ro): BUSY: Busy flag
0x48900008 B  REGISTER DINR (rw): AES_DINR register
0x48900008 C   FIELD 00w32 DINR (rw): DINR[x+31:x]: One of four 32-bit words of a 128-bit input data block being written into the peripheral
0x4890000C B  REGISTER DOUTR (ro): AES_DOUTR register
0x4890000C C   FIELD 00w32 DOUTR (ro): DOUTR[x+31:x]: One of four 32-bit words of a 128-bit output data block being read from the
0x48900010 B  REGISTER KEYR0 (rw): AES_KEYRx register
0x48900010 C   FIELD 00w32 KEY (rw): KEY [((32*x)+31):((32*x)+0)]: Cryptographic key, bits [((32*x)+31):((32*x)+0)]
0x48900014 B  REGISTER KEYR1 (rw): AES_KEYRx register
0x48900014 C   FIELD 00w32 KEY (rw): KEY [((32*x)+31):((32*x)+0)]: Cryptographic key, bits [((32*x)+31):((32*x)+0)]
0x48900018 B  REGISTER KEYR2 (rw): AES_KEYRx register
0x48900018 C   FIELD 00w32 KEY (rw): KEY [((32*x)+31):((32*x)+0)]: Cryptographic key, bits [((32*x)+31):((32*x)+0)]
0x4890001C B  REGISTER KEYR3 (rw): AES_KEYRx register
0x4890001C C   FIELD 00w32 KEY (rw): KEY [((32*x)+31):((32*x)+0)]: Cryptographic key, bits [((32*x)+31):((32*x)+0)]
0x48900020 B  REGISTER IVR0 (rw): AES_IVRx register
0x48900020 C   FIELD 00w32 IVI (rw): IVI [((32*x)+31):((32*x)+0)]: Initialization vector register (LSB IVR[((32*x)+31):((32*x)+0)])
0x48900024 B  REGISTER IVR1 (rw): AES_IVRx register
0x48900024 C   FIELD 00w32 IVI (rw): IVI [((32*x)+31):((32*x)+0)]: Initialization vector register (LSB IVR[((32*x)+31):((32*x)+0)])
0x48900028 B  REGISTER IVR2 (rw): AES_IVRx register
0x48900028 C   FIELD 00w32 IVI (rw): IVI [((32*x)+31):((32*x)+0)]: Initialization vector register (LSB IVR[((32*x)+31):((32*x)+0)])
0x4890002C B  REGISTER IVR3 (rw): AES_IVRx register
0x4890002C C   FIELD 00w32 IVI (rw): IVI [((32*x)+31):((32*x)+0)]: Initialization vector register (LSB IVR[((32*x)+31):((32*x)+0)])
0x49000000 A PERIPHERAL MR_SUBG
0x49000000 B  REGISTER RF_FSM0_TIMEOUT (rw): RF_FSM0_TIMEOUT register
0x49000000 C   FIELD 00w08 ENA_RFREG_TIMER (rw): Timeout for the RF regulator startup (duration in ENA_RF_REG state)
0x49000004 B  REGISTER RF_FSM1_TIMEOUT (rw): RF_FSM1_TIMEOUT register
0x49000004 C   FIELD 00w08 SYNTH_SETUP_TIMER (rw): Timeout management for the RF regulator to stabilize after RF PLL power on
0x49000008 B  REGISTER RF_FSM2_TIMEOUT (rw): RF_FSM2_TIMEOUT register
0x49000008 C   FIELD 00w08 VCO_CALIB_LOCK_TIMER (rw): Timeout for the RF PLL calibration + RF PLL lock (duration in CALIB_VCO+LOCKRXTX state)
0x4900000C B  REGISTER RF_FSM3_TIMEOUT (rw): RF_FSM3_TIMEOUT register
0x4900000C C   FIELD 00w08 VCO_LOCK_TIMER (rw): Timeout for the RF PLL lock event when no calibration is requested (duration in LOCKRXTX state)
0x49000010 B  REGISTER RF_FSM4_TIMEOUT (rw): RF_FSM4_TIMEOUT register
0x49000010 C   FIELD 00w08 EN_RX_TIMER (rw): Timeout for the analog RX chain setup (duration in EN_RX state)
0x49000014 B  REGISTER RF_FSM5_TIMEOUT (rw): RF_FSM5_TIMEOUT register
0x49000014 C   FIELD 00w08 EN_PA_TIMER (rw): Timeout for the analog PA (DAC) setup (duration in EN_PA state)
0x49000018 B  REGISTER RF_FSM6_TIMEOUT (rw): RF_FSM6_TIMEOUT register
0x49000018 C   FIELD 00w08 PA_DWN_ANA_TIMER (rw): Timeout for the analog PA (DAC) ramp down (duration in PA_DWN_ANA state)
0x4900001C B  REGISTER RF_FSM7_TIMEOUT (rw): RF_FSM7_TIMEOUT register
0x4900001C C   FIELD 00w08 EN_LNA_TIMER (rw): Timeout for the analog RX chain signals settlement once PGA precharge is shut down (duration in EN_LNA state)
0x49000020 B  REGISTER AFC0_CONFIG (rw): AFC0_CONFIG register
0x49000020 C   FIELD 00w04 AFC_SLOW_GAIN_LOG2 (rw): AFC loop gain in slow mode (2's log)
0x49000020 C   FIELD 04w04 AFC_FAST_GAIN_LOG2 (rw): AFC loop gain in fast mode (2's log)
0x49000024 B  REGISTER AFC1_CONFIG (rw): AFC1_CONFIG register
0x49000024 C   FIELD 00w08 AFC_FAST_PERIOD (rw): Length of the AFC fast period (in number of samples unit)
0x49000028 B  REGISTER AFC2_CONFIG (rw): AFC2_CONFIG register
0x49000028 C   FIELD 00w05 AFC_PD_LEAKAGE (rw): AFC Peak Detection leakage.
0x49000028 C   FIELD 05w01 AFC_MODE (rw): Select AFC mode:
0x49000028 C   FIELD 06w01 AFC_EN (rw): Enable AFC.
0x49000028 C   FIELD 07w01 AFC_FREEZE_ON_SYNC (rw): Freeze AFC correction upon SYNC word detection
0x4900002C B  REGISTER AFC3_CONFIG (rw): AFC3_CONFIG register
0x4900002C C   FIELD 00w01 AFC_INIT_MODE (rw): Control the initialization phase of the AFC and clock recovery algorithms:
0x4900002C C   FIELD 01w01 AFC_SIGN_PERM_CHECK (rw): Enable the check of sign permanence of AFC corrected signal.
0x4900002C C   FIELD 02w04 AFC_TH_SIGN_PERM (rw): Threshold of chech sign permanence mechanism.
0x4900002C C   FIELD 06w02 AFC_REINIT_OPTION (rw): Select the AFC reinitialization option:
0x49000030 B  REGISTER CLKREC_CTRL0 (rw): CLKREC_CTRL0 register
0x49000030 C   FIELD 00w04 CLKREC_I_GAIN_FAST (rw): Integral fast gain for the clock recovery loop (PLL mode only)
0x49000030 C   FIELD 04w03 CLKREC_P_GAIN_FAST (rw): Clock recovery fast loop gain (log2)
0x49000030 C   FIELD 07w01 PSTFLT_LEN (rw): Control the length of the demodulator post-filter
0x49000034 B  REGISTER CLKREC_CTRL1 (rw): CLKREC_CTRL1 register
0x49000034 C   FIELD 00w04 CLKREC_I_GAIN_SLOW (rw): Integral slow gain for the clock recovery loop (PLL mode only)
0x49000034 C   FIELD 04w03 CLKREC_P_GAIN_SLOW (rw): Clock recovery slow loop gain (log2)
0x49000034 C   FIELD 07w01 CLKREC_ALGO_SEL (rw): Symbol timing recovery algorithm selection
0x49000038 B  REGISTER DCREM_CTRL0 (rw): DCREM_CTRL0 register
0x49000038 C   FIELD 00w05 START_GAIN (rw): Filter gain in start mode for the DC removal block.
0x49000038 C   FIELD 07w01 TRACK_GAIN (rw): Filter gain in track mode for the DC removal block.
0x49000040 B  REGISTER IQC_CTRL0 (rw): IQC_CTRL0 register
0x49000040 C   FIELD 00w04 FAST_GAIN (rw): Gain of the correction loop in fast mode.
0x49000040 C   FIELD 04w04 SLOW_GAIN (rw): Gain of the correction loop in slow mode.
0x49000044 B  REGISTER IQC_CTRL1 (rw): IQC_CTRL1 register
0x49000044 C   FIELD 00w08 QPD_ATTACK (rw): Attack coefficient for QPD:
0x49000048 B  REGISTER IQC_CTRL2 (rw): IQC_CTRL2 register
0x49000048 C   FIELD 00w08 QPD_DECAY (rw): Decay coefficient for QPD:
0x4900004C B  REGISTER IQC_CTRL3 (rw): IQC_CTRL3 register
0x4900004C C   FIELD 00w04 FAST_TIME (rw): Duration of the fast mode.
0x49000050 B  REGISTER AGC_ANA_ENG (rw): AGC_ANA_ENG register
0x49000050 C   FIELD 00w01 FORCE_AGC_GAINS (rw): Select the mode for AGC analog part:
0x49000050 C   FIELD 01w04 RFD_RX_ATTEN_AGCGAIN (rw): Attenuation at LNA level by step of 6dB with thermometric code:
0x49000050 C   FIELD 05w03 RFD_RX_PGA_AGCGAIN (rw): Attenuation at PGA level by step of 6dB with binary code:
0x49000054 B  REGISTER AGC0_CTRL (rw): AGC0_CTRL register
0x49000054 C   FIELD 00w06 AGC_HOLD_TIME (rw): AGC hold time.
0x49000054 C   FIELD 06w01 AGC_START_ONHOLD (rw): Start the AGC with a hold phase.
0x49000054 C   FIELD 07w01 AGC_EN (rw): Enable the AGC
0x49000058 B  REGISTER AGC1_CTRL (rw): AGC1_CTRL register
0x49000058 C   FIELD 00w04 AGC_MIN_THR (rw): Minimum signal threshold.
0x49000058 C   FIELD 04w04 AGC_MAX_THR (rw): Maximum signal threshold.
0x4900005C B  REGISTER AGC2_CTRL (rw): AGC2_CTRL register
0x4900005C C   FIELD 00w04 AGC_MEAS_TIME (rw): Measure time.
0x4900005C C   FIELD 04w01 AGC_START_MAX_ATTEN (rw): Start the AGC with maximum attenuation.
0x4900005C C   FIELD 05w01 AGC_FREEZE_ON_SYNC (rw): Enable the freeze on SYNC detection feature
0x4900005C C   FIELD 06w01 AGC_FREEZE_ON_STEADY (rw): Enable the autofreeze feature
0x4900005C C   FIELD 07w01 AGC_HIGH_ATTEN_MODE (rw): Enable the high attenuation mode.
0x49000060 B  REGISTER AGC3_CTRL (rw): AGC3_CTRL register
0x49000060 C   FIELD 00w04 AGC_MIN_ATTEN (rw): Minimum AGC attenuation.
0x49000060 C   FIELD 04w04 AGC_MAX_ATTEN (rw): Maximum AGC attenuation.
0x49000064 B  REGISTER AGC4_CTRL (rw): AGC4_CTRL register
0x49000064 C   FIELD 00w04 AGC_FREEZE_THR (rw): Signal threshold for the autofreeze feature.
0x490000A0 B  REGISTER AGC_PGA_HWTRIM_OUT (ro): AGC_PGA_HWTRIM_OUT register
0x490000A0 C   FIELD 00w04 AGC_HW_PGA_TRIM (ro): AGC PGA calibration information loaded by HW from the SoC flash.
0x490000A8 B  REGISTER PA_REG (rw): PA_REG register
0x490000A8 C   FIELD 00w02 CFG_FILT (rw): FIR configuration:
0x490000A8 C   FIELD 03w01 PA_DEGEN_ON (rw): Enable a 'degeneration' mode, which introduces a pre-distortion to linearize the power control curve.
0x490000AC B  REGISTER PA_HWTRIM_OUT (ro): PA_HWTRIM_OUT register
0x490000AC C   FIELD 04w04 PA_HW_DEGEN_TRIM (ro): MSB part meaning:
0x490000BC B  REGISTER RSSI_FLT (rw): RSSI_FLT register
0x490000BC C   FIELD 00w04 OOK_PEAK_DECAY (rw): Peak decay control for OOK: 3 slow decay; 0 fast decay
0x490000BC C   FIELD 04w04 RSSI_FLT (rw): Gain of the RSSI filter
0x490000C8 B  REGISTER SYNTH2_ANA_ENG (rw): SYNTH2_ANA_ENG register
0x490000C8 C   FIELD 00w03 RFD_PLL_VCO_ALC_AMP (rw): Select the level of max VCO amplitude in amplitude level control loop.
0x490000C8 C   FIELD 03w01 RFD_PLL_LD_WIN_ACC (rw): Select the PLL lock detector window selection:
0x490000E8 B  REGISTER RXADC_HWDELAYTRIM_OUT (ro): RXADC_HWDELAYTRIM_OUT register
0x490000E8 C   FIELD 00w03 RXADC_HW_DELAYTRIM_I (ro): Control bits of the RX ADC loop delay for I channel (from SoC Flash).
0x490000E8 C   FIELD 03w03 RXADC_HW_DELAYTRIM_Q (ro): Control bits of the RX ADC loop delay for Q channel (from SoC Flash).
0x490000F4 B  REGISTER RX_AAF_HWTRIM_OUT (ro): RX_AAF_HWTRIM_OUT register
0x490000F4 C   FIELD 00w04 AAF_HW_FCTRIM (ro): AAF calibration information loaded by HW.
0x49000100 B  REGISTER SINGEN_ANA_ENG (rw): SINGEN_ANA_ENG register
0x49000100 C   FIELD 00w01 RFD_SINGEN_ENA (rw): Enable SINGEN signal for the RFSUBGanalog IP.
0x49000100 C   FIELD 01w01 RFD_SINGEN_DIV2_PUP (rw): This bit value is directly connected to the RFSUBG analog IP pin.
0x49000100 C   FIELD 02w01 RFD_SINGEN_LBE (rw): This bit value is directly connected to the RFSUBG analog IP pin.
0x49000108 B  REGISTER RF_INFO_OUT (ro): RF_INFO_OUT register
0x49000108 C   FIELD 00w04 FQCY_BAND_ID (ro): FQCY_BAND_ID[3:0]: Indicates the version of the RFSUBG IP embedded in the device
0x49000108 C   FIELD 04w04 RFSUBG_ID (ro): Indicate the version of the analog RFSUBG IP embedded in the device
0x49000124 B  REGISTER RF_FSM8_TIMEOUT (rw): RF_FSM8_TIMEOUT register
0x49000124 C   FIELD 00w08 SYNTH_PDWN_TIMER (rw): Timeout management for the RF regulator to stabilize after PLL shut down
0x49000128 B  REGISTER RF_FSM9_TIMEOUT (rw): RF_FSM9_TIMEOUT register
0x49000128 C   FIELD 00w08 END_RX_TIMER (rw): Timeout management for the RF regulator to stabilize after analog RX chain shut down
0x4900012C B  REGISTER RF_FSM10_TIMEOUT (rw): RF_FSM10_TIMEOUT register
0x4900012C C   FIELD 00w08 END_TX_TIMER (rw): Timeout management for the RF regulator to stabilize after clock stops on the analog PA block
0x49000144 B  REGISTER SUBG_DIG_CTRL0 (rw): SUBG_DIG_CTRL0 register
0x49000144 C   FIELD 00w01 FORCE_GPIO_OUTPUT (rw): Option for the direct GPIO signal output
0x49000148 B  REGISTER RX_CHAIN_ENG (rw): RX_CHAIN_ENG register
0x49000148 C   FIELD 00w01 LNA_ISOL_ENA (rw): Option for LNA during the EN_RX state of the Radio FSM:
0x49000148 C   FIELD 01w01 PGA_PRECH_ENA (rw): Option for PGA precharge during the EN_RX state of the Radio FSM:
0x4900014C B  REGISTER DEMOD_DIG_ENG (rw): DEMOD_DIG_ENG register
0x4900014C C   FIELD 00w03 RX_BLANKING_LENGTH (rw): Number of data samples at RX start for which the signal at the output of the channel filter is kept forced to zero:
0x49000400 A PERIPHERAL STATIC
0x49000400 B  REGISTER PCKT_CONFIG (rw): PCKT_CONFIG register
0x49000400 C   FIELD 00w03 CRC_MODE (rw): CRC type (0, 8, 16, 16 802.
0x49000400 C   FIELD 03w01 SECONDARY_SYNC_SEL (rw): In TX mode: this bit selects which synchro word is sent on the frame between SYNC and SEC_SYNC
0x49000400 C   FIELD 04w05 SYNC_LEN (rw): Length of the SYNC (and secondary) SYNC word in 1-bit granularity
0x49000400 C   FIELD 09w01 SYNC_PRESENT (rw): Indicate if a SYNC word is present on the frame or not (null length)
0x49000400 C   FIELD 10w01 LEN_WIDTH (rw): Indicates if the LENGTH field is defined on 1 byte or 2 bytes
0x49000400 C   FIELD 11w01 FIX_VAR_LEN (rw): Select the length mode
0x49000400 C   FIELD 12w10 PREAMBLE_LENGTH (rw): Length of the PREAMBLE in pairs of bits (0 to 2046)
0x49000400 C   FIELD 22w02 PREAMBLE_SEQ (rw): Select the PREAMBLE pattern to be applied
0x49000400 C   FIELD 24w06 POSTAMBLE_LENGTH (rw): Length of the POSTAMBLE in pair of bits (0 to 126 bits)
0x49000400 C   FIELD 30w02 POSTAMBLE_SEQ (rw): Packet postamble control: postamble bit sequence selection
0x49000404 B  REGISTER SYNC (rw): SYNC register
0x49000404 C   FIELD 00w32 SYNC (rw): Synchro word.
0x49000408 B  REGISTER SEC_SYNC (rw): SEC_SYNC register
0x49000408 C   FIELD 00w32 SEC_SYNC (rw): Secondary Synchro word.
0x4900040C B  REGISTER CRC_INIT (rw): CRC_INIT register
0x4900040C C   FIELD 00w32 CRC_INIT_VAL (rw): CRC intialization value
0x49000410 B  REGISTER PCKT_CTRL (rw): PCKT_CTRL register
0x49000410 C   FIELD 00w01 PCKT_FORMAT (rw): Packet format
0x49000410 C   FIELD 02w01 BYTE_SWAP (rw): Invert MSB-LSB transmission order (bitendianess)
0x49000410 C   FIELD 03w01 FOUR_FSK_SYM_SWAP (rw): Invert bit to symbol mapping for 4-(G)FSK
0x49000410 C   FIELD 04w03 RX_MODE (rw): RX mode
0x49000410 C   FIELD 07w02 TX_MODE (rw): TX mode
0x49000410 C   FIELD 10w01 WHIT_BF_FEC (rw): Whitening before FEC feature
0x49000410 C   FIELD 11w01 WHIT_EN (rw): Whitening enable
0x49000410 C   FIELD 12w09 WHIT_INIT (rw): Whitening initialization value.
0x49000410 C   FIELD 21w02 CODING_SEL (rw): Coding / decoding selection
0x49000410 C   FIELD 24w01 MANCHESTER_TYPE (rw): Select the Manchester encoding polarity
0x49000410 C   FIELD 25w01 INT_EN_4G (rw): This field is used as Interleaving enable for 802.
0x49000410 C   FIELD 26w01 FEC_TYPE_4G (rw): FEC type for 802.
0x49000410 C   FIELD 27w01 FCS_TYPE_4G (rw): FCS type value in header field for 802.
0x49000410 C   FIELD 28w01 MOD_INTERP_EN (rw): Enable frequency interpolator (for 2-GFSK and 4-GFSK)
0x49000410 C   FIELD 29w01 PN_SEL (rw): Select the Pseudo Random Binary Sequence (PRBS) polynomial to apply when the selected transmission mode is PN mode (TX_MODE = '11')
0x49000410 C   FIELD 31w01 FORCE_2FSK_SYNC_MODE (rw): Force SYNC word to be formatted as a 2-(G)FSK bit steam instead of 4-(G)FSK
0x49000414 B  REGISTER DATABUFFER0_PTR (rw): DATABUFFER0_PTR register
0x49000414 C   FIELD 02w30 DATABUFFER0_PTR (rw): Start address to be used by the Data Buffer0
0x49000418 B  REGISTER DATABUFFER1_PTR (rw): DATABUFFER1_PTR register
0x49000418 C   FIELD 02w30 DATABUFFER1_PTR (rw): Start address to be used by the Data Buffer1
0x4900041C B  REGISTER DATABUFFER_SIZE (rw): DATABUFFER_SIZE register
0x4900041C C   FIELD 00w16 DATABUFFER_SIZE (rw): Size of the Data Buffers (Data Buffer0 and Data Buffer1) expressed in byte unit.
0x49000420 B  REGISTER PA_LEVEL_3_0 (rw): PA_LEVEL_3_0 register
0x49000420 C   FIELD 00w08 PA_LEVEL0 (rw): Output power level for first step
0x49000420 C   FIELD 08w08 PA_LEVEL1 (rw): Output power level for second step
0x49000420 C   FIELD 16w08 PA_LEVEL2 (rw): Output power level for third step
0x49000420 C   FIELD 24w08 PA_LEVEL3 (rw): Output power level for fourth step
0x49000424 B  REGISTER PA_LEVEL_7_4 (rw): PA_LEVEL_7_4 register
0x49000424 C   FIELD 00w08 PA_LEVEL4 (rw): Output power level for fifth step
0x49000424 C   FIELD 08w08 PA_LEVEL5 (rw): Output power level for sixth step
0x49000424 C   FIELD 16w08 PA_LEVEL6 (rw): Output power level for seventh step
0x49000424 C   FIELD 24w08 PA_LEVEL7 (rw): Output power level for eighth step
0x49000428 B  REGISTER PA_CONFIG (rw): PA_CONFIG register
0x49000428 C   FIELD 00w02 PA_RAMP_STEP_WIDTH (rw): Step width (unit: 1/8 of bit period).
0x49000428 C   FIELD 02w03 PA_LEVEL_MAX_INDEX (rw): Final level for power ramping (i.
0x49000428 C   FIELD 06w01 PA_INTERP_EN (rw): Enable power level interpolator.
0x49000428 C   FIELD 07w01 ASK_OOK_EN (rw): Enable the generation of the internal TXDATA signal provided to the FIR.
0x49000428 C   FIELD 08w02 PA_DRV_MODE (rw): Select the PA topology
0x49000428 C   FIELD 10w02 PA_MODE (rw): Configure the Power Amplifier (PA) mode
0x49000428 C   FIELD 13w01 LIN_NLOG (rw): Enable/disable the linear-to- log conversion of the PA code output from Safe-ASK calibrator
0x49000428 C   FIELD 14w01 PA_RAMP_ENABLE (rw): Enable the power ramping
0x4900042C B  REGISTER IF_CTRL (rw): IF_CTRL register
0x4900042C C   FIELD 00w13 IF_OFFSET_DIG (rw): Intermediate frequency setting for the digital shift-to-baseband circuits (default: 300 kHz)
0x4900042C C   FIELD 16w13 IF_OFFSET_ANA (rw): Intermediate frequency setting for the synthesizer configuration (default: 300 kHz).
0x4900042C C   FIELD 31w01 IF_MODE (rw): Select the cutoff frequency of the AAF for the analog RFSUBG IP
0x49000430 B  REGISTER AS_QI_CTRL (rw): AS_QI_CTRL register
0x49000430 C   FIELD 00w09 RSSI_THR (rw): Signal detect threshold in 1 dB resolution.
0x49000430 C   FIELD 09w04 PQI_THR (rw): PQI threshold (if 0 then ).
0x49000430 C   FIELD 13w02 CS_MODE (rw): Carrier Sense mode selection
0x49000430 C   FIELD 15w01 SQI_EN (rw): SQI enable
0x49000430 C   FIELD 16w03 SQI_THR (rw): SQI threshold defining the precision requested to detect the SYNC word.
0x49000430 C   FIELD 26w02 AS_EQU_CTRL (rw): ISI cancellation equalizer
0x49000430 C   FIELD 28w03 AS_MEAS_TIME (rw): Select the RSSI measurement duration during Antenna switching procedure
0x49000430 C   FIELD 31w01 AS_CS_BLANKING (rw): Blank received data if signal is below the CS threshold
0x49000434 B  REGISTER IQC_CONFIG (rw): IQC_CONFIG register
0x49000434 C   FIELD 00w24 IQC_CORRECT_IN (rw): Correction value Input for the IQ compensation engine (to be used as starting point or when the engine is disabled).
0x49000434 C   FIELD 29w01 LOAD_IQC_INIT (wo): Action bit to load the IQC_CORRECT_IN[23:0] bit field in the recirculation register when this bit is written to 1.
0x49000434 C   FIELD 30w01 REUSE_CORRECTION (rw): Reuse last correction value
0x49000434 C   FIELD 31w01 IQC_ENABLE (rw): Enable IQC
0x49000438 B  REGISTER DSSS_CTRL (rw): DSSS_CTRL register
0x49000438 C   FIELD 00w04 ACQ_WINDOW (rw): DSSS acquisition window
0x49000438 C   FIELD 04w03 SPREADING_EXP (rw): DSSS spreading exponent
0x49000438 C   FIELD 07w01 DSSS_EN (rw): DSSS mode enable
0x49000438 C   FIELD 08w02 ACQ_HITS (rw): DSSS acquisition hits
0x49000438 C   FIELD 10w06 ACQ_THR (rw): DSSS acquisition threshold
0x49000500 A PERIPHERAL DYNAMIC_REG
0x49000500 B  REGISTER PCKTLEN_CONFIG (rw): PCKTLEN_CONFIG register
0x49000500 C   FIELD 00w16 PCKTLEN (rw): This bit field has different meanings/usages:
0x49000504 B  REGISTER MOD0_CONFIG (rw): MOD0_CONFIG register
0x49000504 C   FIELD 00w16 DATARATE_M (rw): The mantissa of the specified data rate (default: 38.
0x49000504 C   FIELD 16w04 DATARATE_E (rw): The exponent of the specified data rate (default: 38.
0x49000504 C   FIELD 20w03 MOD_TYPE (rw): Select the modulation type
0x49000504 C   FIELD 24w02 CONST_MAP (rw): Also known as FOUR_GFSK_CONST_MAP
0x49000504 C   FIELD 26w01 BT_SEL (rw): Select BT value for GFSK
0x49000504 C   FIELD 31w01 PA_CLKON_LOCKONTX (rw): Enable the clock on analog PA in LOCKONTX state
0x49000508 B  REGISTER MOD1_CONFIG (rw): MOD1_CONFIG register
0x49000508 C   FIELD 00w08 FDEV_M (rw): Mantissa of the frequency deviation (default: 28.
0x49000508 C   FIELD 08w04 FDEV_E (rw): Exponent of the frequency deviation (default: 28.
0x49000508 C   FIELD 16w04 CHFLT_M (rw): Mantissa of the channel filter BW (default: 100 kHz)
0x49000508 C   FIELD 20w04 CHFLT_E (rw): Exponent of the channel filter BW (default: 100 kHz)
0x4900050C B  REGISTER SNYTH_FREQ (rw): SNYTH_FREQ register
0x4900050C C   FIELD 00w20 SYNTH_FRAC (rw): Fractional part of the PLL fractional divide factor (default: 868 MHz, XTAL: 48 MHz)
0x4900050C C   FIELD 20w08 SYNTH_INT (rw): PLL integer divide factor (default: 868 MHz, XTAL: 48 MHz)
0x4900050C C   FIELD 30w01 BS (rw): Synthesizer band selector, i.
0x49000510 B  REGISTER VCO_CAL_CONFIG (rw): VCO_CAL_CONFIG register
0x49000510 C   FIELD 00w14 VCO_CALAMP_EXT (rw): VCO magnitude calibration word in thermometric code
0x49000510 C   FIELD 15w01 VCO_CALAMP_EXT_SEL (rw): Select the mode to provide an external VCO amplitude calibration value through VCO_CALAMP_EXT bit field
0x49000510 C   FIELD 16w07 VCO_CALFREQ_EXT (rw): VCO Cbank frequency calibration word.
0x49000510 C   FIELD 23w01 VCO_CALFREQ_EXT_SEL (rw): Select the mode to provide an external VCO frequency calibration value through VCO_CALFREQ_EXT bit field
0x49000510 C   FIELD 31w01 VCO_CALIB_REQ (rw): Define if the Radio FSM must launch a VCO calibration request after VCO start-up
0x49000514 B  REGISTER RX_TIMER (rw): RX_TIMER register
0x49000514 C   FIELD 00w23 RX_TIMEOUT (rw): RX timer timeout (relative duration in interpolated absolute time unit)
0x49000514 C   FIELD 28w01 RX_CS_TIMEOUT_MASK (rw): - 0: CS flag does not contribute to timeout disabling
0x49000514 C   FIELD 29w01 RX_PQI_TIMEOUT_MASK (rw): - 0: PREAMBLE valid flag does not contribute to timeout disabling
0x49000514 C   FIELD 30w01 RX_SQI_TIMEOUT_MASK (rw): - 0: SYNC valid flag does not contribute to timeout disabling
0x49000514 C   FIELD 31w01 RX_OR_nAND_SELECT (rw): Select logical OR or logcial AND to apply on CS/PQI/SQI timeout mask
0x49000518 B  REGISTER DATABUFFER_THR (rw): DATABUFFER_THR register
0x49000518 C   FIELD 00w16 RX_ALMOST_FULL_THR (rw): Almost Full threshold for RX Data Buffers
0x49000518 C   FIELD 16w16 TX_ALMOST_EMPTY_THR (rw): Almost Empty threshold for TX Data Buffers.
0x4900051C B  REGISTER RFSEQ_IRQ_ENABLE (rw): RFSEQ_IRQ_ENABLE register
0x4900051C C   FIELD 00w01 TX_DONE_E (rw): Enable interrupt on TX_DONE_F flag
0x4900051C C   FIELD 01w01 RX_OK_E (rw): Enable interrupt on RX_OK_F flag
0x4900051C C   FIELD 02w01 RX_TIMEOUT_E (rw): Enable interrupt on RX_TIMEOUT_F flag
0x4900051C C   FIELD 03w01 RX_CRC_ERROR_E (rw): Enable interrupt on RX_CRC_ERROR_F flag
0x4900051C C   FIELD 04w01 FAST_RX_TERM_E (rw): Enable interrupt on FAST_RX_TERM_F flag
0x4900051C C   FIELD 07w01 RXTIMER_STOP_CDT_E (rw): Enable interrupt on RXTIMER_STOP_CDT_F flag
0x4900051C C   FIELD 08w01 SABORT_DONE_E (rw): Enable interrupt on SABORT command treated and done flag
0x4900051C C   FIELD 09w01 COMMAND_REJECTED_E (rw): Enable interrupt on COMMAND_REJECTED flag
0x4900051C C   FIELD 12w01 CS_E (rw): Enable interrupt on CS_F flag
0x4900051C C   FIELD 13w01 PREAMBLE_VALID_E (rw): Enable interrupt on PREAMBLE_VALID_F flag
0x4900051C C   FIELD 14w01 SYNC_VALID_E (rw): Enable interrupt on SYNC_VALID_F flag
0x4900051C C   FIELD 16w01 DATABUFFER0_USED_E (rw): Enable interrupt on DATABUFFER0_USED_F flag
0x4900051C C   FIELD 17w01 DATABUFFER1_USED_E (rw): Enable interrupt on DATABUFFER1_USED_F flag
0x4900051C C   FIELD 18w01 RX_ALMOST_FULL_0_E (rw): Enable interrupt on RX_ALMOST_FULL_0_F flag
0x4900051C C   FIELD 19w01 RX_ALMOST_FULL_1_E (rw): Enable interrupt on RX_ALMOST_FULL_1_F flag
0x4900051C C   FIELD 20w01 TX_ALMOST_EMPTY_0_E (rw): Enable interrupt on TX_ALMOST_EMPTY_0_F flag
0x4900051C C   FIELD 21w01 TX_ALMOST_EMPTY_1_E (rw): Enable interrupt on TX_ALMOST_EMPTY_1_F flag
0x4900051C C   FIELD 22w01 AHB_ACCESS_ERROR_E (rw): Enable interrupt on AHB_ACCESS_ERROR_F flag
0x4900051C C   FIELD 24w01 HW_ANA_FAILURE_E (rw): Enable interrupt on HW_ANA_FAILURE_F flag
0x4900051C C   FIELD 26w01 SEQ_E (rw): Enable interrupt on SEQ_F flag
0x4900051C C   FIELD 27w01 RRM_CMD_START_E (rw): Enable interrupt on RRM_CMD_END_F flag
0x4900051C C   FIELD 28w01 RRM_CMD_END_E (rw): Enable interrupt on RRM_CMD_END_F flag
0x4900051C C   FIELD 30w01 SAFEASK_CALIB_DONE_E (rw): Enable interrupt on SAFEASK_CALIB_DONE_F flag
0x4900051C C   FIELD 31w01 AGC_CALIB_DONE_E (rw): Enable interrupt on AGC_CALIB_DONE_F flag
0x49000520 B  REGISTER ADDITIONAL_CTRL (rw): ADDITIONAL_CTRL register
0x49000520 C   FIELD 00w08 CH_NUM (rw): Channel number.
0x49000520 C   FIELD 08w08 CH_SPACING (ro): Channel spacing.
0x49000520 C   FIELD 16w02 PA_FC (rw): Power control bandwidth selection according data rate
0x49000520 C   FIELD 20w03 TIME_CAPTURESEL (rw): Select the trigger event to capture the interpolated absolute time in the TIME_CAPTURE[31:0] register
0x49000520 C   FIELD 31w01 AS_ENABLE (rw): Enable the antenna switching feature.
0x49000524 B  REGISTER FAST_RX_TIMER (rw): FAST_RX_TIMER register
0x49000524 C   FIELD 00w08 FAST_RX_TIMEOUT (rw): Fast RX termination timer value (corresponding to the delay to measure the RSSI and to let the HW check CS flag information)
0x49000524 C   FIELD 08w01 FAST_CS_TERM_EN (rw): Enable the Fast RX Termination feature
0x49000528 B  REGISTER COMMAND (rw): COMMAND register
0x49000528 C   FIELD 00w04 COMMAND_ID (rw): Opcode coresponding to a command:
0x49000528 C   FIELD 25w01 BACK2ACTIVE (rw): Select the default/return state for the Radio FSM to be ACTIVE2
0x49000528 C   FIELD 26w01 BACK2LOCKON (rw): Request to the Radio FSM to stay in LOCKON state when exiting a RX or a TX
0x49000600 A PERIPHERAL STATUS
0x49000600 B  REGISTER RFSEQ_IRQ_STATUS (rw): RFSEQ_IRQ_STATUS register
0x49000600 C   FIELD 00w01 TX_DONE_F: Transmission done flag
0x49000600 C   FIELD 01w01 RX_OK_F: Reception ended and OK flag
0x49000600 C   FIELD 02w01 RX_TIMEOUT_F: Reception timeout flag
0x49000600 C   FIELD 03w01 RX_CRC_FRROR_F: Reception with CRC error flag
0x49000600 C   FIELD 04w01 FAST_RX_TERM_F: Fast RX Termination flag
0x49000600 C   FIELD 07w01 RXTIMER_STOP_CDT_F: Enable interrupt on RXTIMER_STOP_CDT_F flag
0x49000600 C   FIELD 08w01 SABORT_DONE_F: SABORT command treated and done flag
0x49000600 C   FIELD 09w01 COMMAND_REJECTED_F: Command rejection flag.
0x49000600 C   FIELD 12w01 CS_F: Carrier Sense (RSSI over threshold) flag
0x49000600 C   FIELD 13w01 PREAMBLE_VALID_F: Valid PREAMBLE detection flag.
0x49000600 C   FIELD 14w01 SYNC_VALID_F: Valid SYNC word detection flag.
0x49000600 C   FIELD 16w01 DATABUFFER0_USED_F: Data Buffer 0 fully read in TX or fully written in RX flag
0x49000600 C   FIELD 17w01 DATABUFFER1_USED_F: Data Buffer 1 fully read in TX or fully written in RX flag
0x49000600 C   FIELD 18w01 RX_ALMOST_FULL_0_F: Data Buffer0 used (written during a RX) up to programmed thresold flag
0x49000600 C   FIELD 19w01 RX_ALMOST_FULL_1_F: Data Buffer1 used (written during a RX) up to programmed thresold flag
0x49000600 C   FIELD 20w01 TX_ALMOST_EMPTY_0_F: Data Buffer0 used (read during a TX) up to programmed thresold flag
0x49000600 C   FIELD 21w01 TX_ALMOST_EMPTY_1_F: Data Buffer1 used (read during a TX) up to programmed thresold flag
0x49000600 C   FIELD 22w01 AHB_ACCESS_ERROR_F: An AHB transfer issue occurred for one of the AHB masters (RRM, Data Buffer Manager, Sequencer).
0x49000600 C   FIELD 24w01 HW_ANA_FAILURE_F: Analog HW failure flag (PLL lock / unlock error, calibration error)
0x49000600 C   FIELD 26w01 SEQ_F: Sequencer completion flag.
0x49000600 C   FIELD 27w01 RRM_CMD_START_F: RRM-UDRA command list execution started flag.
0x49000600 C   FIELD 28w01 RRM_CMD_END_F: RRM-UDRA command list execution ended flag.
0x49000600 C   FIELD 30w01 SAFEASK_CALIB_DONE_F: End of Safe-ASK PA calibration flag.
0x49000600 C   FIELD 31w01 AGC_CALIB_DONE_F: Valid RSSI value available in the RSSI_RUNNING bit field flag.
0x49000604 B  REGISTER RFSEQ_STATUS_DETAIL (rw): RFSEQ_STATUS_DETAIL register
0x49000604 C   FIELD 05w01 DBM_FIFO_ERROR_F: Data Buffer Manager internal FIFO overflow/underflow flag.
0x49000604 C   FIELD 08w01 PLL_LOCK_FAIL_F: PLL lock fail status flag
0x49000604 C   FIELD 09w01 PLL_UNLOCK_F: PLL unlock event flag
0x49000604 C   FIELD 10w01 PLL_CALFREQ_ERROR_F: VCO frequency calibration error flag
0x49000604 C   FIELD 11w01 PLL_CALAMP_ERROR_F: VCO amplitude calibration error flag
0x49000604 C   FIELD 14w01 SEQ_ACTIONTIMEOUT_F: The Sequencer has ended because the current SeqAction reached its ActionTimeout.
0x49000604 C   FIELD 15w01 SEQ_COMPLETE_F: The Sequencer has ended the last defined SeqAction properly( NextAction math or null pointer)
0x49000608 B  REGISTER RADIO_FSM_INFO (ro): RADIO_FSM_INFO register
0x49000608 C   FIELD 00w05 RADIO_FSM_STATE (ro): State of the Radio FSM
0x4900060C B  REGISTER RX_INDICATOR (ro): RX_INDICATOR register
0x4900060C C   FIELD 00w09 RSSI_LEVEL_ON_SYNC (ro): RSSI level captured at the end of the SYNC word detection of the received packet.
0x4900060C C   FIELD 12w09 RSSI_LEVEL_RUN (ro): Continuous level of the output of the measured RSSI value
0x4900060C C   FIELD 24w04 AGC_WORD (ro): AGC word of the received packet.
0x4900060C C   FIELD 31w01 ANT_SELECT (ro): Currently selected antenna
0x49000610 B  REGISTER RX_INFO_REG (ro): RX_INFO_REG register
0x49000610 C   FIELD 00w16 RX_PCKTLEN_OUT (ro): Indicates received packet length in bytes:
0x49000614 B  REGISTER RX_CRC_REG (ro): RX_CRC_REG register
0x49000614 C   FIELD 00w32 RX_CRC_OUT (ro): CRC field of the received packet (read-only info)
0x49000618 B  REGISTER QI_INFO (ro): QI_INFO register
0x49000618 C   FIELD 00w08 PQI_INFO (ro): Preamble Quality Indicator (PQI) value of the received packet.
0x49000618 C   FIELD 08w06 SQI_INFO (ro): SYNC Quality Indicator (SQI) value of the received packet.
0x49000618 C   FIELD 14w01 SQI_SEC (ro): Indicate if measured SQI refers to SYNC word or secondary SYNC word
0x49000618 C   FIELD 16w08 AFC_CORRECTION (ro): AFC value frozen at sync reception.
0x4900061C B  REGISTER DATABUFFER_INFO (ro): DATABUFFER_INFO register
0x4900061C C   FIELD 00w16 CURRENT_DATABUFFER_COUNT (ro): Indicates the number of bytes used in the last used DATA BUFFER.
0x4900061C C   FIELD 16w15 NB_DATABUFFER_USED (ro): Provides the number of data buffers which have been fully used
0x4900061C C   FIELD 31w01 CURRENT_DATABUFFER (ro): Indicates which Data Buffer is currently used by the HW
0x49000620 B  REGISTER TIME_CAPTURE (ro): TIME_CAPTURE register
0x49000620 C   FIELD 00w32 TIME_CAPTURE (ro): Interpolated absolute time value captured on specific programmable event through TIME_CAPTURESEL[2:0] bit field.
0x49000624 B  REGISTER IQC_CORRECTION_OUT (ro): IQC_CORRECTION_OUT register
0x49000624 C   FIELD 00w24 IQC_CORRECT_OUT (ro): Final correction value output from IQC (compensation engine).
0x49000628 B  REGISTER PA_SAFEASK_OUT (ro): PA_SAFEASK_OUT register
0x49000628 C   FIELD 00w08 PA_CODEMAX (ro): Safe ASK level (provided after a CALIB_SAFEASK command), indicating the maximum PA Power to program before reaching ohmic saturation.
0x4900062C B  REGISTER VCO_CALIB_OUT (ro): VCO_CALIB_OUT register
0x4900062C C   FIELD 00w07 VCO_CALFREQ_OUT (ro): VCO frequency calibration value currently output by the VCO calibration block (and applied on the VCO when ON)
0x4900062C C   FIELD 08w14 VCO_CALAMP_OUT (ro): VCO amplitude calibration value currently output by the VCO calibration block (and applied on the VCO when ON)
0x49000630 B  REGISTER SEQ_INFO (ro): SEQ_INFO register
0x49000630 C   FIELD 00w05 SEQ_FSM_STATE (ro): Current state of the Sequencer
0x49000634 B  REGISTER SEQ_EVENT_STATUS (ro): SEQ_EVENT_STATUS register
0x49000634 C   FIELD 00w32 SEQ_EVENT_STATUS (ro): Current value of the seq_event_status used by the Sequencer for next action mask comparison.
0x49000700 A PERIPHERAL MISC
0x49000700 B  REGISTER RFIP_VERSION (ro): RFIP_VERSION register
0x49000700 C   FIELD 04w04 REVISION (ro): Revision of the MR_SubG (to be used for metal fixes)
0x49000700 C   FIELD 08w04 VERSION (ro): Version of the MR_SubG (to be used for cut upgrades)
0x49000700 C   FIELD 12w04 PRODUCT (ro): Used for major upgrades (new protocols support / new features)
0x49000704 B  REGISTER RRM_UDRA_CTRL (wo): RRM_UDRA_CTRL register
0x49000704 C   FIELD 00w01 RRM_CMD_REQ (wo): Action bit: write 1 to request a RRM-UDRA command.
0x49000708 B  REGISTER SEQUENCER_CTRL (rw): SEQUENCER_CTRL register
0x49000708 C   FIELD 00w01 GEN_SEQ_TRIGGER (wo): Action bit: write 1 to generate a trigger event on Sequencer.
0x49000708 C   FIELD 01w01 DISABLE_SEQ (rw): Enable/disable the Sequencer
0x4900070C B  REGISTER ABSOLUTE_TIME (ro): ABSOLUTE_TIME register
0x4900070C C   FIELD 00w32 ABSOLUTE_TIME (ro): Indicate the interpolated absolute.
0x49000710 B  REGISTER SCM_COUNTER_VAL (ro): SCM_COUNTER_VAL register
0x49000710 C   FIELD 00w15 SCM_COUNTER_CURRVAL (ro): Slow Clock Measurement: number of 16 MHz clock cycles contained in 32 slow clock periods.
0x49000714 B  REGISTER SCM_MIN_MAX (rw): SCM_MIN_MAX register
0x49000714 C   FIELD 00w15 SCM_COUNTER_MINVAL (ro): Slow Clock Measurement: minimum SCM_COUNTER value seen since the counter is ON and since last clear request.
0x49000714 C   FIELD 16w15 SCM_COUNTER_MAXVAL (ro): Slow Clock Measurement: maximum SCM_COUNTER value seen since the counter is ON and since last clear request.
0x49000714 C   FIELD 31w01 CLEAR_MIN_MAX (wo): Write 1' to clear the SCM_COUNTER_MINVAL and SCM_COUNTER_MAXVAL bit fields.
0x49000718 B  REGISTER WAKEUP_IRQ_STATUS (rw): WAKEUP_IRQ_STATUS register
0x49000718 C   FIELD 00w01 CPU_WAKEUP_F: Set when the interpolated absolute time matches the CPU_WAKEUPTIME while WAKEUP_CTRL.
0x49000718 C   FIELD 01w01 RFIP_WAKEUP_F: Set when the interpolated absolute time matches the RFIP_WAKEUPTIME while WAKEUP_CTRL.
0x49000780 A PERIPHERAL RETAINED
0x49000780 B  REGISTER RFIP_WAKEUPTIME (ro): RFIP_WAKEUPTIME register
0x49000780 C   FIELD 00w32 RFIP_WAKEUPTIME (ro): (Absolute) Target time to wakeup the RFIP.
0x49000784 B  REGISTER CPU_WAKEUPTIME (rw): CPU_WAKEUPTIME register
0x49000784 C   FIELD 01w31 CPU_WAKEUPTIME (rw): (Absolute) Target time to wakeup the CPU.
0x49000788 B  REGISTER WAKEUP_CTRL (rw): WAKEUP_CTRL register
0x49000788 C   FIELD 00w08 SOC_WAKEUP_OFFSET (rw): Delay to be considered by the Wakeup block to anticipate the wakeup request to the PWRC of the SoC versus the target to wakeup the RFIP (or the CPU).
0x49000788 C   FIELD 30w01 CPU_WAKEUP_EN (rw): Indicates if the wakeup timer has to wakeup the SoC (match on CPU_WAKEUPTIME[31:4] bit field only) + set the CPU_WAKEUP_F in the WAKEUP_IRQ_STATUS Misc register when match on CPU_WAKEUPTIME[31:0] occurs.
0x49000788 C   FIELD 31w01 RFIP_WAKEUP_EN (ro): Indicates if the wakeup timer has to wakeup the SoC (match on RFIP_WAKEUPTIME[31:4] bit field only) + trigger an event on the Sequencer and set the RFIP_WAKEUP_F in the WAKEUP_IRQ_STATUS Misc register when match on RFIP_WAKEUPTIME[31:0] occurs.
0x4900078C B  REGISTER RRM_CMDLIST_PTR (rw): RRM_CMDLIST_PTR register
0x4900078C C   FIELD 00w16 CMDLIST_PTR_OFFSET (rw): Contain the offset versus the SoC RAM base address where to find the RRM-UDRA command list entry point.
0x4900078C C   FIELD 31w01 CMDLIST_PTR_VALID (rw): Indicate if a command list has to be executed or not
0x49000790 B  REGISTER SEQ_GLOBALTABLE_PTR (rw): SEQ_GLOBALTABLE_PTR register
0x49000790 C   FIELD 00w16 SEQ_GLOBALTABLE_PTR (rw): Contain the offset versus the SoC RAM base address of the GlobalConfiguration RAM table entry point.
0x49001000 A PERIPHERAL LPAWUR
0x49001000 B  REGISTER FRAME_CONFIG0 (rw): FRAME_CONFIG0 register
0x49001000 C   FIELD 00w08 PREAMBLE_THRESHOLD_COUNT (rw): The number of transitions for preamble detection when receiving the manchester encoded preamble.
0x49001000 C   FIELD 08w01 SYNC_LENGTH (rw): Frame sync pattern length ( Manchester encoded ).
0x49001000 C   FIELD 10w06 SYNC_THRESHOLD_COUNT (rw): detection threshold when receivng the Frame sync ( Manchester encoded).
0x49001000 C   FIELD 16w04 PAYLOAD_LENGTH (rw): The number of data Bytes in the payload ( decoded ).
0x49001000 C   FIELD 21w05 SLOW_CLK_CYCLE_PER_BIT_CNT (rw): The number of expected slow clock cycle per each manchester coded bit.
0x49001004 B  REGISTER FRAME_CONFIG1 (rw): FRAME_CONFIG1 register
0x49001004 C   FIELD 00w04 KI (rw): ki gain value for the timing recovery loop.
0x49001004 C   FIELD 04w04 KP (rw): kp gain value for the timing recovery loop.
0x49001004 C   FIELD 08w08 FRAME_SYNC_COUNTER_TIMEOUT (rw): The timeout in manchester encoded bits for the Frame Sync,it represents the number of samples after which in case the frame sync is not detected a sync_error is raised.
0x49001004 C   FIELD 17w01 PREAMBLE_ENABLE (rw): Preamble detection enable
0x49001004 C   FIELD 18w01 TREC_LOOP_ALGO_SEL (rw): Timing recovery loop algorithm selection:
0x49001008 B  REGISTER FRAME_SYNC_CONFIG (rw): FRAME_SYNC_CONFIG register
0x49001008 C   FIELD 00w16 FRAME_SYNC_PATTERN_L (rw): The value of the frame sync pattern, Low word, manchester encoded, used when the frame sync length is 16 bit (default 0x9696 which represent a frame sync value of 0x99)
0x49001008 C   FIELD 16w16 FRAME_SYNC_PATTERN_H (rw): The value of the frame sync pattern, High word, manchester encoded, used only when the frame sync length is 32 bits (default 0x0000 )
0x4900100C B  REGISTER RFIP_CONFIG (rw): RFIP_CONFIG register
0x4900100C C   FIELD 00w01 LPAWUR_ENABLE (rw): Enable (start) or Disable (stop) the LPAWUR feature (0: disabled by default)
0x4900100C C   FIELD 01w02 WAKEUP_LEVEL (rw): - 00: the bit Sync has been detected
0x49001010 B  REGISTER RF_CONFIG (rw): RF_CONFIG register
0x49001010 C   FIELD 00w01 ED_SWITCH (rw): - 0 : Normal operation (default)
0x49001010 C   FIELD 01w04 CLKDIV (rw): Calibrate 4kHz clock (programmable divider)
0x49001010 C   FIELD 11w02 AGC_LOW_LVL (rw): AGC level (Low) (default value: 0x2)
0x49001010 C   FIELD 13w01 ED_DC_CTRL (rw): DC current subtraction enabling signal (default value: 0x1)
0x49001010 C   FIELD 14w04 AGC_HIGH_LVL (rw): AGC level (High) (default value: 0x4)
0x49001010 C   FIELD 18w03 ED_ICAL (rw): Current versus VBAT calibration for ED
0x49001010 C   FIELD 21w01 LPF3_CAL (rw): 
0x49001014 B  REGISTER AGC_CONFIG (rw): AGC_CONFIG register
0x49001014 C   FIELD 00w02 AGC_MODE (rw): Define the working mode of the AGC:
0x49001014 C   FIELD 02w01 AGC_HOLD_MODE (rw): The behavior when the AGC is ON and is working in HOLD mode
0x49001014 C   FIELD 03w01 AGC_RESET_MODE (rw): The AGC reset behavior when the AGC is working in ON or HOLD mode
0x4900101C B  REGISTER PAYLOAD_0 (ro): PAYLOAD_0 register
0x4900101C C   FIELD 00w32 PAYLOAD_0 (ro): First part of the payload (Least significant Byte First)
0x49001020 B  REGISTER PAYLOAD_1 (ro): PAYLOAD_1 register
0x49001020 C   FIELD 00w32 PAYLOAD_1 (ro): Second part of the payload (Least significant Byte First)
0x49001040 A PERIPHERAL SWITCHABLE
0x49001040 B  REGISTER RFIP_VERSION (ro): RFIP_VERSION register
0x49001040 C   FIELD 04w04 REVISION (ro): Revision of the RFIP to be used for metal fixes)
0x49001040 C   FIELD 08w04 VERSION (ro): Version of the RFIP (to be used for cut upgrades)
0x49001040 C   FIELD 12w04 PRODUCT (ro): Used for major upgrades (new protocols support / new features)
0x49001044 B  REGISTER IRQ_ENABLE (rw): IRQ_ENABLE register
0x49001044 C   FIELD 00w01 BIT_SYNC_DETECTED_E (rw): Preamble has been detected, the content of the PAYLOAD_X registers is not yet valid.
0x49001044 C   FIELD 01w01 FRAME_SYNC_COMPLETE_E (rw): Frame Sync has been detected, the content of the PAYLOAD_X registers is not yet valid.
0x49001044 C   FIELD 02w01 FRAME_COMPLETE_E (rw): Frame ( payload + CRC) received, the content of the PAYLOAD_X registers is valid.
0x49001044 C   FIELD 03w01 FRAME_VALID_E (rw): Frame ( payload + CRC) received wthout error (the CRC has been checked and is matching with the received CRC).
0x49001048 B  REGISTER STATUS (rw): STATUS register
0x49001048 C   FIELD 00w01 BIT_SYNC_DETECTED_F (rw): Preamble has been detected, the content of the PAYLOAD_X registers is not yet valid.
0x49001048 C   FIELD 01w01 FRAME_SYNC_COMPLETE_F (rw): Frame Sync has been detected, the content of the PAYLOAD_X registers is not yet valid.
0x49001048 C   FIELD 02w01 FRAME_COMPLETE_F (rw): Frame ( payload + CRC) received, the content of the PAYLOAD_X registers is valid.
0x49001048 C   FIELD 03w01 FRAME_VALID_F (rw): Frame ( payload + CRC) received wthout error (the CRC has been checked and is matching with the received CRC).
0x49001048 C   FIELD 30w02 ERROR_F (rw): - 11 : CRC error
INTERRUPT 000: Flash (FLASH_CTRL): Non-volatile memory (flash) controller
INTERRUPT 001: RCC (RCC): Reset and Clock Controller
INTERRUPT 002: PVD (PWRC): PVD / BORH
INTERRUPT 003: I2C1 (I2C1): I2C1 interrupt
INTERRUPT 004: I2C2 (I2C2): I2C2 interrupt
INTERRUPT 005: SPI1 (SPI): SPI1 interrupt
INTERRUPT 007: SPI3 (SPI3): SPI3 interrupt
INTERRUPT 008: USART (USART): USART interrupt
INTERRUPT 009: LPUART (LPUART): LPUART interrupt
INTERRUPT 010: TIM2 (TIM2): TIM2 interrupt
INTERRUPT 011: RTC (RTC): RTC interrupt
INTERRUPT 012: ADC (ADC): ADC interrupt
INTERRUPT 013: AES (AES): AES interrupt
INTERRUPT 015: GPIOA (GPIOA): GPIOA interrupt
INTERRUPT 016: GPIOB (GPIOB): GPIOB interrupt
INTERRUPT 017: DMA (DMA): DMA interrupt
INTERRUPT 018: LPAWUR (LPAWUR): LPAWUR interrupt
INTERRUPT 019: COMP (COMP): Comp interrupt through SYSCFG
INTERRUPT 020: MR_SUBG_BUSY (MR_SUBG): MR_SUBG Busy interrupt
INTERRUPT 021: MR_SUBG (MR_SUBG): MR_SUBG interrupt
INTERRUPT 022: TX_RX_SEQUENCE (MR_SUBG): MR_SUBG TX/RX Sequence interrupt
INTERRUPT 023: CPU_WKUP (LPAWUR): CPU Wakeup interrupt
INTERRUPT 024: SUBG_WKUP (LPAWUR): SUBG Wakeup interrupt
INTERRUPT 025: DAC (DAC): DAC interrupt
INTERRUPT 026: TIM16 (TIM16): TIM16 interrupt
INTERRUPT 027: LCD (LCD): LCD interrupt
INTERRUPT 028: LCSC (LCSC): LCSC interrupt
INTERRUPT 029: LC_ACTIVITY (LCSC): LCSC LC_ACTIVITY interrupt
