

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_s'
================================================================
* Date:           Mon Jul 15 19:04:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        8|     4103|  80.000 ns|  41.030 us|    8|  4103|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%filled_loc = alloca i64 1"   --->   Operation 5 'alloca' 'filled_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%localbuffer_loc = alloca i64 1"   --->   Operation 6 'alloca' 'localbuffer_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_auto.volatile.i4P0A, i4 %last_blk_width"   --->   Operation 7 'read' 'last_blk_width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%cols_bound_per_npc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_bound_per_npc"   --->   Operation 8 'read' 'cols_bound_per_npc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%rows_int16 = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %rows"   --->   Operation 9 'read' 'rows_int16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%strideBased_cols_bound_per_npc = trunc i32 %cols_bound_per_npc_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 10 'trunc' 'strideBased_cols_bound_per_npc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 11 [1/1] (2.55ns)   --->   "%sub = add i32 %cols_bound_per_npc_read, i32 4294967295"   --->   Operation 11 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%cast = zext i16 %rows_int16"   --->   Operation 12 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %strideBased_cols_bound_per_npc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 13 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (5.58ns)   --->   "%bound = mul i32 %cast, i32 %cast1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 15 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln1289 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i32 %bound, i16 %strideBased_cols_bound_per_npc, i32 %sub, i4 %last_blk_width_read, i32 %cols_bound_per_npc_read, i8 %p_dstgx_data, i8 %ldata, i8 %localbuffer_loc, i4 %filled_loc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 16 'call' 'call_ln1289' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln1289 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i32 %bound, i16 %strideBased_cols_bound_per_npc, i32 %sub, i4 %last_blk_width_read, i32 %cols_bound_per_npc_read, i8 %p_dstgx_data, i8 %ldata, i8 %localbuffer_loc, i4 %filled_loc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 17 'call' 'call_ln1289' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.36>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_dstgx_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%localbuffer_loc_load = load i8 %localbuffer_loc"   --->   Operation 22 'load' 'localbuffer_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%filled_loc_load = load i4 %filled_loc"   --->   Operation 23 'load' 'filled_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_124 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln1340 = icmp_eq  i4 %filled_loc_load, i4 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1340]   --->   Operation 25 'icmp' 'icmp_ln1340' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1340 = br i1 %icmp_ln1340, void %if.then39, void %if.end40" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1340]   --->   Operation 26 'br' 'br_ln1340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (3.63ns)   --->   "%write_ln1341 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ldata, i8 %localbuffer_loc_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1341]   --->   Operation 27 'write' 'write_ln1341' <Predicate = (!icmp_ln1340)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1342 = br void %if.end40" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1342]   --->   Operation 28 'br' 'br_ln1342' <Predicate = (!icmp_ln1340)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln1343 = ret" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1343]   --->   Operation 29 'ret' 'ret_ln1343' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	wire read operation ('last_blk_width_read') on port 'last_blk_width' [8]  (3.634 ns)

 <State 2>: 5.580ns
The critical path consists of the following:
	'mul' operation 32 bit ('bound', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289) [19]  (5.580 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 5.369ns
The critical path consists of the following:
	'load' operation 4 bit ('filled_loc_load') on local variable 'filled_loc' [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1340', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1340) [25]  (1.735 ns)
	fifo write operation ('write_ln1341', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1341) on port 'ldata' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1341) [28]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
