design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0_2/sim/design_1_processing_system7_0_0.v,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0_2/sim/design_1_xbar_0.v,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0_2/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_PWM_Unit_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PWM_Unit_0_0_2/sim/design_1_PWM_Unit_0_0.v,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_keyPad_Unit_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_keyPad_Unit_0_0_2/sim/design_1_keyPad_Unit_0_0.v,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_1_2/sim/design_1_axi_gpio_0_1.vhd,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_2_2/sim/design_1_axi_gpio_0_2.vhd,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_0_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_3_2/sim/design_1_axi_gpio_0_3.vhd,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_0_4.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_4_2/sim/design_1_axi_gpio_0_4.vhd,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_quad_spi_0_0_1/sim/design_1_axi_quad_spi_0_0.vhd,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0_2/sim/design_1_auto_pc_0.v,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Sistem_de_Iluminare_Inteligent.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
