// Seed: 1796647458
module module_0 ();
  supply0 id_1 = -1;
  assign id_2 = -1;
  assign id_1 = -1'b0;
  id_3(
      .id_0(id_1.id_2 ^ -1), .id_1(id_1)
  );
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0
);
  always id_2 <= id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    output supply1 id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wand id_11,
    output wand id_12,
    input wor id_13
);
  assign id_2 = id_11;
  wire id_15;
  assign id_0 = 1 == id_10;
  module_0 modCall_1 ();
  genvar id_16;
endmodule
