// Seed: 2972306237
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output uwire id_2;
  inout wire id_1;
  localparam id_15 = -1;
  parameter [-1 'b0 <  -1] id_16 = id_15;
  logic [-1 'b0 &  -1 'b0 : -1] id_17;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7
);
  assign id_5 = id_6 & -1;
  wire id_9;
  wire id_10, id_11, id_12;
  parameter id_13 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_12,
      id_11,
      id_12,
      id_9,
      id_12,
      id_10,
      id_9,
      id_13,
      id_10,
      id_13,
      id_13
  );
endmodule
