INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:43:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.485ns period=4.970ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.485ns period=4.970ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.970ns  (clk rise@4.970ns - clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.069ns (21.745%)  route 3.847ns (78.255%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.453 - 4.970 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3523, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X46Y102        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[2]/Q
                         net (fo=9, routed)           0.528     1.290    lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q[2]
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.043     1.333 f  lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_52/O
                         net (fo=1, routed)           0.406     1.739    lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_52_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.043     1.782 r  lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_24/O
                         net (fo=4, routed)           0.231     2.013    lsq3/handshake_lsq_lsq3_core/tmp_storeEn_INST_0_i_24_n_0
    SLICE_X38Y102        LUT4 (Prop_lut4_I1_O)        0.043     2.056 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_123/O
                         net (fo=5, routed)           0.465     2.520    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_7_2
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     2.762 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.763    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[28]_i_7_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.916 f  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[31]_i_17/O[1]
                         net (fo=1, routed)           0.214     3.130    lsq3/handshake_lsq_lsq3_core/TEMP_55_double_out11_out[9]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.119     3.249 f  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[30]_i_5__0/O
                         net (fo=33, routed)          0.359     3.608    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[30]_i_5__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I5_O)        0.043     3.651 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[31]_i_20__0/O
                         net (fo=1, routed)           0.514     4.165    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[31]_i_20__0_n_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.043     4.208 f  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[31]_i_8__0/O
                         net (fo=1, routed)           0.322     4.530    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[31]_i_8__0_n_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I0_O)        0.043     4.573 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[31]_i_3__0/O
                         net (fo=2, routed)           0.173     4.747    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[31]_i_3__0_n_0
    SLICE_X22Y104        LUT5 (Prop_lut5_I0_O)        0.043     4.790 r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q[31]_i_1__0/O
                         net (fo=33, routed)          0.634     5.424    lsq3/handshake_lsq_lsq3_core/p_21_in
    SLICE_X14Y114        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.970     4.970 r  
                                                      0.000     4.970 r  clk (IN)
                         net (fo=3523, unset)         0.483     5.453    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X14Y114        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[7]/C
                         clock pessimism              0.000     5.453    
                         clock uncertainty           -0.035     5.417    
    SLICE_X14Y114        FDRE (Setup_fdre_C_CE)      -0.169     5.248    lsq3/handshake_lsq_lsq3_core/ldq_data_7_q_reg[7]
  -------------------------------------------------------------------
                         required time                          5.248    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 -0.176    




