/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  reg [3:0] _01_;
  wire [5:0] _02_;
  reg [8:0] _03_;
  wire [2:0] celloutsig_0_0z;
  reg [11:0] celloutsig_0_10z;
  reg [49:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [24:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_2z[14]) & (celloutsig_0_2z[3] | celloutsig_0_2z[11]));
  assign celloutsig_0_18z = { _00_[4:1], celloutsig_0_6z } + { celloutsig_0_14z[6:4], celloutsig_0_17z, celloutsig_0_9z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 4'h0;
    else _01_ <= celloutsig_1_0z[5:2];
  reg [5:0] _07_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 6'h00;
    else _07_ <= celloutsig_0_2z[5:0];
  assign { _02_[5:4], _00_[4:1] } = _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 9'h000;
    else _03_ <= { in_data[67:62], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_0z[10], celloutsig_1_15z, celloutsig_1_11z } & { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[42:28] & { in_data[76:65], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_8z[20:0], celloutsig_0_0z, celloutsig_0_4z } / { 1'h1, celloutsig_0_14z[12:9], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_10z, _02_[5:4], _00_[4:1] };
  assign celloutsig_0_72z = celloutsig_0_24z > celloutsig_0_18z[4:1];
  assign celloutsig_0_3z = _03_ < _03_;
  assign celloutsig_1_3z = { in_data[134:130], celloutsig_1_1z } < { celloutsig_1_0z[6:2], celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[121:103] < { in_data[110], _01_, _01_, celloutsig_1_1z, _01_, _01_, celloutsig_1_1z };
  assign celloutsig_1_9z = { _01_[0], celloutsig_1_7z, celloutsig_1_4z } < { in_data[184:183], celloutsig_1_3z };
  assign celloutsig_0_13z = in_data[27:22] < celloutsig_0_2z[10:5];
  assign celloutsig_1_7z = celloutsig_1_6z & ~(celloutsig_1_1z);
  assign celloutsig_1_5z = celloutsig_1_1z ? in_data[161:157] : { celloutsig_1_0z[3:0], 1'h0 };
  assign celloutsig_1_19z = _01_[3] ? { celloutsig_1_10z[8:2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z } : { in_data[169:164], celloutsig_1_7z, 1'h0, _01_[2:0], celloutsig_1_12z };
  assign celloutsig_0_58z = - { celloutsig_0_8z[10:6], celloutsig_0_4z };
  assign celloutsig_0_14z = - { celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_4z = in_data[15:12] !== in_data[61:58];
  assign celloutsig_0_35z = ~ { celloutsig_0_14z[14:10], celloutsig_0_6z, celloutsig_0_24z };
  assign celloutsig_1_0z = ~ in_data[186:172];
  assign celloutsig_1_10z = ~ celloutsig_1_0z[11:3];
  assign celloutsig_0_0z = in_data[82:80] | in_data[14:12];
  assign celloutsig_0_24z = { celloutsig_0_12z[25], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z } | celloutsig_0_16z[8:5];
  assign celloutsig_0_6z = & { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, in_data[24:19] };
  assign celloutsig_0_17z = | celloutsig_0_0z;
  assign celloutsig_0_20z = | { celloutsig_0_18z, _03_[8:2] };
  assign celloutsig_1_6z = ^ { in_data[138], _01_ };
  assign celloutsig_1_11z = ^ { celloutsig_1_0z[5:4], celloutsig_1_1z };
  assign celloutsig_1_12z = ^ { celloutsig_1_0z[9:1], celloutsig_1_9z, _01_ };
  assign celloutsig_0_9z = ^ _03_[8:1];
  assign celloutsig_0_71z = in_data[42:29] <<< { celloutsig_0_58z[3:1], celloutsig_0_20z, celloutsig_0_35z };
  assign celloutsig_0_8z = { celloutsig_0_0z[1:0], _03_, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, _02_[5:4], _00_[4:1], celloutsig_0_4z } <<< { in_data[77:57], celloutsig_0_6z };
  assign celloutsig_1_1z = ~((in_data[172] & celloutsig_1_0z[2]) | celloutsig_1_0z[4]);
  assign celloutsig_1_15z = ~((celloutsig_1_8z[4] & celloutsig_1_14z) | celloutsig_1_10z[3]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 6'h00;
    else if (!clkin_data[128]) celloutsig_1_8z = { in_data[168], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_10z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_10z = { in_data[54:53], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 50'h0000000000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_12z = { in_data[45:12], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_14z = ~((celloutsig_1_5z[1] & celloutsig_1_9z) | (celloutsig_1_11z & celloutsig_1_8z[0]));
  assign _00_[0] = celloutsig_0_6z;
  assign _02_[3:0] = _00_[4:1];
  assign { out_data[130:128], out_data[107:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
