#ifndef __REG_H__
#define __REG_H__

// modify start by netmania 20060212
#if 0	// original
#define	__REG	*(volatile unsigned long *)
#else	// modify
#ifdef __ASSEMBLY__
# define __REG(x)		(x)
#else
# define __REG(x)		(*(volatile unsigned long *)(x))
#endif
#endif
// modify end by netmania 20060212
#define	__REG32	*(volatile unsigned long *)
#define	__REG16	*(volatile unsigned short *)
#define	__REG8	*(volatile unsigned char *)

#define	TICKS_PER_SECOND 32768

#define	RCNR	 __REG(0x40900000)	/* RTC Counter register 		*/
#define   RTAR	 __REG(0x40900004)	/* RTC Alarm register 			*/
#define   RTSR	 __REG(0x40900008)	/* RTC Status register			*/
#define   RTTR	 __REG(0x4090000C)	/* RTC Timer Trim register		*/
#define   RDCR	 __REG(0x40900010)	/* RTC Day Counter register 	*/
#define   RYCR	 __REG(0x40900014)	/* RTC Year Counter register	*/
#define   RDAR1	 __REG(0x40900018)	/* RTC Wristwatch Day Alarm register 1	*/
#define   RYAR1	 __REG(0x4090001c)	/* RTC Wristwatch Year Alarm register 1	*/
#define   RDAR2	 __REG(0x40900020)	/* RTC Wristwatch Day Alarm register 2	*/
#define   RYAR2	 __REG(0x40900024)	/* RTC Wristwatch Year Alarm register 2	*/
#define   SWCR	 __REG(0x40900028)	/* RTC Stopwatch Counter register 21~26	*/
#define   SWAR1	 __REG(0x4090002c)	/* RTC Stopwatch Alarm register 1	*/
#define   SWAR2	 __REG(0x40900030)	/* RTC Stopwatch Alarm register 2	*/
#define   RTCPICR	 __REG(0x40900034)	/* RTC Periodic interrupt Counter register	*/
#define   PIAR	 __REG(0x40900038)	/* RTC Periodic interrupt Alarm register 	*/

#define  RTSR_PICE 	0x8000
#define  RTSR_PIALE	0x4000
#define  RTSR_PIAL	0x2000


//Interrupt Control Registers
#define	INTERRUPT_CONTROL_BASE 0x40D00000

#define	ICIP	0x00
#define	ICMR	0x04
#define	ICLR	0x08
#define	ICFP	0x0C
#define	ICPR	0x10
#define	ICCR	0x14
#define	ICIP2	0x9C
#define	ICMR2	0xA0
#define	ICLR2	0xA4
#define	ICFP2	0xA8
#define	ICPR2	0xAC


#define	CLOCK_MANAGER_BASE 0x41340000


#define CCSR	__REG(0x41340000)  /* Core Clock Status Register */
#define OSCR	__REG(0x40A00010)  /* Core Clock Status Register */


/*
 * Power Manager - P320
 */
#define PMCR		__REG(0x40F50000)
#define PSR		__REG(0x40F50004)
#define PSPR		__REG(0x40F50008)
#define PCFR		__REG(0x40F5000C)
#define PWER	__REG(0x40F50010)
#define PWSR	__REG(0x40F50014)
#define PECR		__REG(0x40F50018)
#define CSER		__REG(0x40F5001C)
#define DCSR		__REG(0x40F50080)
#define JCONR	__REG(0x40F50084)
#define PVCR		__REG(0x40F50100)
#define CSVCR	__REG(0x40F50104)
#define CSVCCR	__REG(0x40F50108)

#define ASCR		__REG(0x40F40000)
#define ARSR		__REG(0x40F40004)
#define AD3ER	__REG(0x40F40008)
#define AD3SR	__REG(0x40F4000C)

/*
 * Core Clock - P320
 */

#define ACCR		__REG(0x41340000)  /* Application Subsystem Clock Configuration Register */
#define ACSR		__REG(0x41340004)  /* Application Subsystem Clock Status Register */
#define AICSR	__REG(0x41340008)  /* Interrupt Control/Status Register */
#define CKENA	__REG(0x4134000C)  /* CKEN register A */
#define CKENB	__REG(0x41340010)  /* CKEN register B */
#define AC97_DIV __REG(0x41340014)  /* AC97 clock divisor value register */
#define OSCC		__REG(0x41350000)  /* Oscillator Configuration Register */
#define CKENA_1_LCD     	(1 << 1)        /* TFT_LCD Clock Enable */
#define CKENA_USB		(1 << 2)		/* USB Host Clock Enable */
#define CKENA_4_DFC     	(1 << 4)        /* NAND flash Controller Clock Enable */
#define CKENB_6_IRQ		(1 << 6)	/* Interrupt Controller Clock Enable */
#define CKENA_8_DMC	(1 << 8)	/* Dynamic Memory Controller Clock Enable */
#define CKENA_9_SMC	(1 << 9)	/* Static Memory Controller Clock Enable */
#define CKENA_10_SRAM	(1 << 10)       /* SRAM Unit Clock Enable */
#define CKENA_21_BTUART	(1 << 21)	/* BTUART Unit Clock Enable */
#define CKENA_22_FFUART	(1 << 22)	/* FFUART Unit Clock Enable */
#define CKENA_23_STUART	(1 << 22)	/* STUART Unit Clock Enable */



//GPIO registers
#define GPIO_BASE   0x40E00000
#define GPLR0	0x000
#define GPLR1	0x004
#define GPLR2	0x008
#define GPDR0	0x00C
#define GPDR1	0x010
#define GPDR2	0x014
#define GPSR0	0x018
#define GPSR1	0x01C
#define GPSR2	0x020
#define GPCR0	0x024
#define GPCR1	0x028
#define GPCR2	0x02C
#define GRER0	0x030
#define GRER1	0x034
#define GRER2	0x038
#define GFER0	0x03C
#define GFER1	0x040
#define GFER2	0x044
#define GDER0	0x048
#define GDER1	0x04C
#define GDER2	0x050
//#define GAFR0L	0x054
//#define GAFR0U	0x058
//#define GAFR1L	0x05C
//#define GAFR1U	0x060
//#define GAFR2L	0x064
//#define GAFR2U	0x068
#define GPLR3	0x100
#define GPDR3	0x10C
#define GPSR3	0x118
#define GPCR3	0x124
#define GRER3	0x130
#define GFER3	0x13C
#define GEDR3	0x148
//#define GAFR3L	0x06C
//#define GAFR3U	0x070

//Memory Control Registers
#define MSC0			__REG(0x4A000008)
#define MSC1			__REG(0x4A00000C)

#define MEMCLKCFG	__REG(0x4A000068) 
#define CSADRCFG0	__REG(0x4A000080) 
#define CSADRCFG1	__REG(0x4A000084) 
#define CSADRCFG2	__REG(0x4A000088)
#define CSADRCFG3	__REG(0x4A00008C)
#define CSADRCFGP	__REG(0x4A000090)

/*
 * Dynamic Memory controller
 */
#define MDCNFG		__REG(0x48100000)
#define MDREFR		__REG(0x48100004)
#define FLYCNFG		__REG(0x48100020)
#define MDMRS		__REG(0x48100040)
#define DDR_SCAL	__REG(0x48100050)
#define DDR_HCAL	__REG(0x48100060)
#define DDR_WCAL	__REG(0x48100068)
#define EMPI			__REG(0x48100090)
#define RCOMP		__REG(0x48100100)




#define APPS_PAD_BASE   	0x40E10000
#define GPIO0_MFPR      		(APPS_PAD_BASE + 0x0124)
#define GPIO1_MFPR      		(APPS_PAD_BASE + 0x0128)
#define GPIO2_MFPR      		(APPS_PAD_BASE + 0x012C)
#define GPIO3_MFPR      		(APPS_PAD_BASE + 0x0130)
#define GPIO4_MFPR      		(APPS_PAD_BASE + 0x0134)
#define PIN_nCS3       			GPIO4_MFPR
#define PIN_DF_ADDR0_MFPR       (APPS_PAD_BASE + 0x023C)
#define PIN_DF_ADDR1_MFPR       (APPS_PAD_BASE + 0x0240)
#define PIN_DF_ADDR2_MFPR       (APPS_PAD_BASE + 0x0244)
#define PIN_DF_ADDR3_MFPR       (APPS_PAD_BASE + 0x0248)
#define PIN_DF_CLE_nOE_MFPR     (APPS_PAD_BASE + 0x0204)
#define PIN_DF_INT_RnB_MFPR     (APPS_PAD_BASE + 0x0220)
#define PIN_DF_IO0_MFPR         (APPS_PAD_BASE + 0x024C)
#define PIN_DF_IO1_MFPR         (APPS_PAD_BASE + 0x0254)
#define PIN_DF_IO2_MFPR         (APPS_PAD_BASE + 0x025C)
#define PIN_DF_IO3_MFPR         (APPS_PAD_BASE + 0x0264)
#define PIN_DF_IO4_MFPR         (APPS_PAD_BASE + 0x026C)
#define PIN_DF_IO5_MFPR         (APPS_PAD_BASE + 0x0274)
#define PIN_DF_IO6_MFPR         (APPS_PAD_BASE + 0x027C)
#define PIN_DF_IO7_MFPR         (APPS_PAD_BASE + 0x0284)
#define PIN_DF_IO8_MFPR         (APPS_PAD_BASE + 0x0250)
#define PIN_DF_IO9_MFPR         (APPS_PAD_BASE + 0x0258)
#define PIN_DF_IO10_MFPR        (APPS_PAD_BASE + 0x0260)
#define PIN_DF_IO11_MFPR        (APPS_PAD_BASE + 0x0268)
#define PIN_DF_IO12_MFPR        (APPS_PAD_BASE + 0x0270)
#define PIN_DF_IO13_MFPR        (APPS_PAD_BASE + 0x0278)
#define PIN_DF_IO14_MFPR        (APPS_PAD_BASE + 0x0280)
#define PIN_DF_IO15_MFPR        (APPS_PAD_BASE + 0x0288)
#define PIN_DF_SCLK_E_MFPR      (APPS_PAD_BASE + 0x0210)
#define PIN_DF_SCLK_S_MFPR      (APPS_PAD_BASE + 0x020C)
#define PIN_DF_nADV1_ALE_MFPR   (APPS_PAD_BASE + 0x0208)
#define PIN_DF_nADV2_ALE_MFPR   (APPS_PAD_BASE + 0x021C)
#define PIN_DF_nCS0_MFPR        (APPS_PAD_BASE + 0x0224)
#define PIN_DF_nCS1_MFPR        (APPS_PAD_BASE + 0x0228)
#define PIN_DF_nRE_nOE_MFPR     (APPS_PAD_BASE + 0x0230)
#define PIN_DF_nWE_MFPR    	(APPS_PAD_BASE + 0x022C)
#define PIN_nBE0_MFPR           (APPS_PAD_BASE + 0x0214)
#define PIN_nBE1_MFPR           (APPS_PAD_BASE + 0x0218)
#define PIN_nLLA_MFPR           (APPS_PAD_BASE + 0x0238)
#define PIN_nLUA_MFPR           (APPS_PAD_BASE + 0x0234)
#define PIN_nXCVREN_MFPR   	(APPS_PAD_BASE + 0x0138)
#define GPIO5_MFPR      		(APPS_PAD_BASE + 0x028C)
#define GPIO6_MFPR      		(APPS_PAD_BASE + 0x0290)
#define GPIO7_MFPR      		(APPS_PAD_BASE + 0x0294)
#define GPIO8_MFPR      		(APPS_PAD_BASE + 0x0298)
#define GPIO9_MFPR      		(APPS_PAD_BASE + 0x029C)
#define GPIO10_MFPR     		(APPS_PAD_BASE + 0x0458)
#define GPIO11_MFPR     		(APPS_PAD_BASE + 0x02A0)
#define GPIO12_MFPR     		(APPS_PAD_BASE + 0x02A4)
#define GPIO13_MFPR     		(APPS_PAD_BASE + 0x02A8)
#define GPIO14_MFPR     		(APPS_PAD_BASE + 0x02AC)
#define GPIO15_MFPR     		(APPS_PAD_BASE + 0x02B0)
#define GPIO16_MFPR     		(APPS_PAD_BASE + 0x02B4)
#define GPIO17_MFPR     		(APPS_PAD_BASE + 0x02B8)
#define GPIO18_MFPR     		(APPS_PAD_BASE + 0x02BC)
#define GPIO19_MFPR     		(APPS_PAD_BASE + 0x02C0)
#define GPIO20_MFPR     		(APPS_PAD_BASE + 0x02C4)
#define GPIO21_MFPR     		(APPS_PAD_BASE + 0x02C8)
#define GPIO22_MFPR     		(APPS_PAD_BASE + 0x02CC)
#define GPIO23_MFPR     		(APPS_PAD_BASE + 0x02D0)
#define GPIO24_MFPR     		(APPS_PAD_BASE + 0x02D4)
#define GPIO25_MFPR     		(APPS_PAD_BASE + 0x02D8)
#define GPIO26_MFPR     		(APPS_PAD_BASE + 0x02DC)
#define GPIO27_MFPR     		(APPS_PAD_BASE + 0x0400)
#define GPIO28_MFPR     		(APPS_PAD_BASE + 0x0404)
#define GPIO29_MFPR     		(APPS_PAD_BASE + 0x0408)
#define GPIO30_MFPR     		(APPS_PAD_BASE + 0x040C)
#define GPIO31_MFPR     		(APPS_PAD_BASE + 0x0410)
#define GPIO32_MFPR     		(APPS_PAD_BASE + 0x0414)
#define GPIO33_MFPR     		(APPS_PAD_BASE + 0x0418)
#define GPIO34_MFPR     		(APPS_PAD_BASE + 0x041C)
#define GPIO35_MFPR     		(APPS_PAD_BASE + 0x0420)
#define GPIO36_MFPR     		(APPS_PAD_BASE + 0x0424)
#define GPIO37_MFPR     		(APPS_PAD_BASE + 0x0428)
#define GPIO38_MFPR     		(APPS_PAD_BASE + 0x042C)
#define GPIO39_MFPR     		(APPS_PAD_BASE + 0x0430)
#define GPIO40_MFPR     		(APPS_PAD_BASE + 0x0434)
#define GPIO41_MFPR     		(APPS_PAD_BASE + 0x0438)
#define GPIO42_MFPR     		(APPS_PAD_BASE + 0x043C)
#define GPIO43_MFPR     		(APPS_PAD_BASE + 0x0440)
#define GPIO44_MFPR     		(APPS_PAD_BASE + 0x0444)
#define GPIO45_MFPR     		(APPS_PAD_BASE + 0x0448)
#define GPIO46_MFPR     		(APPS_PAD_BASE + 0x044C)
#define GPIO47_MFPR     		(APPS_PAD_BASE + 0x0450)
#define GPIO48_MFPR     		(APPS_PAD_BASE + 0x0454)
#define GPIO49_MFPR     		(APPS_PAD_BASE + 0x045C)
#define GPIO50_MFPR     		(APPS_PAD_BASE + 0x0460)
#define GPIO51_MFPR     		(APPS_PAD_BASE + 0x0464)
#define GPIO52_MFPR     		(APPS_PAD_BASE + 0x0468)
#define GPIO53_MFPR     		(APPS_PAD_BASE + 0x046C)
#define GPIO54_MFPR     		(APPS_PAD_BASE + 0x0470)
#define GPIO55_MFPR     		(APPS_PAD_BASE + 0x0474)
#define GPIO56_MFPR     		(APPS_PAD_BASE + 0x0478)
#define GPIO57_MFPR     		(APPS_PAD_BASE + 0x047C)
#define GPIO58_MFPR     		(APPS_PAD_BASE + 0x0480)
#define GPIO59_MFPR     		(APPS_PAD_BASE + 0x0484)
#define GPIO60_MFPR     		(APPS_PAD_BASE + 0x0488)
#define GPIO61_MFPR     		(APPS_PAD_BASE + 0x048C)
#define GPIO62_MFPR     		(APPS_PAD_BASE + 0x0490)
#define GPIO63_MFPR     		(APPS_PAD_BASE + 0x04B4)
#define GPIO64_MFPR     		(APPS_PAD_BASE + 0x04B8)
#define GPIO65_MFPR     		(APPS_PAD_BASE + 0x04BC)
#define GPIO66_MFPR     		(APPS_PAD_BASE + 0x04C0)
#define GPIO67_MFPR     		(APPS_PAD_BASE + 0x04C4)
#define GPIO68_MFPR     		(APPS_PAD_BASE + 0x04C8)
#define GPIO69_MFPR     		(APPS_PAD_BASE + 0x04CC)
#define GPIO70_MFPR     		(APPS_PAD_BASE + 0x04D0)
#define GPIO71_MFPR     		(APPS_PAD_BASE + 0x04D4)
#define GPIO72_MFPR     		(APPS_PAD_BASE + 0x04D8)
#define GPIO73_MFPR     		(APPS_PAD_BASE + 0x04DC)
#define GPIO74_MFPR     		(APPS_PAD_BASE + 0x04F0)
#define GPIO75_MFPR     		(APPS_PAD_BASE + 0x04F4)
#define GPIO76_MFPR     		(APPS_PAD_BASE + 0x04F8)
#define GPIO77_MFPR     		(APPS_PAD_BASE + 0x04FC)
#define GPIO78_MFPR     		(APPS_PAD_BASE + 0x0500)
#define GPIO79_MFPR     		(APPS_PAD_BASE + 0x0504)
#define GPIO80_MFPR     		(APPS_PAD_BASE + 0x0508)
#define GPIO81_MFPR     		(APPS_PAD_BASE + 0x050C)
#define GPIO82_MFPR     		(APPS_PAD_BASE + 0x0510)
#define GPIO83_MFPR     		(APPS_PAD_BASE + 0x0514)
#define GPIO84_MFPR     		(APPS_PAD_BASE + 0x0518)
#define GPIO85_MFPR     		(APPS_PAD_BASE + 0x051C)
#define GPIO86_MFPR     		(APPS_PAD_BASE + 0x0520)
#define GPIO87_MFPR     		(APPS_PAD_BASE + 0x0524)
#define GPIO88_MFPR     		(APPS_PAD_BASE + 0x0528)
#define GPIO89_MFPR     		(APPS_PAD_BASE + 0x052C)
#define GPIO90_MFPR     		(APPS_PAD_BASE + 0x0530)
#define GPIO91_MFPR     		(APPS_PAD_BASE + 0x0534)
#define GPIO92_MFPR     		(APPS_PAD_BASE + 0x0538)
#define GPIO93_MFPR     		(APPS_PAD_BASE + 0x053C)
#define GPIO94_MFPR     		(APPS_PAD_BASE + 0x0540)
#define GPIO95_MFPR     		(APPS_PAD_BASE + 0x0544)
#define GPIO96_MFPR     		(APPS_PAD_BASE + 0x0548)
#define GPIO97_MFPR     		(APPS_PAD_BASE + 0x054C)
#define GPIO98_MFPR     		(APPS_PAD_BASE + 0x0550)
#define GPIO99_MFPR     		(APPS_PAD_BASE + 0x0600)
#define GPIO100_MFPR    		(APPS_PAD_BASE + 0x0604)
#define GPIO101_MFPR    		(APPS_PAD_BASE + 0x0608)
#define GPIO102_MFPR    		(APPS_PAD_BASE + 0x060C)
#define GPIO103_MFPR    		(APPS_PAD_BASE + 0x0610)
#define GPIO104_MFPR    		(APPS_PAD_BASE + 0x0614)
#define GPIO105_MFPR    		(APPS_PAD_BASE + 0x0618)
#define GPIO106_MFPR    		(APPS_PAD_BASE + 0x061C)
#define GPIO107_MFPR    		(APPS_PAD_BASE + 0x0620)
#define GPIO108_MFPR    		(APPS_PAD_BASE + 0x0624)
#define GPIO109_MFPR    		(APPS_PAD_BASE + 0x0628)
#define GPIO110_MFPR    		(APPS_PAD_BASE + 0x062C)
#define GPIO111_MFPR    		(APPS_PAD_BASE + 0x0630)
#define GPIO112_MFPR    		(APPS_PAD_BASE + 0x0634)
#define GPIO113_MFPR    		(APPS_PAD_BASE + 0x0638)
#define GPIO114_MFPR    		(APPS_PAD_BASE + 0x063C)
#define GPIO115_MFPR    		(APPS_PAD_BASE + 0x0640)
#define GPIO116_MFPR    		(APPS_PAD_BASE + 0x0644)
#define GPIO117_MFPR    		(APPS_PAD_BASE + 0x0648)
#define GPIO118_MFPR    		(APPS_PAD_BASE + 0x064C)
#define GPIO119_MFPR    		(APPS_PAD_BASE + 0x0650)
#define GPIO120_MFPR    		(APPS_PAD_BASE + 0x0654)
#define GPIO121_MFPR    		(APPS_PAD_BASE + 0x0658)
#define GPIO122_MFPR    		(APPS_PAD_BASE + 0x065C)
#define GPIO123_MFPR    		(APPS_PAD_BASE + 0x0660)
#define GPIO124_MFPR    		(APPS_PAD_BASE + 0x0664)
#define GPIO125_MFPR    		(APPS_PAD_BASE + 0x0668)
#define GPIO126_MFPR    		(APPS_PAD_BASE + 0x066C)
#define GPIO127_MFPR    		(APPS_PAD_BASE + 0x0670)
#define GPIO0_2_MFPR    		(APPS_PAD_BASE + 0x0674)        // MFPR for GPIO0_2
#define GPIO1_2_MFPR    		(APPS_PAD_BASE + 0x0678)        // MFPR for GPIO1_2
#define GPIO2_2_MFPR    		(APPS_PAD_BASE + 0x067C)        // MFPR for GPIO2_2
#define GPIO3_2_MFPR    		(APPS_PAD_BASE + 0x0680)        // MFPR for GPIO3_2
#define GPIO4_2_MFPR    		(APPS_PAD_BASE + 0x0684)        // MFPR for GPIO4_2
#define GPIO5_2_MFPR    		(APPS_PAD_BASE + 0x0688)        // MFPR for GPIO5_2
#define GPIO6_2_MFPR    		(APPS_PAD_BASE + 0x0494)        // MFPR for GPIO6_2
#define GPIO7_2_MFPR    		(APPS_PAD_BASE + 0x0498)        // MFPR for GPIO7_2
#define GPIO8_2_MFPR    		(APPS_PAD_BASE + 0x049C)        // MFPR for GPIO8_2
#define GPIO9_2_MFPR    		(APPS_PAD_BASE + 0x04A0)        // MFPR for GPIO9_2
#define GPIO10_2_MFPR    	(APPS_PAD_BASE + 0x04A4)        // MFPR for GPIO10_2
#define GPIO11_2_MFPR    	(APPS_PAD_BASE + 0x04A8)        // MFPR for GPIO11_2
#define GPIO12_2_MFPR    	(APPS_PAD_BASE + 0x04AC)        // MFPR for GPIO12_2
#define GPIO13_2_MFPR    	(APPS_PAD_BASE + 0x04B0)        // MFPR for GPIO13_2
#define GPIO14_2_MFPR    	(APPS_PAD_BASE + 0x04E0)        // MFPR for GPIO14_2
#define GPIO15_2_MFPR    	(APPS_PAD_BASE + 0x04E4)        // MFPR for GPIO15_2
#define GPIO16_2_MFPR    	(APPS_PAD_BASE + 0x04E8)        // MFPR for GPIO16_2
#define GPIO17_2_MFPR    	(APPS_PAD_BASE + 0x04EC)        // MFPR for GPIO17_2


#define GPIO_IN                 0x00000000 /* Output direction */
#define GPIO_OUT                0x80000000 /* Input direction */
#define MFPR_PS                 0x40000000 /* MFPR bit 14: pull_sel */
#define MFPR_PUE                0x20000000 /* MFPR bit 13: pullup_en */
#define MFPR_PDE                0x10000000 /* MFPR bit 12: pulldown_en */
#define MFPR_DF1                0x00000000 /* MFPR bit 11-9: drive, fast 1ma */
#define MFPR_DF2                0x02000000 /* MFPR bit 11-9: drive, fast 2ma */
#define MFPR_DF3                0x04000000 /* MFPR bit 11-9: drive, fast 3ma */
#define MFPR_DF4                0x06000000 /* MFPR bit 11-9: drive, fast 4ma */
#define MFPR_DS6                0x08000000 /* MFPR bit 11-9: drive, slow 6ma */
#define MFPR_DF6                0x0a000000 /* MFPR bit 11-9: drive, fast 6ma */
#define MFPR_DS10               0x0c000000 /* MFPR bit 11-9: drive, slow 10ma */
#define MFPR_DF10               0x0e000000 /* MFPR bit 11-9: drive, fast 10ma */
#define MFPR_SS                 0x01000000 /* MFPR bit 8: sleep_sel */
#define MFPR_SD                 0x00800000 /* MFPR bit 7: sleep_data */
#define MFPR_SE                 0x00400000 /* MFPR bit 6: sleep_oe */
#define MFPR_EC                 0x00200000 /* MFPR bit 5: edge_clear */
#define MFPR_EF                 0x00100000 /* MFPR bit 4: edge_fall_en */
#define MFPR_ER                 0x00080000 /* MFPR bit 3: edge_rise_en */
#define MFPR_ALT0               0x00000000 /* MFPR bit 2-0: alternate function 0 */
#define MFPR_ALT1               0x00010000 /* MFPR bit 2-0: alternate function 1 */
#define MFPR_ALT2               0x00020000 /* MFPR bit 2-0: alternate function 2 */
#define MFPR_ALT3               0x00030000 /* MFPR bit 2-0: alternate function 3 */
#define MFPR_ALT4               0x00040000 /* MFPR bit 2-0: alternate function 4 */
#define MFPR_ALT5               0x00050000 /* MFPR bit 2-0: alternate function 5 */
#define MFPR_ALT6               0x00060000 /* MFPR bit 2-0: alternate function 6 */
#define MFPR_ALT7               0x00070000 /* MFPR bit 2-0: alternate function 7 */
#define GPIO_MD_MASK_NR         0x0000ffff
#define GPIO_MD_MASK_MFPR       0x7fff0000
#define GPIO_MD_MASK_DIR        0x80000000
#define GPIO_MD_SHIFT_NR        0
#define GPIO_MD_SHIFT_MFPR      16
#define GPIO_MD_SHIFT_DIR       31

/* Multi GPIO Modes (127 GPIOs with up to 8 alt functions) */

#define GPIO0_GPIO_MBREQ        (0|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO1_DMEM_MBGNT_R      (1|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO2_SMEM_DF_RDY       (2|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO3_SMEM_NCS_XR_2     (3|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO4_SMEM_NCS_XR_3     (4|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO5_MSHC2_SDIO_OUT    (5|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO5_MSHC2_SDIO_IN     (5|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO6_MSHC2_BS  (6|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO7_MSHC2_SCLK        (7|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO10_UTM_CLK  (10|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO11_PWM0_OUT (11|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO12_PW_OUT   (12|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO13_PWM2_OUT (13|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO14_PWM3_OUT (14|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO15_USIM_UVS0        (15|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO16_USIM_UVS1        (16|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO17_USIM_UVS2        (17|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO18_CORE_UIO_IN      (18|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO19_PM_USIM_CARD_STATUS      (19|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO20_USIM_UCLK        (20|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO21_USIM_URST        (21|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO24_CORE_SCIO_IN     (24|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO25_PM_SC_CARD_STATUS        (25|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO26_SC_UCLK  (26|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO27_SC_URST  (27|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO30_ICP_RX_DATA      (30|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO31_ICP_TX_DATA      (31|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO32_I2C_SCL_IN       (32|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO33_I2C_SDA_IN       (33|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO34_CLK_AC97_SYS     (34|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO35_AC97_SDATA_IN0   (35|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO36_AC97_SDATA_IN1   (36|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO37_AC97_SDATA_OUT   (37|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO38_AC97_SYNC_OUT    (38|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO39_CLK_AC97_BIT     (39|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO40_AC97_RESET_N_OUT (40|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO41_U2D_PHYDATAIN_0  (41|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO41_UTM_PHYDATAOUT_0 (41|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO42_U2D_PHYDATAIN_1  (42|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO42_UTM_PHYDATAOUT_1 (42|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO43_U2D_PHYDATAIN_2  (43|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO43_UTM_PHYDATAOUT_2 (43|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO44_U2D_PHYDATAIN_3  (44|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO44_UTM_PHYDATAOUT_3 (44|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO45_U2D_PHYDATAIN_4  (45|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO45_UTM_PHYDATAOUT_4 (45|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO46_U2D_PHYDATAIN_5  (46|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO46_UTM_PHYDATAOUT_5 (46|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO47_U2D_PHYDATAIN_6  (47|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO47_UTM_PHYDATAOUT_6 (47|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO48_U2D_PHYDATAIN_7  (48|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO48_UTM_PHYDATAOUT_7 (48|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO49_U2D_PHYDATAIN_0  (49|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO49_UTM_PHYDATAOUT_0 (49|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO50_U2D_PHYDATAIN_1  (50|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO50_UTM_PHYDATAOUT_1 (50|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO51_U2D_PHYDATAIN_2  (51|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO51_UTM_PHYDATAOUT_2 (51|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO52_U2D_PHYDATAIN_3  (52|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO52_UTM_PHYDATAOUT_3 (52|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO53_U2D_PHYDATAIN_4  (53|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO53_UTM_PHYDATAOUT_4 (53|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO54_U2D_PHYDATAIN_5  (54|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO54_UTM_PHYDATAOUT_5 (54|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO55_U2D_PHYDATAIN_6  (55|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO55_UTM_PHYDATAOUT_6 (55|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO56_U2D_PHYDATAIN_7  (56|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO56_UTM_PHYDATAOUT_7 (56|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO57_CI_DD_8  (57|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO58_CI_DD_9  (58|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO59_UTM_RXACTIVE     (59|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO60_U2D_RXERROR      (60|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO61_U2D_OPMODE_0     (61|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO62_U2D_OPMODE_1     (62|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO63_LCD_LDD_8_OUT    (63|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO63_LCD_LDD_8_IN     (63|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO64_LCD_LDD_9_OUT    (64|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO64_LCD_LDD_9_IN     (64|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO65_LCD_LDD_10_OUT   (65|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO65_LCD_LDD_10_IN    (65|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO66_LCD_LDD_11_OUT   (66|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO66_LCD_LDD_11_IN    (66|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO67_LCD_LDD_12_OUT   (67|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO67_LCD_LDD_12_IN    (67|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO68_LCD_LDD_13_OUT   (68|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO68_LCD_LDD_13_IN    (68|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO69_LCD_LDD_14_OUT   (69|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO69_LCD_LDD_14_IN    (69|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO70_LCD_LDD_15_OUT   (70|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO70_LCD_LDD_15_IN    (70|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO71_LCD_LDD_16_OUT   (71|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO71_LCD_LDD_16_IN    (71|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO72_LCD_LDD_17_OUT   (72|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO72_LCD_LDD_17_IN    (72|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO74_U2D_RESET        (74|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO75_MSL2_DAT_OUT_0   (75|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO75_MSL2_DAT_IN_0    (75|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO76_MSL2_DAT_OUT_1   (76|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO76_MSL2_DAT_IN_1    (76|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO77_MSL2_DAT_OUT_2   (77|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO77_MSL2_DAT_IN_2    (77|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO78_MSL2_DAT_OUT_3   (78|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO78_MSL2_DAT_IN_3    (78|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO79_MSL2_CLK_OUT     (79|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO79_MSL2_IB_CLK      (79|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO80_MSL2_STB_OUT     (80|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO80_MSL2_STB_IN      (80|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO81_MSL2_WAIT_OUT    (81|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO81_MSL2_WAIT_IN     (81|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO82_MSL2_REQ_OUT     (82|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO82_MSL2_REQ_IN      (82|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO83_SSP1_SCLK        (83|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO83_SSP1_SCLK_IN     (83|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO84_SSP1_SFRM        (84|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO84_SSP1_SFRM_IN     (84|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO85_SSP1_TXD (85|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO86_SSP1_RXD (86|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO87_SSP1_EXTCLK      (87|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO88_SSP1_SYSCLK      (88|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO89_SSP3_SCLK        (89|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO89_SSP3_SCLK_IN     (89|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO90_SSP3_SFRM        (90|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO90_SSP3_SFRM_IN     (90|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO91_SSP3_TXD (91|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO92_SSP3_RXD (92|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO93_SSP4_SCLK        (93|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO93_SSP4_SCLK_IN     (93|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO94_SSP4_SFRM        (94|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO94_SSP4_SFRM_IN     (94|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO95_SSP4_TXD (95|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO96_SSP4_RXD (96|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO97_FF_UART1_RXD     (97|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO98_FF_UART1_TXD     (98|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO99_FF_UART1_CTS     (99|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO100_FF_UART1_DCD    (100|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_SD|MFPR_ALT1)
#define GPIO101_FF_UART1_DSR    (101|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO102_FF_UART1_RI     (102|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO103_FF_UART1_DTR    (103|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO104_FF_UART1_RTS    (104|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO105_STD_UART3_CTS   (105|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO106_STD_UART3_RTS   (106|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO107_STD_UART3_TXD   (107|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO108_STD_UART3_RXD   (108|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO109_BT_UART2_RTS    (109|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO110_BT_UART2_RXD    (110|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO111_BT_UART2_TXD    (111|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO112_BT_UART2_CTS    (112|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO113_KP_MKIN_0       (113|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO114_KP_MKIN_1       (114|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO115_KP_MKIN_2       (115|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO116_KP_MKIN_3       (116|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO117_KP_MKIN_4       (117|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO118_KP_MKIN_5       (118|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO119_KP_MKIN_6       (119|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO120_KP_MKIN_7       (120|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO121_KP_MKOUT_0      (121|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO122_KP_MKOUT_1      (122|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO123_KP_MKOUT_2      (123|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO124_KP_MKOUT_3      (124|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO125_KP_MKOUT_4      (125|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO126_KP_MKOUT_5      (126|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO127_KP_MKOUT_6      (127|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)
#define GPIO133_KP_MKOUT_6      (133|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT1)

#define GPIO0_CC_DREQ   (0|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO1_DMEM_DVAL_XR      (1|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO5_MMC2_DAT_OUT_0    (5|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO5_MMC2_DAT_IN_0     (5|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO6_MMC2_DAT_OUT_1    (6|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO6_MMC2_DAT_IN_1     (6|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO7_MMC2_DAT_OUT_2    (7|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO7_MMC2_DAT_IN_2     (7|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO8_MMC2_DAT_OUT_3    (8|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO8_MMC2_DAT_IN_3     (8|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO11_EXT_SYNC_MVT_0   (11|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO12_EXT_SYNC_MVT_1   (12|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO13_OST_CHOUT_MVT_0  (13|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO14_OST_CHOUT_MVT_1  (14|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO30_STD_UART3_RXD    (30|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO31_STD_UART3_TXD    (31|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO32_AC97_SDATA_IN2   (32|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO33_AC97_SDATA_IN3   (33|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO35_SSP2_SCLK        (35|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO35_SSP2_SCLK_IN     (35|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO36_SSP2_SFRM        (36|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO36_SSP2_SFRM_IN     (36|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO37_SSP2_TXD (37|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO38_SSP2_RXD (38|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO39_SSP2_EXTCLK      (39|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO40_SSP2_SYSCLK      (40|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO41_FF_UART1_RXD     (41|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO42_FF_UART1_TXD     (42|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO43_FF_UART1_CTS     (43|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO44_FF_UART1_DCD     (44|GPIO_IN|MFPR_PDE|MFPR_DF10|MFPR_SD|MFPR_ALT2)
#define GPIO45_FF_UART1_DSR     (45|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO46_FF_UART1_RI      (46|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO47_FF_UART1_DTR     (47|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO48_FF_UART1_RTS     (48|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO49_U2D_PHYDATAIN_PF_0       (49|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO49_UTM_PHYDATAOUT_PF_0      (49|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO50_U2D_PHYDATAIN_PF_1       (50|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO50_UTM_PHYDATAOUT_PF_1      (50|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO51_U2D_PHYDATAIN_PF_2       (51|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO51_UTM_PHYDATAOUT_PF_2      (51|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO52_U2D_PHYDATAIN_PF_3       (52|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO52_UTM_PHYDATAOUT_PF_3      (52|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO53_U2D_PHYDATAIN_PF_4       (53|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO53_UTM_PHYDATAOUT_PF_4      (53|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO54_U2D_PHYDATAIN_PF_5       (54|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO54_UTM_PHYDATAOUT_PF_5      (54|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO55_U2D_PHYDATAIN_PF_6       (55|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO55_UTM_PHYDATAOUT_PF_6      (55|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO56_U2D_PHYDATAIN_PF_7       (56|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO56_UTM_PHYDATAOUT_PF_7      (56|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO58_UTM_RXVALID      (58|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO61_U2D_OPMODE_PF_0  (61|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO62_U2D_OPMODE_PF_1  (62|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO63_LCD_CS   (63|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO64_LCD_VSYNC        (64|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO69_SSP3_SCLK        (69|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO69_SSP3_SCLK_IN     (69|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO70_SSP3_SFRM        (70|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO70_SSP3_SFRM_IN     (70|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO71_SSP3_TXD (71|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO72_SSP3_RXD (72|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO73_LCD_CS   (73|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO74_LCD_VSYNC        (74|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO75_USB_P3_1_OUT     (75|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO75_USB_P3_1_IN      (75|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO76_USB_P3_2_OUT     (76|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO76_USB_P3_2_IN      (76|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO77_USB_P3_3_OUT     (77|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO77_USB_P3_3_IN      (77|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO78_USB_P3_4_OUT     (78|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO78_USB_P3_4_IN      (78|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO79_USB_P3_5_OUT     (79|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO79_USB_P3_5_IN      (79|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO80_USB_P3_6_OUT     (80|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO80_USB_P3_6_IN      (80|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO89_STD_UART3_CTS    (89|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO90_STD_UART3_RTS    (90|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO91_STD_UART3_TXD    (91|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO92_STD_UART3_RXD    (92|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO93_U2D_RESET        (93|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO94_U2D_XCVR_SELECT  (94|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO95_U2D_TERM_SELECT  (95|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO96_U2D_SUSPENDM     (96|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO97_USB_P2_2_OUT     (97|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO97_USB_P2_2_IN      (97|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO98_USB_P2_6_OUT     (98|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO98_USB_P2_6_IN      (98|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO99_USB_P2_1_OUT     (99|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO99_USB_P2_1_IN      (99|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO100_USB_P2_4_OUT    (100|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO100_USB_P2_4_IN     (100|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO101_USB_P2_8_OUT    (101|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO101_USB_P2_8_IN     (101|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO102_USB_P2_3_OUT    (102|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO102_USB_P2_3_IN     (102|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO103_USB_P2_5_OUT    (103|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO103_USB_P2_5_IN     (103|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO104_USB_P2_7_OUT    (104|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO104_USB_P2_7_IN     (104|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO105_KP_DKIN_0       (105|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO106_KP_DKIN_1       (106|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO107_KP_DKIN_2       (107|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO108_KP_DKIN_3       (108|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO109_KP_DKIN_4       (109|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO110_KP_DKIN_5       (110|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO111_KP_DKIN_6       (111|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO112_KP_DKIN_7       (112|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO113_KP_DKIN_0       (113|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO114_KP_DKIN_1       (114|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO115_KP_DKIN_2       (115|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO116_KP_DKIN_3       (116|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO117_KP_DKIN_4       (117|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO118_KP_DKIN_5       (118|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO119_KP_DKIN_6       (119|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO120_KP_DKIN_7       (120|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO121_KP_DKIN_6       (121|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO122_KP_DKIN_5       (122|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO123_KP_DKIN_4       (123|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO124_KP_DKIN_3       (124|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO125_KP_DKIN_2       (125|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO126_KP_DKIN_1       (126|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)
#define GPIO127_KP_DKIN_0       (127|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT2)

#define GPIO5_SMEM_DF_NPIOR     (5|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO6_SMEM_DF_NPIOW     (6|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO7_SMEM_DF_NIOIS16   (7|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO8_SMEM_DF_NPWAIT    (8|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO11_AC97_SDATA_IN2   (11|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO12_AC97_SDATA_IN3   (12|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO18_MSHC_SDIO_OUT    (18|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO18_MSHC_SDIO_IN     (18|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO19_MSHC_BS  (19|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO20_MSHC_SCLK        (20|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO24_MSHC2_SDIO_OUT   (24|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO24_MSHC2_SDIO_IN    (24|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO25_MSHC2_BS (25|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO26_MSHC2_SCLK       (26|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO30_CLK_MMC2 (30|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO31_MMC2_CMD_OUT     (31|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO31_MMC2_CMD_IN      (31|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO34_UTM_RXVALID      (34|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO35_UTM_RXACTIVE     (35|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO36_U2D_RXERROR      (36|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO37_U2D_OPMODE_0     (37|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO38_U2D_OPMODE_1     (38|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO39_U2D_TXVALID      (39|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO40_UTM_TXREADY      (40|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO41_U2D_PHYDATAIN_PF_0       (41|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO41_UTM_PHYDATAOUT_PF_0      (41|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO42_U2D_PHYDATAIN_PF_1       (42|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO42_UTM_PHYDATAOUT_PF_1      (42|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO43_U2D_PHYDATAIN_PF_2       (43|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO43_UTM_PHYDATAOUT_PF_2      (43|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO44_U2D_PHYDATAIN_PF_3       (44|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO44_UTM_PHYDATAOUT_PF_3      (44|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO45_U2D_PHYDATAIN_PF_4       (45|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO45_UTM_PHYDATAOUT_PF_4      (45|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO46_U2D_PHYDATAIN_PF_5       (46|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO46_UTM_PHYDATAOUT_PF_5      (46|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO47_U2D_PHYDATAIN_PF_6       (47|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO47_UTM_PHYDATAOUT_PF_6      (47|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO48_U2D_PHYDATAIN_PF_7       (48|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO48_UTM_PHYDATAOUT_PF_7      (48|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO65_U2D_XCVR_SELECT  (65|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO66_U2D_TERM_SELECT  (66|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO67_U2D_SUSPENDM     (67|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO68_UTM_LINESTATE_0  (68|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO69_UTM_LINESTATE_1  (69|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO70_U2D_TXVALID      (70|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO71_UTM_TXREADY      (71|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO75_U2D_PHYDATAIN_0  (75|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO75_UTM_PHYDATAOUT_0 (75|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO76_U2D_PHYDATAIN_1  (76|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO76_UTM_PHYDATAOUT_1 (76|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO77_U2D_PHYDATAIN_2  (77|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO77_UTM_PHYDATAOUT_2 (77|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO78_U2D_PHYDATAIN_3  (78|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO78_UTM_PHYDATAOUT_3 (78|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO79_U2D_PHYDATAIN_4  (79|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO79_UTM_PHYDATAOUT_4 (79|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO80_U2D_PHYDATAIN_5  (80|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO80_UTM_PHYDATAOUT_5 (80|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO81_U2D_PHYDATAIN_6  (81|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO81_UTM_PHYDATAOUT_6 (81|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO82_U2D_PHYDATAIN_7  (82|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO82_UTM_PHYDATAOUT_7 (82|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO83_KP_DKIN_0        (83|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO84_KP_DKIN_1        (84|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO85_KP_DKIN_2        (85|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO86_KP_DKIN_3        (86|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO90_UTM_LINESTATE_0  (90|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO91_UTM_LINESTATE_1  (91|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO94_U2D_XCVR_SELECT_PF       (94|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO95_U2D_TERM_SELECT_PF       (95|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO98_U2D_RESET        (98|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO99_U2D_XCVR_SELECT  (99|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO100_U2D_TERM_SELECT (100|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO101_U2D_SUSPENDM    (101|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO102_UTM_LINESTATE_0 (102|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO103_UTM_LINESTATE_1 (103|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO105_STD_UART3_RTS   (105|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO106_STD_UART3_CTS   (106|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO107_STD_UART3_RXD   (107|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO108_STD_UART3_TXD   (108|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO109_BT_UART2_CTS    (109|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO110_BT_UART2_TXD    (110|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO111_BT_UART2_RXD    (111|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT3)
#define GPIO112_BT_UART2_RTS    (112|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT3)

#define GPIO5_MMC_DAT_OUT_0     (5|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO5_MMC_DAT_IN_0      (5|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO6_MMC_DAT_OUT_1     (6|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO6_MMC_DAT_IN_1      (6|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO7_MMC_DAT_OUT_2     (7|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO7_MMC_DAT_IN_2      (7|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO8_MMC_DAT_OUT_3     (8|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO8_MMC_DAT_IN_3      (8|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO14_SR_RTC_HZ_CLOCK_TIMER_MVT        (14|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO18_MMC_DAT_OUT_0    (18|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO18_MMC_DAT_IN_0     (18|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO19_MMC_DAT_OUT_1    (19|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO19_MMC_DAT_IN_1     (19|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO20_MMC_DAT_OUT_2    (20|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO20_MMC_DAT_IN_2     (20|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO21_MMC_DAT_OUT_3    (21|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO21_MMC_DAT_IN_3     (21|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO22_CLK_MMC  		(22|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO23_MMC_CMD_OUT      (23|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO23_MMC_CMD_IN       (23|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO24_MMC2_DAT_OUT_0   (24|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO24_MMC2_DAT_IN_0    (24|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO25_MMC2_DAT_OUT_1   (25|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO25_MMC2_DAT_IN_1    (25|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO26_MMC2_DAT_OUT_2   (26|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO26_MMC2_DAT_IN_2    (26|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO27_MMC2_DAT_OUT_3   (27|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO27_MMC2_DAT_IN_3    (27|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO28_CLK_MMC2 		(28|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO29_MMC2_CMD_OUT     (29|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO29_MMC2_CMD_IN      (29|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO30_CLK_MMC  		(30|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO31_MMC_CMD_OUT      (31|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO31_MMC_CMD_IN       (31|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO37_U2D_OPMODE_PF_0  (37|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO38_U2D_OPMODE_PF_1  (38|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO39_U2D_TXVALID_PF   (39|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO41_FF_UART1_TXD     (41|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO42_FF_UART1_RXD     (42|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO43_FF_UART1_RTS     (43|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO45_FF_UART1_DTR     (45|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO47_FF_UART1_DSR     (47|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO48_FF_UART1_CTS     (48|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO65_MSL2_DAT_OUT_0   (65|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO65_MSL2_DAT_IN_0    (65|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO66_MSL2_DAT_OUT_1   (66|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO66_MSL2_DAT_IN_1    (66|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO67_MSL2_DAT_OUT_2   (67|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO67_MSL2_DAT_IN_2    (67|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO68_MSL2_DAT_OUT_3   (68|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO68_MSL2_DAT_IN_3    (68|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO69_MSL2_CLK_OUT     (69|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO69_MSL2_IB_CLK      (69|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO70_MSL2_STB_OUT     (70|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO70_MSL2_STB_IN      (70|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO71_MSL2_WAIT_OUT    (71|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO71_MSL2_WAIT_IN     (71|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO72_MSL2_REQ_OUT     (72|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO72_MSL2_REQ_IN      (72|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO75_MMC2_DAT_OUT_0   (75|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO75_MMC2_DAT_IN_0    (75|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO76_MMC2_DAT_OUT_1   (76|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO76_MMC2_DAT_IN_1    (76|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO77_MMC2_DAT_OUT_2   (77|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO77_MMC2_DAT_IN_2    (77|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO78_MMC2_DAT_OUT_3   (78|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO78_MMC2_DAT_IN_3    (78|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO79_CLK_MMC2 		(79|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO80_MMC2_CMD_OUT     (80|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO80_MMC2_CMD_IN      (80|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO83_MSL_IB_DAT_1     (83|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO84_MSL_IB_DAT_2     (84|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO85_MSL_IB_DAT_3     (85|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO86_MSL_OB_DAT_1     (86|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO87_MSL_OB_DAT_2     (87|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO88_MSL_OB_DAT_3     (88|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO89_STD_UART3_RTS    (89|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO90_STD_UART3_CTS    (90|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO91_STD_UART3_RXD    (91|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO92_STD_UART3_TXD    (92|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO97_USB_P2_6_OUT     (97|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO97_USB_P2_6_IN      (97|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO98_USB_P2_2_OUT     (98|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT4)
#define GPIO98_USB_P2_2_IN      (98|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT4)

#define GPIO6_MSHC_SDIO_OUT     (6|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO6_MSHC_SDIO_IN      (6|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO7_MSHC_BS   (7|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO8_MSHC_SCLK (8|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO14_OW_DQ_IN (14|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO31_CIR_OUT  (31|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO37_SSP2_RXD (37|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO38_SSP2_TXD (38|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO65_U2D_XCVR_SELECT_PF       (65|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO66_U2D_TERM_SELECT_PF       (66|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO70_U2D_TXVALID_PF   (70|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO71_SSP3_RXD (71|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO72_SSP3_TXD (72|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO75_MSHC2_SDIO_OUT   (75|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO75_MSHC2_SDIO_IN    (75|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO76_MSHC2_BS (76|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO77_MSHC2_SCLK       (77|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO83_U2D_TXVALID      (83|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO84_UTM_TXREADY      (84|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO85_UTM_RXVALID      (85|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO86_UTM_RXACTIVE     (86|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO87_U2D_RXERROR      (87|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO88_U2D_OPMODE_0     (88|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO91_SSP3_RXD (91|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO92_SSP3_TXD (92|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO95_SSP4_RXD (95|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO96_SSP4_TXD (96|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO99_U2D_XCVR_SELECT_PF       (99|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)
#define GPIO100_U2D_TERM_SELECT_PF      (100|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT5)

#define GPIO5_CORE_SCIO_IN      (5|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO6_PM_SC_CARD_STATUS (6|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO7_SC_UCLK   (7|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO8_SC_URST   (8|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO30_STD_UART3_TXD    (30|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO31_STD_UART3_RXD    (31|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO63_SR_CW_SLEEPDATA_MVT_8    (63|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO64_SR_CW_SLEEPDATA_MVT_9    (64|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO65_SR_CW_SLEEPDATA_MVT_10   (65|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO66_SR_CW_SLEEPDATA_MVT_11   (66|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO67_SR_CW_SLEEPDATA_MVT_12   (67|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO68_SR_CW_SLEEPDATA_MVT_13   (68|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO69_SR_CW_SLEEPDATA_MVT_14   (69|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO70_SR_CW_SLEEPDATA_MVT_15   (70|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO71_SR_CW_SLEEPDATA_MVT_16   (71|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO72_EXT_MATCH_IN_MVT (72|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO75_MSL_OB_DAT_0     (75|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO76_MSL_OB_CLK       (76|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO77_MSL_OB_STB       (77|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO78_MSL_OB_WAIT      (78|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO79_MSL_IB_DAT_0     (79|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO80_MSL_IB_CLK       (80|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO81_MSL_IB_STB       (81|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO82_MSL_IB_WAIT      (82|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO85_SSP1_RXD (85|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO86_SSP1_TXD (86|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO97_FF_UART1_TXD     (97|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO98_FF_UART1_RXD     (98|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO99_FF_UART1_RTS     (99|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO101_FF_UART1_DTR    (101|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO103_FF_UART1_DSR    (103|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)
#define GPIO104_FF_UART1_CTS    (104|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT6)

#define GPIO22_TEST_CLK_BYPASS_XSC_PLL  (22|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO63_MSLCD_OUT_DATA_MVT_8     (63|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO64_MSLCD_OUT_DATA_MVT_9     (64|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO65_MSLCD_OUT_DATA_MVT_10    (65|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO66_MSLCD_OUT_DATA_MVT_11    (66|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO67_MSLCD_OUT_DATA_MVT_12    (67|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO68_MSLCD_OUT_DATA_MVT_13    (68|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO69_MSLCD_OUT_DATA_MVT_14    (69|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO70_MSLCD_OUT_DATA_MVT_15    (70|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO75_U2D_PHYDATAIN_PF_0       (75|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO75_UTM_PHYDATAOUT_PF_0      (75|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO76_U2D_PHYDATAIN_PF_1       (76|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO76_UTM_PHYDATAOUT_PF_1      (76|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO77_U2D_PHYDATAIN_PF_2       (77|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO77_UTM_PHYDATAOUT_PF_2      (77|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO78_U2D_PHYDATAIN_PF_3       (78|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO78_UTM_PHYDATAOUT_PF_3      (78|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO79_U2D_PHYDATAIN_PF_4       (79|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO79_UTM_PHYDATAOUT_PF_4      (79|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO80_U2D_PHYDATAIN_PF_5       (80|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO80_UTM_PHYDATAOUT_PF_5      (80|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO81_U2D_PHYDATAIN_PF_6       (81|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO81_UTM_PHYDATAOUT_PF_6      (81|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO82_U2D_PHYDATAIN_PF_7       (82|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO82_UTM_PHYDATAOUT_PF_7      (82|GPIO_IN|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO83_U2D_TXVALID_PF   (83|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)
#define GPIO88_U2D_OPMODE_PF_0  (88|GPIO_OUT|MFPR_PDE|MFPR_DF3|MFPR_ALT7)


/* Data Flash Controller Registers */
#define NDCR            __REG(0x43100000)  /* Data Flash Control register */
#define NDTR0CS0        __REG(0x43100004)  /* Data Controller Timing Parameter 0 Register for ND_nCS$ */
#define NDTR0CS1        __REG(0x43100008)  /* Data Controller Timing Parameter 0 Register for ND_nCS$ */
#define NDTR1CS0        __REG(0x4310000C)  /* Data Controller Timing Parameter 1 Register for ND_nCS$ */
#define NDTR1CS1        __REG(0x43100010)  /* Data Controller Timing Parameter 1 Register for ND_nCS$ */
#define NDSR            __REG(0x43100014)  /* Data Controller Status Register */
#define NDPCR           __REG(0x43100018)  /* Data Controller Page Count Register */
#define NDBDR0          __REG(0x4310001C)  /* Data Controller Bad Block Register 0 */
#define NDBDR1          __REG(0x43100020)  /* Data Controller Bad Block Register 1 */
#define NDDB            __REG(0x43100040)  /* Data Controller Data Buffer */
#define NDCB0           __REG(0x43100048)  /* Data Controller Command Buffer0 */
#define NDCB1           __REG(0x4310004C)  /* Data Controller Command Buffer1 */
#define NDCB2           __REG(0x43100050)  /* Data Controller Command Buffer2 */

#define NDCR_SPARE_EN   (0x1<<31)
#define NDCR_ECC_EN     (0x1<<30)
#define NDCR_DMA_EN     (0x1<<29)
#define NDCR_ND_RUN     (0x1<<28)
#define NDCR_DWIDTH_C   (0x1<<27)
#define NDCR_DWIDTH_M   (0x1<<26)
#define NDCR_PAGE_SZ    (0x3<<24)
#define NDCR_NCSX       (0x1<<23)
#define NDCR_ND_MODE    (0x3<<21)
#define NDCR_NAND_MODE   0x0
#define NDCR_CLR_PG_CNT (0x1<<20)
#define NDCR_CLR_ECC    (0x1<<19)
#define NDCR_RD_ID_CNT  (0x7<<16)
#define NDCR_RA_START   (0x1<<15)
#define NDCR_PG_PER_BLK (0x1<<14)
#define NDCR_ND_ARB_EN  (0x1<<12)
#define NDSR_RDY        (0x1<<11)
#define NDSR_CS0_PAGED  (0x1<<10)
#define NDSR_CS1_PAGED  (0x1<<9)
#define NDSR_CS0_CMDD   (0x1<<8)
#define NDSR_CS1_CMDD   (0x1<<7)
#define NDSR_CS0_BBD    (0x1<<6)
#define NDSR_CS1_BBD    (0x1<<5)
#define NDSR_DBERR      (0x1<<4)
#define NDSR_SBERR      (0x1<<3)
#define NDSR_WRDREQ     (0x1<<2)
#define NDSR_RDDREQ     (0x1<<1)
#define NDSR_WRCMDREQ   (0x1)

#define NDCB0_AUTO_RS   (0x1<<25)
#define NDCB0_CSEL      (0x1<<24)
#define NDCB0_CMD_TYPE  (0x7<<21)
#define NDCB0_NC        (0x1<<20)
#define NDCB0_DBC       (0x1<<19)
#define NDCB0_ADDR_CYC  (0x7<<16)
#define NDCB0_CMD2      (0xff<<8)
#define NDCB0_CMD1      (0xff)


//FFUART Registers
#define	FFUART_BASE       0x40100000

#define	FFRBR	0x00
#define	FFTHR	0x00
#define	FFIER	0x04
#define	FFIIR	0x08
#define	FFFCR	0x08
#define	FFLCR	0x0C
#define	FFMCR	0x10
#define	FFLSR	0x14
#define	FFMSR	0x18
#define	FFSPR	0x1C
#define	FFISR	0x20
#define	FFDLL	0x00
#define	FFDLH	0x04

/* Bluetooth UART (BTUART) */
#define BTUART_BASE 0x40200000

#define BTRBR	0x00  /* Receive Buffer Register (read only) */
#define BTTHR	0x00  /* Transmit Holding Register (write only) */
#define BTIER	0x04  /* Interrupt Enable Register (read/write) */
#define BTIIR	0x08  /* Interrupt ID Register (read only) */
#define BTFCR	0x08  /* FIFO Control Register (write only) */
#define BTLCR	0x0C  /* Line Control Register (read/write) */
#define BTMCR	0x10  /* Modem Control Register (read/write) */
#define BTLSR	0x14  /* Line Status Register (read only) */
#define BTMSR	0x18  /* Modem Status Register (read only) */
#define BTSPR	0x1C  /* Scratch Pad Register (read/write) */
#define BTISR	0x20  /* Infrared Selection Register (read/write) */
#define BTDLL	0x00  /* Divisor Latch Low Register (DLAB = 1) (read/write) */
#define BTDLH	0x04  /* Divisor Latch High Register (DLAB = 1) (read/write) */

//---------------------------------------
//     AC97
#define AC97_BASE		0x40500000   
#define AC97_REG(_x_)		*(vulong *)(AC97_BASE + _x_)	
#define AC97_POCR        	0x000       // PCM Out Control Register
#define AC97_PICR        	0x004       // PCM In Control Register
#define AC97_MCCR        	0x008       // Mic In Control Register
#define AC97_GCR         	0x00C       // Global Control Register 
#define AC97_POSR        	0x010       // PCM Out Status Register
#define AC97_PISR        	0x014       // PCM In Status Register
#define AC97_MCSR        	0x018       // Mic In Status Register
#define AC97_GSR         	0x01C       // Global Status Register 
#define AC97_CAR         	0x020       // CODEC Access Register 
#define AC97_PCDR       	0x040       // PCM FIFO Data Register 
#define AC97_MCDR       	0x060       // Mic-in FIFO Data Register 
#define AC97_MOCR       	0x100       // MODEM Out Control Register
#define AC97_MICR       	0x108       // MODEM In Control Register
#define AC97_MOSR       	0x110       // MODEM Out Status Register
#define AC97_MISR       	0x118       // MODEM In Status Register
#define AC97_MODR       	0x140       // MODEM FIFO Data Register

/* Standard UART (STUART) */
#define STUART_BASE 0x40700000

#define STRBR	0x00  /* Receive Buffer Register (read only) */
#define STTHR	0x00  /* Transmit Holding Register (write only) */
#define STIER	0x04  /* Interrupt Enable Register (read/write) */
#define STIIR	0x08  /* Interrupt ID Register (read only) */
#define STFCR	0x08  /* FIFO Control Register (write only) */
#define STLCR	0x0C  /* Line Control Register (read/write) */
#define STMCR	0x10  /* Modem Control Register (read/write) */
#define STLSR	0x14  /* Line Status Register (read only) */
#define STMSR	0x18  /* Reserved */
#define STSPR	0x1C  /* Scratch Pad Register (read/write) */
#define STISR	0x20  /* Infrared Selection Register (read/write) */
#define STDLL	0x00  /* Divisor Latch Low Register (DLAB = 1) (read/write) */
#define STDLH	0x04  /* Divisor Latch High Register (DLAB = 1) (read/write) */


#define EXUART_ABASE 0x14030000
#define EXUART_BBASE 0x14040000
#define EXUART_CBASE 0x14050000
#define EXUART_DBASE 0x14060000
#define EXUART_EBASE 0x14100000
#define EXUART_FBASE 0x14200000
#define EXUART_GBASE 0x14300000
#define EXUART_HBASE 0x14400000

#define EXRBR	0x00  /* Receive Buffer Register (read only) */
#define EXTHR	0x00  /* Transmit Holding Register (write only) */
#define EXIER	0x04  /* Interrupt Enable Register (read/write) */
#define EXIIR	0x08  /* Interrupt ID Register (read only) */
#define EXFCR	0x08  /* FIFO Control Register (write only) */
#define EXLCR	0x0C  /* Line Control Register (read/write) */
#define EXMCR	0x10  /* Modem Control Register (read/write) */
#define EXLSR	0x14  /* Line Status Register (read only) */
#define EXMSR	0x18  /* Reserved */
#define EXSPR	0x1C  /* Scratch Pad Register (read/write) */
#define EXDLL	0x00  /* Divisor Latch Low Register (DLAB = 1) (read/write) */
#define EXDLH	0x04  /* Divisor Latch High Register (DLAB = 1) (read/write) */


#define IER_DMAE	(1 << 7)	/* DMA Requests Enable */
#define IER_UUE		(1 << 6)	/* UART Unit Enable */
#define IER_NRZE		(1 << 5)	/* NRZ coding Enable */
#define IER_RTIOE	(1 << 4)	/* Receiver Time Out Interrupt Enable */
#define IER_MIE		(1 << 3)	/* Modem Interrupt Enable */
#define IER_RLSE		(1 << 2)	/* Receiver Line Status Interrupt Enable */
#define IER_TIE		(1 << 1)	/* Transmit Data request Interrupt Enable */
#define IER_RAVIE	(1 << 0)	/* Receiver Data Available Interrupt Enable */

#define IIR_FIFOES1	(1 << 7)	/* FIFO Mode Enable Status */
#define IIR_FIFOES0	(1 << 6)	/* FIFO Mode Enable Status */
#define IIR_TOD		(1 << 3)	/* Time Out Detected */
#define IIR_IID2		(1 << 2)	/* Interrupt Source Encoded */
#define IIR_IID1		(1 << 1)	/* Interrupt Source Encoded */
#define IIR_IP		(1 << 0)	/* Interrupt Pending (active low) */

#define FCR_ITL2		(1 << 7)	/* Interrupt Trigger Level */
#define FCR_ITL1		(1 << 6)	/* Interrupt Trigger Level */
#define FCR_RESETTF	(1 << 2)	/* Reset Transmitter FIFO */
#define FCR_RESETRF	(1 << 1)	/* Reset Receiver FIFO */
#define FCR_TRFIFOE	(1 << 0)	/* Transmit and Receive FIFO Enable */
#define FCR_ITL_1	(0)
#define FCR_ITL_8	(FCR_ITL1)
#define FCR_ITL_16	(FCR_ITL2)
#define FCR_ITL_32	(FCR_ITL2|FCR_ITL1)

#define LCR_DLAB	(1 << 7)	/* Divisor Latch Access Bit */
#define LCR_SB		(1 << 6)	/* Set Break */
#define LCR_STKYP	(1 << 5)	/* Sticky Parity */
#define LCR_EPS		(1 << 4)	/* Even Parity Select */
#define LCR_PEN		(1 << 3)	/* Parity Enable */
#define LCR_STB		(1 << 2)	/* Stop Bit */
#define LCR_WLS1	(1 << 1)	/* Word Length Select */
#define LCR_WLS0	(1 << 0)	/* Word Length Select */

#define LSR_FIFOE	(1 << 7)	/* FIFO Error Status */
#define LSR_TEMT	(1 << 6)	/* Transmitter Empty */
#define LSR_TDRQ	(1 << 5)	/* Transmit Data Request */
#define LSR_BI		(1 << 4)	/* Break Interrupt */
#define LSR_FE		(1 << 3)	/* Framing Error */
#define LSR_PE		(1 << 2)	/* Parity Error */
#define LSR_OE		(1 << 1)	/* Overrun Error */
#define LSR_DR		(1 << 0)	/* Data Ready */

#define MCR_LOOP	(1 << 4)
#define MCR_OUT2	(1 << 3)	/* force MSR_DCD in loopback mode */
#define MCR_OUT1	(1 << 2)	/* force MSR_RI in loopback mode */
#define MCR_RTS		(1 << 1)	/* Request to Send */
#define MCR_DTR		(1 << 0)	/* Data Terminal Ready */

#define MSR_DCD		(1 << 7)	/* Data Carrier Detect */
#define MSR_RI		(1 << 6)	/* Ring Indicator */
#define MSR_DSR		(1 << 5)	/* Data Set Ready */
#define MSR_CTS		(1 << 4)	/* Clear To Send */
#define MSR_DDCD	(1 << 3)	/* Delta Data Carrier Detect */
#define MSR_TERI	(1 << 2)	/* Trailing Edge Ring Indicator */
#define MSR_DDSR	(1 << 1)	/* Delta Data Set Ready */
#define MSR_DCTS	(1 << 0)	/* Delta Clear To Send */

/*
 * IrSR (Infrared Selection Register)
 */
#define STISR_RXPL      (1 << 4)        /* Receive Data Polarity */
#define STISR_TXPL      (1 << 3)        /* Transmit Data Polarity */
#define STISR_XMODE     (1 << 2)        /* Transmit Pulse Width Select */
#define STISR_RCVEIR    (1 << 1)        /* Receiver SIR Enable */
#define STISR_XMITIR    (1 << 0)        /* Transmitter SIR Enable */

//Flash Registers
#define FLASH_BLOCK_SIZE	0x00040000

// Flash Commands.
#define	READ_ARRAY		0x00FF00FF
#define	READ_ID			0x00900090
#define	READ_QUERY		0x00980098
#define	STATUS_READ		0x00700070
#define	STATUS_CLEAR		0x00500050
#define	WRITE_BUF			0x00E800E8
#define	PGM_SETUP			0x00400040
#define	ERASE_SETUP		0x00200020
#define	ERASE_CONFIRM		0x00D000D0
#define	ERASE_PROGRAM_SUSPEND	0x00B000B0
#define	ERASE_PROGRAM_RESUME	0x00D000D0
#define	FLASH_CFG			0x00B800B8
#define	FLASH_SETUP		0x00600060
#define	SET_READ_CFG		0x00030003
#define	BLOCK_LOCK_BIT_SET	0x00010001
#define	BLOCK_LOCK_BIT_CLEAR	0x00D000D0
#define	PROTECTION_PROGRAM	0x00C000C0
#define	WRITE_BUF_COMFIRM	0x00D000D0

// Lee Byung Kwon..
#define ATTR_Q			0x00510051
#define ATTR_R			0x00520052
#define ATTR_Y			0x00590059

// Status bits.
#define	STATUS_BUSY		0x00800080
#define	STATUS_ERR_FILTER	0x007E007E
#define	STATUS_LOCK_DETECT	0x00020002
#define	STATUS_VOLT_RANG_ERR	0x00080008
#define	STATUS_CMD_SEQ_ERR	0x00300030
#define	STATUS_PGM_ERR		0x00100010
#define	STATUS_LOCK_ERR		0x00100010
#define	STATUS_ERASE_ERR	0x00200020
#define	STATUS_UNLOCK_ERR	0x00200020
#define	STATUS_LOCK_ERR_FILTER	0x00380038

//////////////////
#define _EMPOS_NPORT1  0x40800000L
#define _EMPOS_NPORT2  0x41000000L

#define EMPOS_NPORT1  (*((volatile unsigned short *)_EMPOS_NPORT1))
#define EMPOS_NPORT2  (*((volatile unsigned short *)_EMPOS_NPORT2))
/*NPORT1 */
#define NP1_LAN_SLEEP      (1<<7)

/*NPORT2 */
#define NP2_LAN_RESET      (1<<6)
#define NP2_LAN_POWER_ON   (1<<11)

//---------------------------------------
// DMA Controller
#define DMA_BASE			0x40000000
#define DMA_REG(_x_)		*(vulong *)(DMA_BASE + _x_)	
#define DMA_DCSR0    		0x000		// DMA Control / Status Register for Channel 0  		
#define DMA_DCSR1    		0x004		// DMA Control / Status Register for Channel 1  		
#define DMA_DCSR2    		0x008		// DMA Control / Status Register for Channel 2  		
#define DMA_DCSR3    		0x00c		// DMA Control / Status Register for Channel 3  		
#define DMA_DCSR4    		0x010		// DMA Control / Status Register for Channel 4  		
#define DMA_DCSR5    		0x014		// DMA Control / Status Register for Channel 5  		
#define DMA_DCSR6    		0x018		// DMA Control / Status Register for Channel 6  		
#define DMA_DCSR7    		0x01c		// DMA Control / Status Register for Channel 7  		
#define DMA_DCSR8    		0x020		// DMA Control / Status Register for Channel 8  		
#define DMA_DCSR9    		0x024		// DMA Control / Status Register for Channel 9  		
#define DMA_DCSR10   		0x028		// DMA Control / Status Register for Channel 10  		
#define DMA_DCSR11   		0x02c		// DMA Control / Status Register for Channel 11  		
#define DMA_DCSR12   		0x030		// DMA Control / Status Register for Channel 12  		
#define DMA_DCSR13   		0x034		// DMA Control / Status Register for Channel 13  		
#define DMA_DCSR14   		0x038		// DMA Control / Status Register for Channel 14  		
#define DMA_DCSR15   		0x03c		// DMA Control / Status Register for Channel 15  		
#define DMA_DINT     			0x0f0		// DMA Interrupt Register  		
#define DMA_DRCMR0   		0x100		// Request to Channel Map Register for DREQ 0 (companion chip request 0)  		
#define DMA_DRCMR1   		0x104		// Request to Channel Map Register for DREQ 1 (companion chip request 1)  		
#define DMA_DRCMR2   		0x108		// Request to Channel Map Register for I2S receive Request  		
#define DMA_DRCMR3   		0x10c		// Request to Channel Map Register for I2S transmit Request  		
#define DMA_DRCMR4   		0x110		// Request to Channel Map Register for BTUART receive Request  		
#define DMA_DRCMR5   		0x114		// Request to Channel Map Register for BTUART transmit Request.  		
#define DMA_DRCMR6   		0x118		// Request to Channel Map Register for FFUART receive Request  		
#define DMA_DRCMR7   		0x11c		// Request to Channel Map Register for FFUART transmit Request  		
#define DMA_DRCMR8   		0x120		// Request to Channel Map Register for AC97 microphone Request  		
#define DMA_DRCMR9   		0x124		// Request to Channel Map Register for AC97 modem receive Request  		
#define DMA_DRCMR10  		0x128		// Request to Channel Map Register for AC97 modem transmit Request  		
#define DMA_DRCMR11  		0x12c		// Request to Channel Map Register for AC97 audio receive Request  		
#define DMA_DRCMR12  		0x130		// Request to Channel Map Register for AC97 audio transmit Request  		
#define DMA_DRCMR13  		0x134		// Request to Channel Map Register for SSP receive Request  		
#define DMA_DRCMR14  		0x138		// Request to Channel Map Register for SSP transmit Request  		
#define DMA_DRCMR15  		0x13c		// Reserved  		
#define DMA_DRCMR16  		0x140		// Reserved  		
#define DMA_DRCMR17  		0x144		// Request to Channel Map Register for ICP receive Request  		
#define DMA_DRCMR18  		0x148		// Request to Channel Map Register for ICP transmit Request  		
#define DMA_DRCMR19  		0x14c		// Request to Channel Map Register for STUART receive Request  		
#define DMA_DRCMR20  		0x150		// Request to Channel Map Register for STUART transmit Request  		
#define DMA_DRCMR21  		0x154		// Request to Channel Map Register for MMC receive Request  		
#define DMA_DRCMR22  		0x158		// Request to Channel Map Register for MMC transmit Request  		
#define DMA_DRCMR23  		0x15c		// RESERVED
#define DMA_DRCMR24  		0x160		// RESERVED
#define DMA_DRCMR25  		0x164		// Request to Channel Map Register for USB endpoint 1 Request
#define DMA_DRCMR26  		0x168		// Request to Channel Map Register for USB endpoint 2 Request
#define DMA_DRCMR27  		0x16c		// Request to Channel Map Register for USB endpoint 3 Request
#define DMA_DRCMR28  		0x170		// Request to Channel Map Register for USB endpoint 4 Request
#define DMA_DRCMR29  		0x174		// RESERVED
#define DMA_DRCMR30  		0x178		// Request to Channel Map Register for USB endpoint 6 Request
#define DMA_DRCMR31  		0x17c		// Request to Channel Map Register for USB endpoint 7 Request
#define DMA_DRCMR32  		0x180		// Request to Channel Map Register for USB endpoint 8 Request
#define DMA_DRCMR33  		0x184		// Request to Channel Map Register for USB endpoint 9 Request
#define DMA_DRCMR34  		0x188		// RESERVED
#define DMA_DRCMR35  		0x18c		// Request to Channel Map Register for USB endpoint 11 Request
#define DMA_DRCMR36  		0x190		// Request to Channel Map Register for USB endpoint 12 Request
#define DMA_DRCMR37  		0x194		// Request to Channel Map Register for USB endpoint 13 Request
#define DMA_DRCMR38  		0x198		// Request to Channel Map Register for USB endpoint 14 Request
#define DMA_DRCMR39  		0x19c		// RESERVED
#define DMA_DDADR0   		0x200		// DMA Descriptor Address Register channel 0
#define DMA_DSADR0   		0x204		// DMA Source Address Register channel 0
#define DMA_DTADR0   		0x208		// DMA Target Address Register channel 0
#define DMA_DCMD0    		0x20c		// DMA Command Address Register channel 0
#define DMA_DDADR1   		0x210		// DMA Descriptor Address Register channel 1
#define DMA_DSADR1   		0x214		// DMA Source Address Register channel 1
#define DMA_DTADR1   		0x218		// DMA Target Address Register channel 1
#define DMA_DCMD1    		0x21c		// DMA Command Address Register channel 1
#define DMA_DDADR2   		0x220		// DMA Descriptor Address Register channel 2
#define DMA_DSADR2   		0x224		// DMA Source Address Register channel 2
#define DMA_DTADR2   		0x228		// DMA Target Address Register channel 2
#define DMA_DCMD2    		0x22c		// DMA Command Address Register channel 2
#define DMA_DDADR3   		0x230		// DMA Descriptor Address Register channel 3
#define DMA_DSADR3   		0x234		// DMA Source Address Register channel 3
#define DMA_DTADR3   		0x238		// DMA Target Address Register channel 3
#define DMA_DCMD3    		0x23c		// DMA Command Address Register channel 3
#define DMA_DDADR4   		0x240		// DMA Descriptor Address Register channel 4
#define DMA_DSADR4   		0x244		// DMA Source Address Register channel 4
#define DMA_DTADR4   		0x248		// DMA Target Address Register channel 4
#define DMA_DCMD4    		0x24c		// DMA Command Address Register channel 4
#define DMA_DDADR5   		0x250		// DMA Descriptor Address Register channel 5
#define DMA_DSADR5   		0x254		// DMA Source Address Register channel 5
#define DMA_DTADR5   		0x258		// DMA Target Address Register channel 5
#define DMA_DCMD5    		0x25c		// DMA Command Address Register channel 5
#define DMA_DDADR6   		0x260		// DMA Descriptor Address Register channel 6
#define DMA_DSADR6   		0x264		// DMA Source Address Register channel 6
#define DMA_DTADR6   		0x268		// DMA Target Address Register channel 6
#define DMA_CMD6     			0x26c		// DMA Command Address Register channel 6
#define DMA_DADR7    		0x270		// DMA Descriptor Address Register channel 7
#define DMA_SADR7    		0x274		// DMA Source Address Register channel 7
#define DMA_TADR7    		0x278		// DMA Target Address Register channel 7
#define DMA_CMD7     			0x27c		// DMA Command Address Register channel 7
#define DMA_DADR8    		0x280		// DMA Descriptor Address Register channel 8
#define DMA_SADR8    		0x284		// DMA Source Address Register channel 8
#define DMA_TADR8    		0x288		// DMA Target Address Register channel 8
#define DMA_CMD8     			0x28c		// DMA Command Address Register channel 8
#define DMA_DADR9    		0x290		// DMA Descriptor Address Register channel 9
#define DMA_SADR9    		0x294		// DMA Source Address Register channel 9
#define DMA_TADR9    		0x298		// DMA Target Address Register channel 9
#define DMA_CMD9     			0x29c		// DMA Command Address Register channel 9
#define DMA_DADR10   		0x2a0		// DMA Descriptor Address Register channel 10
#define DMA_SADR10   		0x2a4		// DMA Source Address Register channel 10
#define DMA_TADR10   		0x2a8		// DMA Target Address Register channel 10
#define DMA_CMD10    		0x2ac		// DMA Command Address Register channel 10
#define DMA_DADR11   		0x2b0		// DMA Descriptor Address Register channel 11
#define DMA_SADR11   		0x2b4		// DMA Source Address Register channel 11
#define DMA_TADR11   		0x2b8		// DMA Target Address Register channel 11
#define DMA_CMD11    		0x2bc		// DMA Command Address Register channel 11
#define DMA_DADR12   		0x2c0		// DMA Descriptor Address Register channel 12
#define DMA_SADR12   		0x2c4		// DMA Source Address Register channel 12     
#define DMA_TADR12   		0x2c8		// DMA Target Address Register channel 12     
#define DMA_CMD12    		0x2cc		// DMA Command Address Register channel 12     
#define DMA_DADR13   		0x2d0		// DMA Descriptor Address Register channel 13     
#define DMA_SADR13   		0x2d4		// DMA Source Address Register channel 13     
#define DMA_TADR13   		0x2d8		// DMA Target Address Register channel 13     
#define DMA_CMD13    		0x2dc		// DMA Command Address Register channel 13     
#define DMA_DADR14   		0x2e0		// DMA Descriptor Address Register channel 14     
#define DMA_SADR14   		0x2e4		// DMA Source Address Register channel 14     
#define DMA_TADR14   		0x2e8		// DMA Target Address Register channel 14     
#define DMA_CMD14    		0x2ec		// DMA Command Address Register channel 14     
#define DMA_DADR15   		0x2f0		// DMA Descriptor Address Register channel 15     
#define DMA_SADR15   		0x2f4		// DMA Source Address Register channel 15     
#define DMA_TADR15   		0x2f8		// DMA Target Address Register channel 15     
#define DMA_CMD15    		0x2fc		// DMA Command Address Register channel 15     

//---------------------------------------
//     Interrupt Control   
#define INT_BASE   		0x40D00000      // Interrupt controller IRQ pending register
#define INT_REG(_x_)		*(vulong *)(INT_BASE + _x_)	
#define INT_ICIP       		0x00      		// Interrupt controller IRQ pending register
#define INT_ICMR       		0x04      		// Interrupt controller mask register
#define INT_ICLR       		0x08      		// Interrupt controller level register
#define INT_ICFP       		0x0C      		// Interrupt controller FIQ pending register
#define INT_ICPR       		0x10      		// Interrupt controller pending register
#define INT_ICCR       		0x14      		// Interrupt controller control register

//----------------------------------------
//    Interrupt Source
#define INT_HWUART		7
#define INT_GPIO0		8
#define INT_GPIO1		9
#define INT_GPIO2_84	10
#define INT_USB_SLAVE	11
#define INT_PMU			12
#define INT_I2S			13
#define INT_AC97		14
#define INT_NSSP		16
#define INT_LCD			17
#define INT_I2C			18
#define INT_ICP			19
#define INT_STUART		20
#define INT_BTUART		21
#define INT_FFUART		22
#define INT_MMC			23
#define INT_SSP			24
#define INT_DMA			25
#define INT_OSTIMER_M0	26
#define INT_OSTIMER_M1	27
#define INT_OSTIMER_M2	28
#define INT_OSTIMER_M3	29
#define INT_RTC_HZ		30
#define INT_RTC_ALARM	31

/*
#define DMA_CH0			BIT0
#define DMA_CH1			BIT1
#define DMA_CH2			BIT2
#define DMA_CH3			BIT3
#define DMA_CH4			BIT4
#define DMA_CH5			BIT5
#define DMA_CH6			BIT6
#define DMA_CH7			BIT7
#define DMA_CH8			BIT8
#define DMA_CH9			BIT9
#define DMA_CH10		BIT10
#define DMA_CH11		BIT11
#define DMA_CH12		BIT12
#define DMA_CH13		BIT13
#define DMA_CH14		BIT14
#define DMA_CH15		BIT15
*/


// @@@ Pungss Add..  2009-05-30
/* MMC Controller Regiseter */
#define MMC_BASE 		0x41100000
#define MMC_STRPCL		0x00
#define MMC_STAT 		0x04
#define MMC_CLKRT		0x08
#define MMC_SPI			0x0c
#define MMC_CMDAT		0x10
#define MMC_RESTO		0x14
#define MMC_RDTO		0x18
#define MMC_BLKLEN		0x1c
#define MMC_NUMBLK		0x20
#define MMC_PRTBUF		0x24
#define MMC_I_MASK		0x28
#define MMC_I_REG		0x2c
#define MMC_CMD			0x30
#define MMC_ARGH		0x34
#define MMC_ARGL		0x38
#define MMC_RES			0x3c
#define MMC_RXFIFO		0x40
#define MMC_TXFIFO		0x44
#define MMC_RDWAIT		0x48
#define MMC_BLKS_REM 	0x4c


#endif

