{
  "Top": "TOPANN",
  "RtlTop": "TOPANN",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "36",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "com.iot.accel",
    "Library": "hls",
    "Name": "TOPANN",
    "Version": "1.7",
    "DisplayName": "MASTERAXI100",
    "Description": "100MHz",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/ANN.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w32_d1_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/Loop_memcpy_Ainputs_7.vhd",
      "impl\/vhdl\/Loop_neuronLoop_pbkb.vhd",
      "impl\/vhdl\/Loop_neuronLoop_pcud.vhd",
      "impl\/vhdl\/Loop_neuronLoop_proc.vhd",
      "impl\/vhdl\/TOPANN_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/TOPANN_Inputs_m_axi.vhd",
      "impl\/vhdl\/TOPANN_mux_32_32_dEe.vhd",
      "impl\/vhdl\/TOPANN_Output_r_m_axi.vhd",
      "impl\/vhdl\/TOPANN.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w32_d1_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/Loop_memcpy_Ainputs_7.v",
      "impl\/verilog\/Loop_neuronLoop_pbkb.v",
      "impl\/verilog\/Loop_neuronLoop_pbkb_rom.dat",
      "impl\/verilog\/Loop_neuronLoop_pcud.v",
      "impl\/verilog\/Loop_neuronLoop_proc.v",
      "impl\/verilog\/TOPANN_AXILiteS_s_axi.v",
      "impl\/verilog\/TOPANN_Inputs_m_axi.v",
      "impl\/verilog\/TOPANN_mux_32_32_dEe.v",
      "impl\/verilog\/TOPANN_Output_r_m_axi.v",
      "impl\/verilog\/TOPANN.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/TOPANN_v1_7\/data\/TOPANN.mdd",
      "impl\/misc\/drivers\/TOPANN_v1_7\/data\/TOPANN.tcl",
      "impl\/misc\/drivers\/TOPANN_v1_7\/src\/Makefile",
      "impl\/misc\/drivers\/TOPANN_v1_7\/src\/xtopann.c",
      "impl\/misc\/drivers\/TOPANN_v1_7\/src\/xtopann.h",
      "impl\/misc\/drivers\/TOPANN_v1_7\/src\/xtopann_hw.h",
      "impl\/misc\/drivers\/TOPANN_v1_7\/src\/xtopann_linux.c",
      "impl\/misc\/drivers\/TOPANN_v1_7\/src\/xtopann_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS m_axi_Inputs m_axi_Output_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_Inputs": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_Inputs",
      "data_width": "32",
      "param_prefix": "C_M_AXI_INPUTS",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real fixed signed 24",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real fixed signed 24",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_AXILiteS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_Output_r": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_Output_r",
      "data_width": "32",
      "param_prefix": "C_M_AXI_OUTPUT_R",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real fixed signed 24",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real fixed signed 24",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_AXILiteS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "8",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inputs_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of inputs_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputs_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of inputs_V"
            }]
        },
        {
          "offset": "0x98",
          "name": "result_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of result_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "result_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of result_V"
            }]
        }
      ],
      "memories": "layerWeigth_0_0_V {base_address 24 range 8} layerWeigth_0_1_V {base_address 32 range 8} layerWeigth_0_2_V {base_address 40 range 8} layerWeigth_1_0_V {base_address 48 range 8} layerWeigth_1_1_V {base_address 56 range 8} layerWeigth_1_2_V {base_address 64 range 8} layerWeigth_2_0_V {base_address 72 range 8} layerWeigth_2_1_V {base_address 80 range 8} layerWeigth_2_2_V {base_address 88 range 8} bias_0_V {base_address 96 range 8} bias_1_V {base_address 104 range 8} bias_2_V {base_address 112 range 8} outputLayerWeigth_0_V {base_address 120 range 8} outputLayerWeigth_1_V {base_address 128 range 8} outputLayerWeigth_2_V {base_address 136 range 8} outputLayerBias_V {base_address 144 range 8}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "8",
        "AWADDR": "8",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Inputs_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Inputs_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_Inputs_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_Inputs_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Inputs_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Inputs_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Inputs_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Inputs_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Inputs_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Inputs_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Inputs_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Inputs_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Inputs_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_Inputs_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Inputs_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Inputs_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Inputs_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Inputs_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_Inputs_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_Inputs_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Inputs_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Inputs_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Inputs_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Inputs_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Inputs_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Inputs_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Inputs_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Inputs_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Inputs_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_Inputs_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Inputs_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_Inputs_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Inputs_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Inputs_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_Inputs_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Inputs_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Output_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Output_r_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_Output_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_Output_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Output_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Output_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Output_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Output_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Output_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Output_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Output_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Output_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Output_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_Output_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Output_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Output_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Output_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Output_r_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_Output_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_Output_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Output_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Output_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_Output_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Output_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_Output_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Output_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_Output_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Output_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Output_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_Output_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Output_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_Output_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_Output_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_Output_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_Output_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_Output_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "inputs_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_Inputs",
      "dataWidth": "32"
    },
    "layerWeigth_0_0_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_0_1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_0_2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_1_0_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_1_1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_1_2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_2_0_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_2_1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_2_2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "88",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "bias_0_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "96",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "bias_1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "104",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "bias_2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "112",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "outputLayerWeigth_0_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "120",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "outputLayerWeigth_1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "128",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "outputLayerWeigth_2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "136",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "outputLayerBias_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "144",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "result_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "152",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_Output_r",
      "dataWidth": "32"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "Inputs": {
      "interfaceRef": "m_axi_Inputs",
      "dir": "inout"
    },
    "Output_r": {
      "interfaceRef": "m_axi_Output_r",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "TOPANN",
      "Instances": [
        {
          "ModuleName": "Loop_neuronLoop_proc",
          "InstanceName": "Loop_neuronLoop_proc_U0"
        },
        {
          "ModuleName": "Loop_memcpy_Ainputs_7",
          "InstanceName": "Loop_memcpy_Ainputs_7_U0"
        }
      ]
    },
    "Metrics": {
      "Loop_memcpy_Ainputs_7": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "memcpy.Ainputs.addr.inputs.V",
            "TripCount": "3",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "150",
          "LUT": "361",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Loop_neuronLoop_proc": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "24",
          "LatencyWorst": "25",
          "PipelineIIMin": "23",
          "PipelineIIMax": "25",
          "PipelineII": "23 ~ 25",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "neuronLoop",
            "TripCount": "3",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "24",
          "FF": "2245",
          "LUT": "1738"
        }
      },
      "TOPANN": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "37",
          "LatencyWorst": "38",
          "PipelineIIMin": "24",
          "PipelineIIMax": "26",
          "PipelineII": "24 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Area": {
          "BRAM_18K": "44",
          "DSP48E": "24",
          "FF": "4840",
          "LUT": "4910"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-05-09 23:00:15 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
