from	from	from
:	:	:
steffi.beckhaus@newcastle.ac.uk	steffi.beckhaus@newcastle.ac.uk	steffi.beckhaus@newcastle.ac.uk
(	(	(
s	s	s
.	.	.

beckhaus	beckhaus	beckhaus
)	)	)
subject	subject	subject
:	:	:
re	re	re
:	:	:
wp	wp	wp
-	-	-
pcf	pcf	pcf
,	,	,
linux	linux	linux
,	,	,
risc	risc	risc
?	?	?

nntp	nntp	nntp
-	-	-
posting	post	posting
-	-	-
host	host	host
:	:	:
turing	ture	turing

organization	organ	organization
:	:	:
computing	comput	computing
laboratory	laboratori	laboratory
,	,	,
u	u	u
of	of	of
newcastle	newcastl	newcastle
upon	upon	upon
tyne	tyne	tyne
,	,	,
uk	uk	uk
ne1	ne1	ne1
7ru	7ru	7ru
.	.	.

lines	line	line
:	:	:
47	47	47

in	in	in
article	articl	article
<	<	<
1qu8ud	1qu8ud	1qu8ud
$	$	$
2hd@sunb.ocs.mq.edu.au	2hd@sunb.ocs.mq.edu.au	2hd@sunb.ocs.mq.edu.au
>	>	>
,	,	,
eugene@mpce.mq.edu.au	eugene@mpce.mq.edu.au	eugene@mpce.mq.edu.au
writes	write	writes
:	:	:

>	>	>
in	in	in
article	articl	article
<	<	<
c5o1yq.m34@csie.nctu.edu.tw	c5o1yq.m34@csie.nctu.edu.tw	c5o1yq.m34@csie.nctu.edu.tw
>	>	>
ghhwang@csie.nctu.edu.tw	ghhwang@csie.nctu.edu.tw	ghhwang@csie.nctu.edu.tw
(	(	(
ghhwang	ghhwang	ghhwang
)	)	)
writes	write	writes
:	:	:

>	>	>
>	>	>

>	>	>
>	>	>
dear	dear	dear
friend	friend	friend
,	,	,
>	>	>
>	>	>
the	the	the
risc	risc	risc
means	mean	mean
"	"	"
reduced	reduc	reduced
instruction	instruct	instruction
set	set	set
computer	comput	computer
"	"	"
.	.	.

the	the	the
risc	risc	risc
usually	usual	usually
has	has	ha

>	>	>
>	>	>
small	small	small
instruction	instruct	instruction
set	set	set
so	so	so
as	as	a
to	to	to
reduce	reduc	reduce
the	the	the
circuit	circuit	circuit
complex	complex	complex
and	and	and
can	can	can
increase	increas	increase

>	>	>
>	>	>
the	the	the
clock	clock	clock
rate	rate	rate
to	to	to
have	have	have
a	a	a
high	high	high
performance	perform	performance
.	.	.

you	you	you
can	can	can
read	read	read
some	some	some
books	book	book
about	about	about

>	>	>
>	>	>
computer	comput	computer
architecture	architectur	architecture
for	for	for
more	more	more
information	inform	information
about	about	about
risc	risc	risc
.	.	.

>	>	>

>	>	>
hmm	hmm	hmm
.	.	.
.	.	.
.	.	.

not	not	not
that	that	that
i	i	i
am	am	am
an	an	an
authority	author	authority
on	on	on
risc	risc	risc
;	;	;
-	-	-
)	)	)
but	but	but
i	i	i
clearly	clear	clearly
remember	rememb	remember

>	>	>
reading	read	reading
that	that	that
the	the	the
instruction	instruct	instruction
set	set	set
on	on	on
risc	risc	risc
cpus	cpus	cpu
is	is	is
rather	rather	rather
large	larg	large
.	.	.

>	>	>
the	the	the
difference	differ	difference
is	is	is
in	in	in
addressing	address	addressing
modes	mode	mode
-	-	-
risc	risc	risc
instruction	instruct	instruction
sets	set	set
are	are	are
not	not	not

>	>	>
as	as	a
orthogonal	orthogon	orthogonal
is	is	is
cisc	cisc	cisc
.	.	.

>	>	>

i	i	i
hope	hope	hope
this	this	this
will	will	will
clear	clear	clear
it	it	it
up	up	up
:	:	:

(	(	(
taken	taken	taken
from	from	from
one	one	one
of	of	of
my	my	my
lecture	lectur	lecture
notes	note	note
)	)	)

"	"	"
.	.	.
.	.	.
.	.	.

the	the	the
alternative	altern	alternative
approach	approach	approach
(	(	(
to	to	to
cisc	cisc	cisc
)	)	)
,	,	,
which	which	which
has	has	ha
been	been	been
adopted	adopt	adopted
by	by	by
many	mani	many
in	in	in

recent	recent	recent
years	year	year
,	,	,
has	has	ha
come	come	come
to	to	to
be	be	be
known	known	known
as	as	a
"	"	"
risc	risc	risc
"	"	"
:	:	:
the	the	the
reduced	reduc	reduced

instruction	instruct	instruction
set	set	set
computer	comput	computer
.	.	.

this	this	this
can	can	can
be	be	be
characterised	characteris	characterised
simply	simpli	simply
as	as	a

"	"	"
simpler	simpler	simpler
is	is	is
faster	faster	faster
"	"	"
;	;	;
by	by	by
simplifying	simplifi	simplifying
the	the	the
design	design	design
(	(	(
e	e	e
.	.	.
g	g	g
.	.	.
by	by	by
reducing	reduc	reducing

the	the	the
variety	varieti	variety
of	of	of
instructions	instruct	instruction
&	&	&
addressing	address	addressing
modes	mode	mode
)	)	)
,	,	,
the	the	the
hardware	hardwar	hardware
can	can	can
be	be	be

designed	design	designed
to	to	to
run	run	run
faster	faster	faster
.	.	.

even	even	even
at	at	at
the	the	the
cost	cost	cost
of	of	of
needing	need	needing
more	more	more

instructions	instruct	instruction
,	,	,
the	the	the
same	same	same
task	task	task
can	can	can
be	be	be
done	done	done
more	more	more
quickly	quick	quickly
by	by	by
the	the	the
simpler	simpler	simpler
,	,	,
faster	faster	faster
design	design	design
.	.	.

a	a	a
typical	typic	typical
risc	risc	risc
processor	processor	processor
will	will	will
:	:	:

o	o	o
provide	provid	provide
a	a	a
large	larg	large
number	number	number
of	of	of
registers	regist	register
(	(	(
e	e	e
.	.	.
g	g	g
.	.	.
32	32	32
)	)	)
;	;	;

o	o	o
perform	perform	perform
all	all	all
data	data	data
operations	oper	operation
on	on	on
registers	regist	register
;	;	;

o	o	o
provide	provid	provide
few	few	few
addressing	address	addressing
modes	mode	mode
(	(	(
e	e	e
.	.	.
g	g	g
.	.	.
immediate	immedi	immediate
or	or	or
'	'	'
register	regist	register
+	+	+
offset	offset	offset
'	'	'
)	)	)
;	;	;

o	o	o
only	onli	only
allow	allow	allow
load	load	load
&	&	&
store	store	store
operations	oper	operation
to	to	to
access	access	access
memory	memori	memory
;	;	;

o	o	o
only	onli	only
use	use	use
a	a	a
few	few	few
instruction	instruct	instruction
formats	format	format
;	;	;

o	o	o
only	onli	only
support	support	support
a	a	a
few	few	few
data	data	data
types	type	type
(	(	(
e	e	e
.	.	.
g	g	g
.	.	.
integer	integ	integer
,	,	,
unsigned	unsign	unsigned
,	,	,
floating	float	floating
)	)	)
.	.	.

steffi	steffi	steffi
beckhaus	beckhaus	beckhaus
janet	janet	janet
:	:	:
steffi.beckhaus@uk.ac.newcastle	steffi.beckhaus@uk.ac.newcastl	steffi.beckhaus@uk.ac.newcastle
if	if	if
the	the	the
odds	odd	odds
are	are	are
a	a	a
million	million	million
to	to	to
one	one	one
against	against	against
something	someth	something
occurring	occur	occurring
,	,	,
chances	chanc	chance
are	are	are
50	50	50
-	-	-
50	50	50
it	it	it
will	will	will
.	.	.