
hyperflash_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000026c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e074  08000270  08000270  00010270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800e2e4  0800e2e4  0001e2e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e3e4  0800e3e4  0001e3e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e3ec  0800e3ec  0001e3ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e3f0  0800e3f0  0001e3f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000d09  20000000  0800e3f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000078c  20000d0c  0800f0fd  00020d0c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001498  0800f0fd  00021498  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00020d09  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020d3f  2**0
                  CONTENTS, READONLY
 11 .debug_info   000314a7  00000000  00000000  00020d82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005273  00000000  00000000  00052229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002888  00000000  00000000  000574a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001f93  00000000  00000000  00059d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00045004  00000000  00000000  0005bcbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00035dc8  00000000  00000000  000a0cbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001a27aa  00000000  00000000  000d6a87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000b1dc  00000000  00000000  00279234  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000090  00000000  00000000  00284410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000270 <__do_global_dtors_aux>:
 8000270:	b510      	push	{r4, lr}
 8000272:	4c05      	ldr	r4, [pc, #20]	; (8000288 <__do_global_dtors_aux+0x18>)
 8000274:	7823      	ldrb	r3, [r4, #0]
 8000276:	b933      	cbnz	r3, 8000286 <__do_global_dtors_aux+0x16>
 8000278:	4b04      	ldr	r3, [pc, #16]	; (800028c <__do_global_dtors_aux+0x1c>)
 800027a:	b113      	cbz	r3, 8000282 <__do_global_dtors_aux+0x12>
 800027c:	4804      	ldr	r0, [pc, #16]	; (8000290 <__do_global_dtors_aux+0x20>)
 800027e:	f3af 8000 	nop.w
 8000282:	2301      	movs	r3, #1
 8000284:	7023      	strb	r3, [r4, #0]
 8000286:	bd10      	pop	{r4, pc}
 8000288:	20000d0c 	.word	0x20000d0c
 800028c:	00000000 	.word	0x00000000
 8000290:	0800e2cc 	.word	0x0800e2cc

08000294 <frame_dummy>:
 8000294:	b508      	push	{r3, lr}
 8000296:	4b03      	ldr	r3, [pc, #12]	; (80002a4 <frame_dummy+0x10>)
 8000298:	b11b      	cbz	r3, 80002a2 <frame_dummy+0xe>
 800029a:	4903      	ldr	r1, [pc, #12]	; (80002a8 <frame_dummy+0x14>)
 800029c:	4803      	ldr	r0, [pc, #12]	; (80002ac <frame_dummy+0x18>)
 800029e:	f3af 8000 	nop.w
 80002a2:	bd08      	pop	{r3, pc}
 80002a4:	00000000 	.word	0x00000000
 80002a8:	20000d10 	.word	0x20000d10
 80002ac:	0800e2cc 	.word	0x0800e2cc

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	; 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2uiz>:
 800087c:	004a      	lsls	r2, r1, #1
 800087e:	d211      	bcs.n	80008a4 <__aeabi_d2uiz+0x28>
 8000880:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000884:	d211      	bcs.n	80008aa <__aeabi_d2uiz+0x2e>
 8000886:	d50d      	bpl.n	80008a4 <__aeabi_d2uiz+0x28>
 8000888:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800088c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000890:	d40e      	bmi.n	80008b0 <__aeabi_d2uiz+0x34>
 8000892:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000896:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800089a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800089e:	fa23 f002 	lsr.w	r0, r3, r2
 80008a2:	4770      	bx	lr
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	4770      	bx	lr
 80008aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008ae:	d102      	bne.n	80008b6 <__aeabi_d2uiz+0x3a>
 80008b0:	f04f 30ff 	mov.w	r0, #4294967295
 80008b4:	4770      	bx	lr
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	4770      	bx	lr

080008bc <__aeabi_uldivmod>:
 80008bc:	b953      	cbnz	r3, 80008d4 <__aeabi_uldivmod+0x18>
 80008be:	b94a      	cbnz	r2, 80008d4 <__aeabi_uldivmod+0x18>
 80008c0:	2900      	cmp	r1, #0
 80008c2:	bf08      	it	eq
 80008c4:	2800      	cmpeq	r0, #0
 80008c6:	bf1c      	itt	ne
 80008c8:	f04f 31ff 	movne.w	r1, #4294967295
 80008cc:	f04f 30ff 	movne.w	r0, #4294967295
 80008d0:	f000 b982 	b.w	8000bd8 <__aeabi_idiv0>
 80008d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008dc:	f000 f806 	bl	80008ec <__udivmoddi4>
 80008e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008e8:	b004      	add	sp, #16
 80008ea:	4770      	bx	lr

080008ec <__udivmoddi4>:
 80008ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008f0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80008f2:	460d      	mov	r5, r1
 80008f4:	4604      	mov	r4, r0
 80008f6:	460f      	mov	r7, r1
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d146      	bne.n	800098a <__udivmoddi4+0x9e>
 80008fc:	428a      	cmp	r2, r1
 80008fe:	4694      	mov	ip, r2
 8000900:	d95e      	bls.n	80009c0 <__udivmoddi4+0xd4>
 8000902:	fab2 f382 	clz	r3, r2
 8000906:	b143      	cbz	r3, 800091a <__udivmoddi4+0x2e>
 8000908:	fa02 fc03 	lsl.w	ip, r2, r3
 800090c:	f1c3 0220 	rsb	r2, r3, #32
 8000910:	409f      	lsls	r7, r3
 8000912:	409c      	lsls	r4, r3
 8000914:	fa20 f202 	lsr.w	r2, r0, r2
 8000918:	4317      	orrs	r7, r2
 800091a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800091e:	fa1f f58c 	uxth.w	r5, ip
 8000922:	0c22      	lsrs	r2, r4, #16
 8000924:	fbb7 f1fe 	udiv	r1, r7, lr
 8000928:	fb0e 7711 	mls	r7, lr, r1, r7
 800092c:	fb01 f005 	mul.w	r0, r1, r5
 8000930:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000934:	4290      	cmp	r0, r2
 8000936:	d908      	bls.n	800094a <__udivmoddi4+0x5e>
 8000938:	eb1c 0202 	adds.w	r2, ip, r2
 800093c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000940:	d202      	bcs.n	8000948 <__udivmoddi4+0x5c>
 8000942:	4290      	cmp	r0, r2
 8000944:	f200 8134 	bhi.w	8000bb0 <__udivmoddi4+0x2c4>
 8000948:	4639      	mov	r1, r7
 800094a:	1a12      	subs	r2, r2, r0
 800094c:	b2a4      	uxth	r4, r4
 800094e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000952:	fb0e 2210 	mls	r2, lr, r0, r2
 8000956:	fb00 f505 	mul.w	r5, r0, r5
 800095a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800095e:	42a5      	cmp	r5, r4
 8000960:	d908      	bls.n	8000974 <__udivmoddi4+0x88>
 8000962:	eb1c 0404 	adds.w	r4, ip, r4
 8000966:	f100 32ff 	add.w	r2, r0, #4294967295
 800096a:	d202      	bcs.n	8000972 <__udivmoddi4+0x86>
 800096c:	42a5      	cmp	r5, r4
 800096e:	f200 8119 	bhi.w	8000ba4 <__udivmoddi4+0x2b8>
 8000972:	4610      	mov	r0, r2
 8000974:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000978:	1b64      	subs	r4, r4, r5
 800097a:	2100      	movs	r1, #0
 800097c:	b11e      	cbz	r6, 8000986 <__udivmoddi4+0x9a>
 800097e:	40dc      	lsrs	r4, r3
 8000980:	2300      	movs	r3, #0
 8000982:	e9c6 4300 	strd	r4, r3, [r6]
 8000986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800098a:	428b      	cmp	r3, r1
 800098c:	d908      	bls.n	80009a0 <__udivmoddi4+0xb4>
 800098e:	2e00      	cmp	r6, #0
 8000990:	f000 80fc 	beq.w	8000b8c <__udivmoddi4+0x2a0>
 8000994:	2100      	movs	r1, #0
 8000996:	e9c6 0500 	strd	r0, r5, [r6]
 800099a:	4608      	mov	r0, r1
 800099c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009a0:	fab3 f183 	clz	r1, r3
 80009a4:	2900      	cmp	r1, #0
 80009a6:	d14c      	bne.n	8000a42 <__udivmoddi4+0x156>
 80009a8:	42ab      	cmp	r3, r5
 80009aa:	f0c0 80f2 	bcc.w	8000b92 <__udivmoddi4+0x2a6>
 80009ae:	4282      	cmp	r2, r0
 80009b0:	f240 80ef 	bls.w	8000b92 <__udivmoddi4+0x2a6>
 80009b4:	4608      	mov	r0, r1
 80009b6:	2e00      	cmp	r6, #0
 80009b8:	d0e5      	beq.n	8000986 <__udivmoddi4+0x9a>
 80009ba:	e9c6 4700 	strd	r4, r7, [r6]
 80009be:	e7e2      	b.n	8000986 <__udivmoddi4+0x9a>
 80009c0:	b902      	cbnz	r2, 80009c4 <__udivmoddi4+0xd8>
 80009c2:	deff      	udf	#255	; 0xff
 80009c4:	fab2 f382 	clz	r3, r2
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	f040 809f 	bne.w	8000b0c <__udivmoddi4+0x220>
 80009ce:	1a8a      	subs	r2, r1, r2
 80009d0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80009d4:	fa1f f78c 	uxth.w	r7, ip
 80009d8:	2101      	movs	r1, #1
 80009da:	fbb2 f5fe 	udiv	r5, r2, lr
 80009de:	fb0e 2015 	mls	r0, lr, r5, r2
 80009e2:	0c22      	lsrs	r2, r4, #16
 80009e4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80009e8:	fb07 f005 	mul.w	r0, r7, r5
 80009ec:	4290      	cmp	r0, r2
 80009ee:	d90f      	bls.n	8000a10 <__udivmoddi4+0x124>
 80009f0:	eb1c 0202 	adds.w	r2, ip, r2
 80009f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80009f8:	bf2c      	ite	cs
 80009fa:	f04f 0901 	movcs.w	r9, #1
 80009fe:	f04f 0900 	movcc.w	r9, #0
 8000a02:	4290      	cmp	r0, r2
 8000a04:	d903      	bls.n	8000a0e <__udivmoddi4+0x122>
 8000a06:	f1b9 0f00 	cmp.w	r9, #0
 8000a0a:	f000 80ce 	beq.w	8000baa <__udivmoddi4+0x2be>
 8000a0e:	4645      	mov	r5, r8
 8000a10:	1a12      	subs	r2, r2, r0
 8000a12:	b2a4      	uxth	r4, r4
 8000a14:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a18:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a1c:	fb00 f707 	mul.w	r7, r0, r7
 8000a20:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000a24:	42a7      	cmp	r7, r4
 8000a26:	d908      	bls.n	8000a3a <__udivmoddi4+0x14e>
 8000a28:	eb1c 0404 	adds.w	r4, ip, r4
 8000a2c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a30:	d202      	bcs.n	8000a38 <__udivmoddi4+0x14c>
 8000a32:	42a7      	cmp	r7, r4
 8000a34:	f200 80b3 	bhi.w	8000b9e <__udivmoddi4+0x2b2>
 8000a38:	4610      	mov	r0, r2
 8000a3a:	1be4      	subs	r4, r4, r7
 8000a3c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000a40:	e79c      	b.n	800097c <__udivmoddi4+0x90>
 8000a42:	f1c1 0420 	rsb	r4, r1, #32
 8000a46:	408b      	lsls	r3, r1
 8000a48:	fa05 fc01 	lsl.w	ip, r5, r1
 8000a4c:	fa22 f704 	lsr.w	r7, r2, r4
 8000a50:	40e5      	lsrs	r5, r4
 8000a52:	408a      	lsls	r2, r1
 8000a54:	431f      	orrs	r7, r3
 8000a56:	fa20 f304 	lsr.w	r3, r0, r4
 8000a5a:	4088      	lsls	r0, r1
 8000a5c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a60:	ea43 030c 	orr.w	r3, r3, ip
 8000a64:	fa1f fc87 	uxth.w	ip, r7
 8000a68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000a6c:	fbb5 fef8 	udiv	lr, r5, r8
 8000a70:	fb08 551e 	mls	r5, r8, lr, r5
 8000a74:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8000a78:	fb0e f90c 	mul.w	r9, lr, ip
 8000a7c:	45a9      	cmp	r9, r5
 8000a7e:	d90e      	bls.n	8000a9e <__udivmoddi4+0x1b2>
 8000a80:	197d      	adds	r5, r7, r5
 8000a82:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000a86:	bf2c      	ite	cs
 8000a88:	f04f 0b01 	movcs.w	fp, #1
 8000a8c:	f04f 0b00 	movcc.w	fp, #0
 8000a90:	45a9      	cmp	r9, r5
 8000a92:	d903      	bls.n	8000a9c <__udivmoddi4+0x1b0>
 8000a94:	f1bb 0f00 	cmp.w	fp, #0
 8000a98:	f000 808d 	beq.w	8000bb6 <__udivmoddi4+0x2ca>
 8000a9c:	46d6      	mov	lr, sl
 8000a9e:	eba5 0509 	sub.w	r5, r5, r9
 8000aa2:	fa1f f983 	uxth.w	r9, r3
 8000aa6:	fbb5 f3f8 	udiv	r3, r5, r8
 8000aaa:	fb08 5513 	mls	r5, r8, r3, r5
 8000aae:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ab2:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8000ab6:	45ac      	cmp	ip, r5
 8000ab8:	d906      	bls.n	8000ac8 <__udivmoddi4+0x1dc>
 8000aba:	197d      	adds	r5, r7, r5
 8000abc:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ac0:	d201      	bcs.n	8000ac6 <__udivmoddi4+0x1da>
 8000ac2:	45ac      	cmp	ip, r5
 8000ac4:	d87e      	bhi.n	8000bc4 <__udivmoddi4+0x2d8>
 8000ac6:	4643      	mov	r3, r8
 8000ac8:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000acc:	eba5 050c 	sub.w	r5, r5, ip
 8000ad0:	fba3 9802 	umull	r9, r8, r3, r2
 8000ad4:	4545      	cmp	r5, r8
 8000ad6:	46ce      	mov	lr, r9
 8000ad8:	46c4      	mov	ip, r8
 8000ada:	d302      	bcc.n	8000ae2 <__udivmoddi4+0x1f6>
 8000adc:	d106      	bne.n	8000aec <__udivmoddi4+0x200>
 8000ade:	4548      	cmp	r0, r9
 8000ae0:	d204      	bcs.n	8000aec <__udivmoddi4+0x200>
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ae8:	eb68 0c07 	sbc.w	ip, r8, r7
 8000aec:	2e00      	cmp	r6, #0
 8000aee:	d06f      	beq.n	8000bd0 <__udivmoddi4+0x2e4>
 8000af0:	ebb0 020e 	subs.w	r2, r0, lr
 8000af4:	eb65 050c 	sbc.w	r5, r5, ip
 8000af8:	40ca      	lsrs	r2, r1
 8000afa:	fa05 f404 	lsl.w	r4, r5, r4
 8000afe:	40cd      	lsrs	r5, r1
 8000b00:	4618      	mov	r0, r3
 8000b02:	4314      	orrs	r4, r2
 8000b04:	2100      	movs	r1, #0
 8000b06:	e9c6 4500 	strd	r4, r5, [r6]
 8000b0a:	e73c      	b.n	8000986 <__udivmoddi4+0x9a>
 8000b0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b10:	f1c3 0220 	rsb	r2, r3, #32
 8000b14:	4099      	lsls	r1, r3
 8000b16:	409c      	lsls	r4, r3
 8000b18:	40d5      	lsrs	r5, r2
 8000b1a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000b22:	fa1f f78c 	uxth.w	r7, ip
 8000b26:	fbb5 f0fe 	udiv	r0, r5, lr
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000b30:	0c11      	lsrs	r1, r2, #16
 8000b32:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000b36:	fb00 f507 	mul.w	r5, r0, r7
 8000b3a:	428d      	cmp	r5, r1
 8000b3c:	d90e      	bls.n	8000b5c <__udivmoddi4+0x270>
 8000b3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000b42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b46:	bf2c      	ite	cs
 8000b48:	f04f 0901 	movcs.w	r9, #1
 8000b4c:	f04f 0900 	movcc.w	r9, #0
 8000b50:	428d      	cmp	r5, r1
 8000b52:	d902      	bls.n	8000b5a <__udivmoddi4+0x26e>
 8000b54:	f1b9 0f00 	cmp.w	r9, #0
 8000b58:	d031      	beq.n	8000bbe <__udivmoddi4+0x2d2>
 8000b5a:	4640      	mov	r0, r8
 8000b5c:	1b49      	subs	r1, r1, r5
 8000b5e:	b292      	uxth	r2, r2
 8000b60:	fbb1 f5fe 	udiv	r5, r1, lr
 8000b64:	fb0e 1115 	mls	r1, lr, r5, r1
 8000b68:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b6c:	fb05 f107 	mul.w	r1, r5, r7
 8000b70:	4291      	cmp	r1, r2
 8000b72:	d907      	bls.n	8000b84 <__udivmoddi4+0x298>
 8000b74:	eb1c 0202 	adds.w	r2, ip, r2
 8000b78:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b7c:	d201      	bcs.n	8000b82 <__udivmoddi4+0x296>
 8000b7e:	4291      	cmp	r1, r2
 8000b80:	d823      	bhi.n	8000bca <__udivmoddi4+0x2de>
 8000b82:	4645      	mov	r5, r8
 8000b84:	1a52      	subs	r2, r2, r1
 8000b86:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000b8a:	e726      	b.n	80009da <__udivmoddi4+0xee>
 8000b8c:	4631      	mov	r1, r6
 8000b8e:	4630      	mov	r0, r6
 8000b90:	e6f9      	b.n	8000986 <__udivmoddi4+0x9a>
 8000b92:	1a84      	subs	r4, r0, r2
 8000b94:	eb65 0203 	sbc.w	r2, r5, r3
 8000b98:	2001      	movs	r0, #1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	e70b      	b.n	80009b6 <__udivmoddi4+0xca>
 8000b9e:	4464      	add	r4, ip
 8000ba0:	3802      	subs	r0, #2
 8000ba2:	e74a      	b.n	8000a3a <__udivmoddi4+0x14e>
 8000ba4:	4464      	add	r4, ip
 8000ba6:	3802      	subs	r0, #2
 8000ba8:	e6e4      	b.n	8000974 <__udivmoddi4+0x88>
 8000baa:	3d02      	subs	r5, #2
 8000bac:	4462      	add	r2, ip
 8000bae:	e72f      	b.n	8000a10 <__udivmoddi4+0x124>
 8000bb0:	3902      	subs	r1, #2
 8000bb2:	4462      	add	r2, ip
 8000bb4:	e6c9      	b.n	800094a <__udivmoddi4+0x5e>
 8000bb6:	f1ae 0e02 	sub.w	lr, lr, #2
 8000bba:	443d      	add	r5, r7
 8000bbc:	e76f      	b.n	8000a9e <__udivmoddi4+0x1b2>
 8000bbe:	3802      	subs	r0, #2
 8000bc0:	4461      	add	r1, ip
 8000bc2:	e7cb      	b.n	8000b5c <__udivmoddi4+0x270>
 8000bc4:	3b02      	subs	r3, #2
 8000bc6:	443d      	add	r5, r7
 8000bc8:	e77e      	b.n	8000ac8 <__udivmoddi4+0x1dc>
 8000bca:	3d02      	subs	r5, #2
 8000bcc:	4462      	add	r2, ip
 8000bce:	e7d9      	b.n	8000b84 <__udivmoddi4+0x298>
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	4631      	mov	r1, r6
 8000bd4:	e6d7      	b.n	8000986 <__udivmoddi4+0x9a>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_idiv0>:
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <ADP5360_Init>:
 */

#include "ADP5360.h"


ADP5360_StatusTypeDef ADP5360_Init(ADP5360_HandleTypeDef *dev, I2C_HandleTypeDef *i2cHandle){
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000be6:	2300      	movs	r3, #0
 8000be8:	73fb      	strb	r3, [r7, #15]
	uint8_t regData;

	/* Assign I2C handle */
	dev->i2cHandle = i2cHandle;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	683a      	ldr	r2, [r7, #0]
 8000bee:	601a      	str	r2, [r3, #0]

	/* Set default values, can be changed with functions if needed */
	dev->originalBatteryCapacity = ADP5360_DEFAULT_BATTERY_CAPACITY;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000bf6:	811a      	strh	r2, [r3, #8]
	dev->batterySOCACMOverflows = 0;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	729a      	strb	r2, [r3, #10]
	dev->buckVoltage = ADP5360_DEFAULT_BUCK_VOLTAGE;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8000c04:	821a      	strh	r2, [r3, #16]
	dev->buckBoostVoltage = ADP5360_DEFAULT_BUCK_BOOST_VOLTAGE;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	f640 42e4 	movw	r2, #3300	; 0xce4
 8000c0c:	825a      	strh	r2, [r3, #18]
	dev->chargingEnabled = false;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	711a      	strb	r2, [r3, #4]
	dev->buckEnabled = true;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2201      	movs	r2, #1
 8000c18:	751a      	strb	r2, [r3, #20]
	dev->buckBoostEnabled = false;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	755a      	strb	r2, [r3, #21]


	/* Check the manufacturer and model IDs */
	status = ADP5360_ReadRegister(dev, ADP5360_REG_MANUFACTURER_AND_MODEL_ID, &regData);
 8000c20:	f107 030e 	add.w	r3, r7, #14
 8000c24:	461a      	mov	r2, r3
 8000c26:	2100      	movs	r1, #0
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f000 fa04 	bl	8001036 <ADP5360_ReadRegister>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000c32:	7bfb      	ldrb	r3, [r7, #15]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <ADP5360_Init+0x60>
		return status;
 8000c38:	7bfb      	ldrb	r3, [r7, #15]
 8000c3a:	e050      	b.n	8000cde <ADP5360_Init+0x102>
	}

	if (regData != ((ADP5360_MANUFACTURER_ID << 4) | (ADP5360_MODEL_ID))){
 8000c3c:	7bbb      	ldrb	r3, [r7, #14]
 8000c3e:	2b10      	cmp	r3, #16
 8000c40:	d003      	beq.n	8000c4a <ADP5360_Init+0x6e>
		status = ADP5360_ERROR_WRONG_ID;
 8000c42:	2304      	movs	r3, #4
 8000c44:	73fb      	strb	r3, [r7, #15]
		return status;
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	e049      	b.n	8000cde <ADP5360_Init+0x102>
	}

	/* Turn off the buck boost converter */
	status = ADP5360_DisableBuckBoost(dev);
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f000 f995 	bl	8000f7a <ADP5360_DisableBuckBoost>
 8000c50:	4603      	mov	r3, r0
 8000c52:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000c54:	7bfb      	ldrb	r3, [r7, #15]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <ADP5360_Init+0x82>
		return status;
 8000c5a:	7bfb      	ldrb	r3, [r7, #15]
 8000c5c:	e03f      	b.n	8000cde <ADP5360_Init+0x102>
	}

	/* Write the battery capacity */
	status = ADP5360_SetBatteryCapacity(dev, dev->originalBatteryCapacity);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	891b      	ldrh	r3, [r3, #8]
 8000c62:	4619      	mov	r1, r3
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f000 f917 	bl	8000e98 <ADP5360_SetBatteryCapacity>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000c6e:	7bfb      	ldrb	r3, [r7, #15]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <ADP5360_Init+0x9c>
		return status;
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	e032      	b.n	8000cde <ADP5360_Init+0x102>
	}

	/* Enable interrupts */
	status = ADP5360_EnableInterrupts(dev);
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f000 f9ad 	bl	8000fd8 <ADP5360_EnableInterrupts>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000c82:	7bfb      	ldrb	r3, [r7, #15]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <ADP5360_Init+0xb0>
		return status;
 8000c88:	7bfb      	ldrb	r3, [r7, #15]
 8000c8a:	e028      	b.n	8000cde <ADP5360_Init+0x102>
	}

	/* Set charging on/off */
	status = ADP5360_UpdateCharging(dev);
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f000 f888 	bl	8000da2 <ADP5360_UpdateCharging>
 8000c92:	4603      	mov	r3, r0
 8000c94:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000c96:	7bfb      	ldrb	r3, [r7, #15]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <ADP5360_Init+0xc4>
		return status;
 8000c9c:	7bfb      	ldrb	r3, [r7, #15]
 8000c9e:	e01e      	b.n	8000cde <ADP5360_Init+0x102>
	}

	/* Read the battery charge */
	status = ADP5360_GetBatteryCharge(dev);
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f000 f94b 	bl	8000f3c <ADP5360_GetBatteryCharge>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000caa:	7bfb      	ldrb	r3, [r7, #15]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <ADP5360_Init+0xd8>
		return status;
 8000cb0:	7bfb      	ldrb	r3, [r7, #15]
 8000cb2:	e014      	b.n	8000cde <ADP5360_Init+0x102>
	}

	/* Read the charging status/mode */
	status = ADP5360_GetChargingStatus(dev);
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	f000 f8b1 	bl	8000e1c <ADP5360_GetChargingStatus>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <ADP5360_Init+0xec>
		return status;
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	e00a      	b.n	8000cde <ADP5360_Init+0x102>
	}

	/* Read the battery charger status/mode */
	status = ADP5360_GetBatteryChargerStatus(dev);
 8000cc8:	6878      	ldr	r0, [r7, #4]
 8000cca:	f000 f8c6 	bl	8000e5a <ADP5360_GetBatteryChargerStatus>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000cd2:	7bfb      	ldrb	r3, [r7, #15]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <ADP5360_Init+0x100>
		return status;
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	e000      	b.n	8000cde <ADP5360_Init+0x102>
	}

	return status;
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <ADP5360_EnableCharging>:

ADP5360_StatusTypeDef ADP5360_EnableCharging(ADP5360_HandleTypeDef *dev){
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b084      	sub	sp, #16
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	73fb      	strb	r3, [r7, #15]
	uint8_t regData;

	/* Read the "CHARGER_FUNCTION_SETTING" register */
	status = ADP5360_ReadRegister(dev, ADP5360_REG_CHARGER_FUNCTION_SETTING, &regData);
 8000cf2:	f107 030e 	add.w	r3, r7, #14
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	2107      	movs	r1, #7
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	f000 f99b 	bl	8001036 <ADP5360_ReadRegister>
 8000d00:	4603      	mov	r3, r0
 8000d02:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <ADP5360_EnableCharging+0x28>
		return status;
 8000d0a:	7bfb      	ldrb	r3, [r7, #15]
 8000d0c:	e016      	b.n	8000d3c <ADP5360_EnableCharging+0x56>
	}

	/* Set the "EN_LDO" and "EN_CHG" bits high */
	regData = regData | ADP5360_BIT_EN_LDO | ADP5360_BIT_EN_CHG;
 8000d0e:	7bbb      	ldrb	r3, [r7, #14]
 8000d10:	f043 0309 	orr.w	r3, r3, #9
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	73bb      	strb	r3, [r7, #14]

	/* Write the "CHARGER_FUNCTION_SETTING" register */
	status = ADP5360_WriteRegister(dev, ADP5360_REG_CHARGER_FUNCTION_SETTING, &regData);
 8000d18:	f107 030e 	add.w	r3, r7, #14
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	2107      	movs	r1, #7
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f000 f9a3 	bl	800106c <ADP5360_WriteRegister>
 8000d26:	4603      	mov	r3, r0
 8000d28:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <ADP5360_EnableCharging+0x4e>
		return status;
 8000d30:	7bfb      	ldrb	r3, [r7, #15]
 8000d32:	e003      	b.n	8000d3c <ADP5360_EnableCharging+0x56>
	}

	/* Update the device struct */
	dev->chargingEnabled = true;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2201      	movs	r2, #1
 8000d38:	711a      	strb	r2, [r3, #4]

	return status;
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <ADP5360_DisableCharging>:


ADP5360_StatusTypeDef ADP5360_DisableCharging(ADP5360_HandleTypeDef *dev){
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	73fb      	strb	r3, [r7, #15]
	uint8_t regData;

	/* Read the "CHARGER_FUNCTION_SETTING" register */
	status = ADP5360_ReadRegister(dev, ADP5360_REG_CHARGER_FUNCTION_SETTING, &regData);
 8000d50:	f107 030e 	add.w	r3, r7, #14
 8000d54:	461a      	mov	r2, r3
 8000d56:	2107      	movs	r1, #7
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f000 f96c 	bl	8001036 <ADP5360_ReadRegister>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000d62:	7bfb      	ldrb	r3, [r7, #15]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <ADP5360_DisableCharging+0x28>
		return status;
 8000d68:	7bfb      	ldrb	r3, [r7, #15]
 8000d6a:	e016      	b.n	8000d9a <ADP5360_DisableCharging+0x56>
	}

	/* Set the "EN_CHG" bit low */
	regData &= ~ADP5360_BIT_EN_CHG;
 8000d6c:	7bbb      	ldrb	r3, [r7, #14]
 8000d6e:	f023 0301 	bic.w	r3, r3, #1
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	73bb      	strb	r3, [r7, #14]

	/* Write the "CHARGER_FUNCTION_SETTING" register */
	status = ADP5360_WriteRegister(dev, ADP5360_REG_CHARGER_FUNCTION_SETTING, &regData);
 8000d76:	f107 030e 	add.w	r3, r7, #14
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	2107      	movs	r1, #7
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f000 f974 	bl	800106c <ADP5360_WriteRegister>
 8000d84:	4603      	mov	r3, r0
 8000d86:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000d88:	7bfb      	ldrb	r3, [r7, #15]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <ADP5360_DisableCharging+0x4e>
		return status;
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
 8000d90:	e003      	b.n	8000d9a <ADP5360_DisableCharging+0x56>
	}

	/* Update the device struct */
	dev->chargingEnabled = false;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2200      	movs	r2, #0
 8000d96:	711a      	strb	r2, [r3, #4]

	return status;
 8000d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <ADP5360_UpdateCharging>:

ADP5360_StatusTypeDef ADP5360_UpdateCharging(ADP5360_HandleTypeDef *dev){
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b084      	sub	sp, #16
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000daa:	2300      	movs	r3, #0
 8000dac:	73fb      	strb	r3, [r7, #15]
	uint8_t regData;

	/* Read the "ADP5360_REG_PGOOD_STATUS" register */
	status = ADP5360_ReadRegister(dev, ADP5360_REG_PGOOD_STATUS, &regData);
 8000dae:	f107 030e 	add.w	r3, r7, #14
 8000db2:	461a      	mov	r2, r3
 8000db4:	212f      	movs	r1, #47	; 0x2f
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f000 f93d 	bl	8001036 <ADP5360_ReadRegister>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <ADP5360_UpdateCharging+0x28>
		return status;
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	e024      	b.n	8000e14 <ADP5360_UpdateCharging+0x72>
	}

	/* If VBUS present, enable charging */
	if (regData & ADP5360_BIT_VBUSOK){
 8000dca:	7bbb      	ldrb	r3, [r7, #14]
 8000dcc:	f003 0308 	and.w	r3, r3, #8
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d010      	beq.n	8000df6 <ADP5360_UpdateCharging+0x54>
		if (dev->chargingEnabled == false){
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	791b      	ldrb	r3, [r3, #4]
 8000dd8:	f083 0301 	eor.w	r3, r3, #1
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d017      	beq.n	8000e12 <ADP5360_UpdateCharging+0x70>
			status = ADP5360_EnableCharging(dev);
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff ff7f 	bl	8000ce6 <ADP5360_EnableCharging>
 8000de8:	4603      	mov	r3, r0
 8000dea:	73fb      	strb	r3, [r7, #15]
			if (status != ADP5360_OK){
 8000dec:	7bfb      	ldrb	r3, [r7, #15]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d00f      	beq.n	8000e12 <ADP5360_UpdateCharging+0x70>
				return status;
 8000df2:	7bfb      	ldrb	r3, [r7, #15]
 8000df4:	e00e      	b.n	8000e14 <ADP5360_UpdateCharging+0x72>
			}
		}
	}
	/* If VBUS absent, disable charging */
	else{
		if (dev->chargingEnabled == true){
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	791b      	ldrb	r3, [r3, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d009      	beq.n	8000e12 <ADP5360_UpdateCharging+0x70>
			status = ADP5360_DisableCharging(dev);
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f7ff ffa0 	bl	8000d44 <ADP5360_DisableCharging>
 8000e04:	4603      	mov	r3, r0
 8000e06:	73fb      	strb	r3, [r7, #15]
			if (status != ADP5360_OK){
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <ADP5360_UpdateCharging+0x70>
				return status;
 8000e0e:	7bfb      	ldrb	r3, [r7, #15]
 8000e10:	e000      	b.n	8000e14 <ADP5360_UpdateCharging+0x72>
			}
		}
	}

	return status;
 8000e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <ADP5360_GetChargingStatus>:

ADP5360_StatusTypeDef ADP5360_GetChargingStatus(ADP5360_HandleTypeDef *dev){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000e24:	2300      	movs	r3, #0
 8000e26:	73fb      	strb	r3, [r7, #15]
	uint8_t regData;

	/* Read the "ADP5360_REG_CHARGER_STATUS1" register */
	status = ADP5360_ReadRegister(dev, ADP5360_REG_CHARGER_STATUS1, &regData);
 8000e28:	f107 030e 	add.w	r3, r7, #14
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	2108      	movs	r1, #8
 8000e30:	6878      	ldr	r0, [r7, #4]
 8000e32:	f000 f900 	bl	8001036 <ADP5360_ReadRegister>
 8000e36:	4603      	mov	r3, r0
 8000e38:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000e3a:	7bfb      	ldrb	r3, [r7, #15]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <ADP5360_GetChargingStatus+0x28>
		return status;
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	e006      	b.n	8000e52 <ADP5360_GetChargingStatus+0x36>
	}

	/* Extract the "CHARGE_STATUS" bits and update the device struct */
	dev->chargeStatus = regData & ADP5360_BITS_CHARGER_STATUS;
 8000e44:	7bbb      	ldrb	r3, [r7, #14]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	b2da      	uxtb	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	715a      	strb	r2, [r3, #5]

	return status;
 8000e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <ADP5360_GetBatteryChargerStatus>:

	return status;
}


ADP5360_StatusTypeDef ADP5360_GetBatteryChargerStatus(ADP5360_HandleTypeDef *dev){
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b084      	sub	sp, #16
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	73fb      	strb	r3, [r7, #15]
	uint8_t regData;

	/* Read the "ADP5360_REG_CHARGER_STATUS2" register */
	status = ADP5360_ReadRegister(dev, ADP5360_REG_CHARGER_STATUS2, &regData);
 8000e66:	f107 030e 	add.w	r3, r7, #14
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	2109      	movs	r1, #9
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f000 f8e1 	bl	8001036 <ADP5360_ReadRegister>
 8000e74:	4603      	mov	r3, r0
 8000e76:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <ADP5360_GetBatteryChargerStatus+0x28>
		return status;
 8000e7e:	7bfb      	ldrb	r3, [r7, #15]
 8000e80:	e006      	b.n	8000e90 <ADP5360_GetBatteryChargerStatus+0x36>
	}

	/* Extract the "BAT_CHG_STATUS" bits and update the device struct */
	dev->batteryChargerStatus = regData & ADP5360_BITS_BAT_CHG_STATUS;
 8000e82:	7bbb      	ldrb	r3, [r7, #14]
 8000e84:	f003 0307 	and.w	r3, r3, #7
 8000e88:	b2da      	uxtb	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	719a      	strb	r2, [r3, #6]

	return status;
 8000e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <ADP5360_SetBatteryCapacity>:


ADP5360_StatusTypeDef ADP5360_SetBatteryCapacity(ADP5360_HandleTypeDef *dev, uint16_t originalBatteryCapacity){
 8000e98:	b5b0      	push	{r4, r5, r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	807b      	strh	r3, [r7, #2]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	73fb      	strb	r3, [r7, #15]

	/* Update the device struct */
	dev->originalBatteryCapacity = originalBatteryCapacity;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	887a      	ldrh	r2, [r7, #2]
 8000eac:	811a      	strh	r2, [r3, #8]
	dev->effectiveBatteryCapacity = (dev->originalBatteryCapacity * (1.0 - (ADP5360_BATTERY_DEGRADATION_PER_OVERFLOW * dev->batterySOCACMOverflows)));
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	891b      	ldrh	r3, [r3, #8]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fc78 	bl	80007a8 <__aeabi_i2d>
 8000eb8:	4604      	mov	r4, r0
 8000eba:	460d      	mov	r5, r1
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	7a9b      	ldrb	r3, [r3, #10]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff fc71 	bl	80007a8 <__aeabi_i2d>
 8000ec6:	a31b      	add	r3, pc, #108	; (adr r3, 8000f34 <ADP5360_SetBatteryCapacity+0x9c>)
 8000ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ecc:	f7ff f9f0 	bl	80002b0 <__aeabi_dmul>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	f04f 0000 	mov.w	r0, #0
 8000ed8:	4915      	ldr	r1, [pc, #84]	; (8000f30 <ADP5360_SetBatteryCapacity+0x98>)
 8000eda:	f7ff fb17 	bl	800050c <__aeabi_dsub>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	4629      	mov	r1, r5
 8000ee6:	f7ff f9e3 	bl	80002b0 <__aeabi_dmul>
 8000eea:	4602      	mov	r2, r0
 8000eec:	460b      	mov	r3, r1
 8000eee:	4610      	mov	r0, r2
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f7ff fcc3 	bl	800087c <__aeabi_d2uiz>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	b29a      	uxth	r2, r3
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	819a      	strh	r2, [r3, #12]

	/* Convert  BAT_CAP (p. 46) */
	uint8_t regData = dev->effectiveBatteryCapacity / 2;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	899b      	ldrh	r3, [r3, #12]
 8000f02:	085b      	lsrs	r3, r3, #1
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	73bb      	strb	r3, [r7, #14]

	/* Write the "ADP5360_REG_BAT_CAP" register */
	status = ADP5360_WriteRegister(dev, ADP5360_REG_BAT_CAP, &regData);
 8000f0a:	f107 030e 	add.w	r3, r7, #14
 8000f0e:	461a      	mov	r2, r3
 8000f10:	2120      	movs	r1, #32
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f000 f8aa 	bl	800106c <ADP5360_WriteRegister>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <ADP5360_SetBatteryCapacity+0x8e>
		return status;
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	e000      	b.n	8000f28 <ADP5360_SetBatteryCapacity+0x90>
	}

	return status;
 8000f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f30:	3ff00000 	.word	0x3ff00000
 8000f34:	eb851eb8 	.word	0xeb851eb8
 8000f38:	3f8eb851 	.word	0x3f8eb851

08000f3c <ADP5360_GetBatteryCharge>:

	return status;

}

ADP5360_StatusTypeDef ADP5360_GetBatteryCharge(ADP5360_HandleTypeDef *dev){
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000f44:	2300      	movs	r3, #0
 8000f46:	73fb      	strb	r3, [r7, #15]
	uint8_t regData;

	/* Read the "ADP5360_REG_BAT_SOC" register */
	status = ADP5360_ReadRegister(dev, ADP5360_REG_BAT_SOC, &regData);
 8000f48:	f107 030e 	add.w	r3, r7, #14
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	2121      	movs	r1, #33	; 0x21
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f000 f870 	bl	8001036 <ADP5360_ReadRegister>
 8000f56:	4603      	mov	r3, r0
 8000f58:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <ADP5360_GetBatteryCharge+0x28>
		return status;
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	e006      	b.n	8000f72 <ADP5360_GetBatteryCharge+0x36>
	}

	/* Extract "BAT_SOC" bits and update the device struct */
	dev->batteryChargePercentage = regData & ADP5360_BITS_BAT_SOC;
 8000f64:	7bbb      	ldrb	r3, [r7, #14]
 8000f66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	71da      	strb	r2, [r3, #7]

	return status;
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <ADP5360_DisableBuckBoost>:
	dev->buckBoostEnabled = true;

	return status;
}

ADP5360_StatusTypeDef ADP5360_DisableBuckBoost(ADP5360_HandleTypeDef *dev){
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b084      	sub	sp, #16
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000f82:	2300      	movs	r3, #0
 8000f84:	73fb      	strb	r3, [r7, #15]
	uint8_t regData;

	/* Read the "ADP5360_REG_BUCK_BOOST_CONFIG" register */
	status = ADP5360_ReadRegister(dev, ADP5360_REG_BUCK_BOOST_CONFIG, &regData);
 8000f86:	f107 030e 	add.w	r3, r7, #14
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	212b      	movs	r1, #43	; 0x2b
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f000 f851 	bl	8001036 <ADP5360_ReadRegister>
 8000f94:	4603      	mov	r3, r0
 8000f96:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <ADP5360_DisableBuckBoost+0x28>
		return status;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	e016      	b.n	8000fd0 <ADP5360_DisableBuckBoost+0x56>
	}

	/* Set the "EN_BUCKBST" bit low */
	regData &= ~ADP5360_BIT_EN_BUCKBST;
 8000fa2:	7bbb      	ldrb	r3, [r7, #14]
 8000fa4:	f023 0301 	bic.w	r3, r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	73bb      	strb	r3, [r7, #14]

	/* Write the "ADP5360_REG_BUCK_BOOST_CONFIG" register */
	status = ADP5360_WriteRegister(dev, ADP5360_REG_BUCK_BOOST_CONFIG, &regData);
 8000fac:	f107 030e 	add.w	r3, r7, #14
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	212b      	movs	r1, #43	; 0x2b
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f000 f859 	bl	800106c <ADP5360_WriteRegister>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <ADP5360_DisableBuckBoost+0x4e>
		return status;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	e003      	b.n	8000fd0 <ADP5360_DisableBuckBoost+0x56>
	}

	/* Update the device struct */
	dev->buckBoostEnabled = false;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	755a      	strb	r2, [r3, #21]

	return status;
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <ADP5360_EnableInterrupts>:

ADP5360_StatusTypeDef ADP5360_EnableInterrupts(ADP5360_HandleTypeDef *dev){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]

	ADP5360_StatusTypeDef status = ADP5360_OK;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	73fb      	strb	r3, [r7, #15]
	uint8_t regData = 0x00;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	73bb      	strb	r3, [r7, #14]

	/* Configure "ADP5360_REG_INTERRUPT_ENABLE1" */
	regData = ADP5360_VBUS_INT | ADP5360_CHG_INT | ADP5360_BAT_INT | ADP5360_THR_INT | ADP5360_BATPRO_INT | ADP5360_ADPICHG_INT | ADP5360_SOCACM_INT | ADP5360_SOCLOW_INT;
 8000fe8:	23c7      	movs	r3, #199	; 0xc7
 8000fea:	73bb      	strb	r3, [r7, #14]

	/* Write the "ADP5360_REG_INTERRUPT_ENABLE1" register */
	status = ADP5360_WriteRegister(dev, ADP5360_REG_INTERRUPT_ENABLE1, &regData);
 8000fec:	f107 030e 	add.w	r3, r7, #14
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	2132      	movs	r1, #50	; 0x32
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f000 f839 	bl	800106c <ADP5360_WriteRegister>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <ADP5360_EnableInterrupts+0x30>
		return status;
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	e012      	b.n	800102e <ADP5360_EnableInterrupts+0x56>
	}

	/* Configure "ADP5360_REG_INTERRUPT_ENABLE2" */
	regData = 0x00;
 8001008:	2300      	movs	r3, #0
 800100a:	73bb      	strb	r3, [r7, #14]
	regData = ADP5360_BUCKBSTPG_INT | ADP5360_BUCKPG_INT | ADP5360_WD_INT | ADP5360_MR_INT;
 800100c:	2300      	movs	r3, #0
 800100e:	73bb      	strb	r3, [r7, #14]

	/* Write the "ADP5360_REG_INTERRUPT_ENABLE2" register */
	status = ADP5360_WriteRegister(dev, ADP5360_REG_INTERRUPT_ENABLE2, &regData);
 8001010:	f107 030e 	add.w	r3, r7, #14
 8001014:	461a      	mov	r2, r3
 8001016:	2133      	movs	r1, #51	; 0x33
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f000 f827 	bl	800106c <ADP5360_WriteRegister>
 800101e:	4603      	mov	r3, r0
 8001020:	73fb      	strb	r3, [r7, #15]
	if (status != ADP5360_OK){
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <ADP5360_EnableInterrupts+0x54>
		return status;
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	e000      	b.n	800102e <ADP5360_EnableInterrupts+0x56>
	}

	return status;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <ADP5360_ReadRegister>:
	}

	return status;
}

ADP5360_StatusTypeDef ADP5360_ReadRegister(ADP5360_HandleTypeDef *dev, uint8_t reg, uint8_t *data){
 8001036:	b580      	push	{r7, lr}
 8001038:	b088      	sub	sp, #32
 800103a:	af04      	add	r7, sp, #16
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	460b      	mov	r3, r1
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Read(dev->i2cHandle, ADP5360_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	6818      	ldr	r0, [r3, #0]
 8001048:	7afb      	ldrb	r3, [r7, #11]
 800104a:	b29a      	uxth	r2, r3
 800104c:	f04f 33ff 	mov.w	r3, #4294967295
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	2301      	movs	r3, #1
 8001054:	9301      	str	r3, [sp, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2301      	movs	r3, #1
 800105c:	218c      	movs	r1, #140	; 0x8c
 800105e:	f004 fc59 	bl	8005914 <HAL_I2C_Mem_Read>
 8001062:	4603      	mov	r3, r0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <ADP5360_WriteRegister>:

ADP5360_StatusTypeDef ADP5360_WriteRegister(ADP5360_HandleTypeDef *dev, uint8_t reg, uint8_t *data){
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af04      	add	r7, sp, #16
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	460b      	mov	r3, r1
 8001076:	607a      	str	r2, [r7, #4]
 8001078:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Write(dev->i2cHandle, ADP5360_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	7afb      	ldrb	r3, [r7, #11]
 8001080:	b29a      	uxth	r2, r3
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	2301      	movs	r3, #1
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	218c      	movs	r1, #140	; 0x8c
 8001094:	f004 fb2a 	bl	80056ec <HAL_I2C_Mem_Write>
 8001098:	4603      	mov	r3, r0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a8:	f002 fb02 	bl	80036b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ac:	f000 f836 	bl	800111c <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 80010b0:	f000 f89e 	bl	80011f0 <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b4:	f000 ff06 	bl	8001ec4 <MX_GPIO_Init>
  MX_DCACHE1_Init();
 80010b8:	f000 f918 	bl	80012ec <MX_DCACHE1_Init>
  MX_DCACHE2_Init();
 80010bc:	f000 f92c 	bl	8001318 <MX_DCACHE2_Init>
  MX_ICACHE_Init();
 80010c0:	f000 fbde 	bl	8001880 <MX_ICACHE_Init>
  MX_LPUART1_UART_Init();
 80010c4:	f000 fc0e 	bl	80018e4 <MX_LPUART1_UART_Init>
  MX_OCTOSPI1_Init();
 80010c8:	f000 fd74 	bl	8001bb4 <MX_OCTOSPI1_Init>
  MX_CRC_Init();
 80010cc:	f000 f8ec 	bl	80012a8 <MX_CRC_Init>
  MX_DMA2D_Init();
 80010d0:	f000 f938 	bl	8001344 <MX_DMA2D_Init>
  MX_DSIHOST_DSI_Init();
 80010d4:	f000 f974 	bl	80013c0 <MX_DSIHOST_DSI_Init>
  MX_GFXMMU_Init();
 80010d8:	f000 fa6e 	bl	80015b8 <MX_GFXMMU_Init>
  MX_GPU2D_Init();
 80010dc:	f000 fabc 	bl	8001658 <MX_GPU2D_Init>
  MX_LTDC_Init();
 80010e0:	f000 fce4 	bl	8001aac <MX_LTDC_Init>
  MX_RTC_Init();
 80010e4:	f000 fdfe 	bl	8001ce4 <MX_RTC_Init>
  MX_ADF1_Init();
 80010e8:	f000 f890 	bl	800120c <MX_ADF1_Init>
  MX_I2C1_Init();
 80010ec:	f000 fac8 	bl	8001680 <MX_I2C1_Init>
  MX_I2C2_Init();
 80010f0:	f000 fb06 	bl	8001700 <MX_I2C2_Init>
  MX_I2C4_Init();
 80010f4:	f000 fb44 	bl	8001780 <MX_I2C4_Init>
  MX_I2C6_Init();
 80010f8:	f000 fb82 	bl	8001800 <MX_I2C6_Init>
  MX_USART1_UART_Init();
 80010fc:	f000 fc3e 	bl	800197c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001100:	f000 fc88 	bl	8001a14 <MX_USART6_UART_Init>
  MX_SPI1_Init();
 8001104:	f000 fe70 	bl	8001de8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ADP5360_Init(&hadp5360, &hi2c2);
 8001108:	4902      	ldr	r1, [pc, #8]	; (8001114 <main+0x70>)
 800110a:	4803      	ldr	r0, [pc, #12]	; (8001118 <main+0x74>)
 800110c:	f7ff fd66 	bl	8000bdc <ADP5360_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001110:	e7fe      	b.n	8001110 <main+0x6c>
 8001112:	bf00      	nop
 8001114:	20000f90 	.word	0x20000f90
 8001118:	2000140c 	.word	0x2000140c

0800111c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b09e      	sub	sp, #120	; 0x78
 8001120:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001122:	f107 0318 	add.w	r3, r7, #24
 8001126:	2260      	movs	r2, #96	; 0x60
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f00d f8a1 	bl	800e272 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001130:	463b      	mov	r3, r7
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
 800113c:	611a      	str	r2, [r3, #16]
 800113e:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001140:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001144:	f006 ff88 	bl	8008058 <HAL_PWREx_ControlVoltageScaling>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0x36>
  {
    Error_Handler();
 800114e:	f001 f943 	bl	80023d8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001152:	f006 ff71 	bl	8008038 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001156:	4b25      	ldr	r3, [pc, #148]	; (80011ec <SystemClock_Config+0xd0>)
 8001158:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800115c:	4a23      	ldr	r2, [pc, #140]	; (80011ec <SystemClock_Config+0xd0>)
 800115e:	f023 0318 	bic.w	r3, r3, #24
 8001162:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001166:	2305      	movs	r3, #5
 8001168:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800116a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800116e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001170:	2381      	movs	r3, #129	; 0x81
 8001172:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001174:	2302      	movs	r3, #2
 8001176:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001178:	2303      	movs	r3, #3
 800117a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 800117c:	2300      	movs	r3, #0
 800117e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001180:	2301      	movs	r3, #1
 8001182:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001184:	230a      	movs	r3, #10
 8001186:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001188:	2302      	movs	r3, #2
 800118a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800118c:	2302      	movs	r3, #2
 800118e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8001190:	2301      	movs	r3, #1
 8001192:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001194:	230c      	movs	r3, #12
 8001196:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800119c:	f107 0318 	add.w	r3, r7, #24
 80011a0:	4618      	mov	r0, r3
 80011a2:	f007 f845 	bl	8008230 <HAL_RCC_OscConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011ac:	f001 f914 	bl	80023d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b0:	231f      	movs	r3, #31
 80011b2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b4:	2303      	movs	r3, #3
 80011b6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b8:	2300      	movs	r3, #0
 80011ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011bc:	2300      	movs	r3, #0
 80011be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80011c4:	2300      	movs	r3, #0
 80011c6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011c8:	463b      	mov	r3, r7
 80011ca:	2104      	movs	r1, #4
 80011cc:	4618      	mov	r0, r3
 80011ce:	f007 ff0b 	bl	8008fe8 <HAL_RCC_ClockConfig>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011d8:	f001 f8fe 	bl	80023d8 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80011dc:	f008 fa86 	bl	80096ec <HAL_RCC_EnableCSS>

  /** Enables the Clock Security System
  */
  HAL_RCCEx_EnableLSECSS();
 80011e0:	f00b fa02 	bl	800c5e8 <HAL_RCCEx_EnableLSECSS>
}
 80011e4:	bf00      	nop
 80011e6:	3778      	adds	r7, #120	; 0x78
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	46020c00 	.word	0x46020c00

080011f0 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 80011f4:	f007 f80c 	bl	8008210 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 80011f8:	2002      	movs	r0, #2
 80011fa:	f006 ffb9 	bl	8008170 <HAL_PWREx_ConfigSupply>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8001204:	f001 f8e8 	bl	80023d8 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}

0800120c <MX_ADF1_Init>:
  * @brief ADF1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADF1_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END ADF1_Init 1 */

  /**
    AdfHandle0 structure initialization and HAL_MDF_Init function call
  */
  AdfHandle0.Instance = ADF1_Filter0;
 8001210:	4b22      	ldr	r3, [pc, #136]	; (800129c <MX_ADF1_Init+0x90>)
 8001212:	4a23      	ldr	r2, [pc, #140]	; (80012a0 <MX_ADF1_Init+0x94>)
 8001214:	601a      	str	r2, [r3, #0]
  AdfHandle0.Init.CommonParam.ProcClockDivider = 1;
 8001216:	4b21      	ldr	r3, [pc, #132]	; (800129c <MX_ADF1_Init+0x90>)
 8001218:	2201      	movs	r2, #1
 800121a:	609a      	str	r2, [r3, #8]
  AdfHandle0.Init.CommonParam.OutputClock.Activation = DISABLE;
 800121c:	4b1f      	ldr	r3, [pc, #124]	; (800129c <MX_ADF1_Init+0x90>)
 800121e:	2200      	movs	r2, #0
 8001220:	731a      	strb	r2, [r3, #12]
  AdfHandle0.Init.SerialInterface.Activation = ENABLE;
 8001222:	4b1e      	ldr	r3, [pc, #120]	; (800129c <MX_ADF1_Init+0x90>)
 8001224:	2201      	movs	r2, #1
 8001226:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  AdfHandle0.Init.SerialInterface.Mode = MDF_SITF_NORMAL_SPI_MODE;
 800122a:	4b1c      	ldr	r3, [pc, #112]	; (800129c <MX_ADF1_Init+0x90>)
 800122c:	2210      	movs	r2, #16
 800122e:	629a      	str	r2, [r3, #40]	; 0x28
  AdfHandle0.Init.SerialInterface.ClockSource = MDF_SITF_CCK0_SOURCE;
 8001230:	4b1a      	ldr	r3, [pc, #104]	; (800129c <MX_ADF1_Init+0x90>)
 8001232:	2200      	movs	r2, #0
 8001234:	62da      	str	r2, [r3, #44]	; 0x2c
  AdfHandle0.Init.SerialInterface.Threshold = 4;
 8001236:	4b19      	ldr	r3, [pc, #100]	; (800129c <MX_ADF1_Init+0x90>)
 8001238:	2204      	movs	r2, #4
 800123a:	631a      	str	r2, [r3, #48]	; 0x30
  AdfHandle0.Init.FilterBistream = MDF_BITSTREAM0_FALLING;
 800123c:	4b17      	ldr	r3, [pc, #92]	; (800129c <MX_ADF1_Init+0x90>)
 800123e:	2201      	movs	r2, #1
 8001240:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_MDF_Init(&AdfHandle0) != HAL_OK)
 8001242:	4816      	ldr	r0, [pc, #88]	; (800129c <MX_ADF1_Init+0x90>)
 8001244:	f005 fbca 	bl	80069dc <HAL_MDF_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_ADF1_Init+0x46>
  {
    Error_Handler();
 800124e:	f001 f8c3 	bl	80023d8 <Error_Handler>
  /**
    AdfFilterConfig0 structure initialization

    WARNING : only structure is filled, no specific init function call for filter
  */
  AdfFilterConfig0.DataSource = MDF_DATA_SOURCE_BSMX;
 8001252:	4b14      	ldr	r3, [pc, #80]	; (80012a4 <MX_ADF1_Init+0x98>)
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
  AdfFilterConfig0.Delay = 0;
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <MX_ADF1_Init+0x98>)
 800125a:	2200      	movs	r2, #0
 800125c:	605a      	str	r2, [r3, #4]
  AdfFilterConfig0.CicMode = MDF_ONE_FILTER_SINC4;
 800125e:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <MX_ADF1_Init+0x98>)
 8001260:	2240      	movs	r2, #64	; 0x40
 8001262:	609a      	str	r2, [r3, #8]
  AdfFilterConfig0.DecimationRatio = 2;
 8001264:	4b0f      	ldr	r3, [pc, #60]	; (80012a4 <MX_ADF1_Init+0x98>)
 8001266:	2202      	movs	r2, #2
 8001268:	60da      	str	r2, [r3, #12]
  AdfFilterConfig0.Gain = 0;
 800126a:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <MX_ADF1_Init+0x98>)
 800126c:	2200      	movs	r2, #0
 800126e:	615a      	str	r2, [r3, #20]
  AdfFilterConfig0.ReshapeFilter.Activation = DISABLE;
 8001270:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <MX_ADF1_Init+0x98>)
 8001272:	2200      	movs	r2, #0
 8001274:	761a      	strb	r2, [r3, #24]
  AdfFilterConfig0.HighPassFilter.Activation = DISABLE;
 8001276:	4b0b      	ldr	r3, [pc, #44]	; (80012a4 <MX_ADF1_Init+0x98>)
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2020 	strb.w	r2, [r3, #32]
  AdfFilterConfig0.SoundActivity.Activation = DISABLE;
 800127e:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <MX_ADF1_Init+0x98>)
 8001280:	2200      	movs	r2, #0
 8001282:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  AdfFilterConfig0.AcquisitionMode = MDF_MODE_ASYNC_CONT;
 8001286:	4b07      	ldr	r3, [pc, #28]	; (80012a4 <MX_ADF1_Init+0x98>)
 8001288:	2200      	movs	r2, #0
 800128a:	665a      	str	r2, [r3, #100]	; 0x64
  AdfFilterConfig0.FifoThreshold = MDF_FIFO_THRESHOLD_NOT_EMPTY;
 800128c:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <MX_ADF1_Init+0x98>)
 800128e:	2200      	movs	r2, #0
 8001290:	669a      	str	r2, [r3, #104]	; 0x68
  AdfFilterConfig0.DiscardSamples = 0;
 8001292:	4b04      	ldr	r3, [pc, #16]	; (80012a4 <MX_ADF1_Init+0x98>)
 8001294:	2200      	movs	r2, #0
 8001296:	66da      	str	r2, [r3, #108]	; 0x6c
  /* USER CODE BEGIN ADF1_Init 2 */

  /* USER CODE END ADF1_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000d28 	.word	0x20000d28
 80012a0:	46024080 	.word	0x46024080
 80012a4:	20000d6c 	.word	0x20000d6c

080012a8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80012ac:	4b0d      	ldr	r3, [pc, #52]	; (80012e4 <MX_CRC_Init+0x3c>)
 80012ae:	4a0e      	ldr	r2, [pc, #56]	; (80012e8 <MX_CRC_Init+0x40>)
 80012b0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80012b2:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <MX_CRC_Init+0x3c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <MX_CRC_Init+0x3c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80012be:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <MX_CRC_Init+0x3c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80012c4:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <MX_CRC_Init+0x3c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <MX_CRC_Init+0x3c>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80012d0:	4804      	ldr	r0, [pc, #16]	; (80012e4 <MX_CRC_Init+0x3c>)
 80012d2:	f002 fb3f 	bl	8003954 <HAL_CRC_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80012dc:	f001 f87c 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000de8 	.word	0x20000de8
 80012e8:	40023000 	.word	0x40023000

080012ec <MX_DCACHE1_Init>:
  * @brief DCACHE1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCACHE1_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE1_Init 0 */

  /* USER CODE BEGIN DCACHE1_Init 1 */

  /* USER CODE END DCACHE1_Init 1 */
  hdcache1.Instance = DCACHE1;
 80012f0:	4b07      	ldr	r3, [pc, #28]	; (8001310 <MX_DCACHE1_Init+0x24>)
 80012f2:	4a08      	ldr	r2, [pc, #32]	; (8001314 <MX_DCACHE1_Init+0x28>)
 80012f4:	601a      	str	r2, [r3, #0]
  hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 80012f6:	4b06      	ldr	r3, [pc, #24]	; (8001310 <MX_DCACHE1_Init+0x24>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 80012fc:	4804      	ldr	r0, [pc, #16]	; (8001310 <MX_DCACHE1_Init+0x24>)
 80012fe:	f002 fc1b 	bl	8003b38 <HAL_DCACHE_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_DCACHE1_Init+0x20>
  {
    Error_Handler();
 8001308:	f001 f866 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE1_Init 2 */

  /* USER CODE END DCACHE1_Init 2 */

}
 800130c:	bf00      	nop
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000e0c 	.word	0x20000e0c
 8001314:	40031400 	.word	0x40031400

08001318 <MX_DCACHE2_Init>:
  * @brief DCACHE2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCACHE2_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE2_Init 0 */

  /* USER CODE BEGIN DCACHE2_Init 1 */

  /* USER CODE END DCACHE2_Init 1 */
  hdcache2.Instance = DCACHE2;
 800131c:	4b07      	ldr	r3, [pc, #28]	; (800133c <MX_DCACHE2_Init+0x24>)
 800131e:	4a08      	ldr	r2, [pc, #32]	; (8001340 <MX_DCACHE2_Init+0x28>)
 8001320:	601a      	str	r2, [r3, #0]
  hdcache2.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <MX_DCACHE2_Init+0x24>)
 8001324:	2200      	movs	r2, #0
 8001326:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache2) != HAL_OK)
 8001328:	4804      	ldr	r0, [pc, #16]	; (800133c <MX_DCACHE2_Init+0x24>)
 800132a:	f002 fc05 	bl	8003b38 <HAL_DCACHE_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_DCACHE2_Init+0x20>
  {
    Error_Handler();
 8001334:	f001 f850 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE2_Init 2 */

  /* USER CODE END DCACHE2_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000e38 	.word	0x20000e38
 8001340:	40031800 	.word	0x40031800

08001344 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001348:	4b1b      	ldr	r3, [pc, #108]	; (80013b8 <MX_DMA2D_Init+0x74>)
 800134a:	4a1c      	ldr	r2, [pc, #112]	; (80013bc <MX_DMA2D_Init+0x78>)
 800134c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800134e:	4b1a      	ldr	r3, [pc, #104]	; (80013b8 <MX_DMA2D_Init+0x74>)
 8001350:	2200      	movs	r2, #0
 8001352:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001354:	4b18      	ldr	r3, [pc, #96]	; (80013b8 <MX_DMA2D_Init+0x74>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 608;
 800135a:	4b17      	ldr	r3, [pc, #92]	; (80013b8 <MX_DMA2D_Init+0x74>)
 800135c:	f44f 7218 	mov.w	r2, #608	; 0x260
 8001360:	60da      	str	r2, [r3, #12]
  hdma2d.Init.BytesSwap = DMA2D_BYTES_REGULAR;
 8001362:	4b15      	ldr	r3, [pc, #84]	; (80013b8 <MX_DMA2D_Init+0x74>)
 8001364:	2200      	movs	r2, #0
 8001366:	619a      	str	r2, [r3, #24]
  hdma2d.Init.LineOffsetMode = DMA2D_LOM_PIXELS;
 8001368:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <MX_DMA2D_Init+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	61da      	str	r2, [r3, #28]
  hdma2d.LayerCfg[1].InputOffset = 0;
 800136e:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <MX_DMA2D_Init+0x74>)
 8001370:	2200      	movs	r2, #0
 8001372:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001374:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <MX_DMA2D_Init+0x74>)
 8001376:	2200      	movs	r2, #0
 8001378:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800137a:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <MX_DMA2D_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001380:	4b0d      	ldr	r3, [pc, #52]	; (80013b8 <MX_DMA2D_Init+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8001386:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <MX_DMA2D_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	651a      	str	r2, [r3, #80]	; 0x50
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 800138c:	4b0a      	ldr	r3, [pc, #40]	; (80013b8 <MX_DMA2D_Init+0x74>)
 800138e:	2200      	movs	r2, #0
 8001390:	655a      	str	r2, [r3, #84]	; 0x54
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001392:	4809      	ldr	r0, [pc, #36]	; (80013b8 <MX_DMA2D_Init+0x74>)
 8001394:	f002 fd20 	bl	8003dd8 <HAL_DMA2D_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_DMA2D_Init+0x5e>
  {
    Error_Handler();
 800139e:	f001 f81b 	bl	80023d8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80013a2:	2101      	movs	r1, #1
 80013a4:	4804      	ldr	r0, [pc, #16]	; (80013b8 <MX_DMA2D_Init+0x74>)
 80013a6:	f002 fe89 	bl	80040bc <HAL_DMA2D_ConfigLayer>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_DMA2D_Init+0x70>
  {
    Error_Handler();
 80013b0:	f001 f812 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000e64 	.word	0x20000e64
 80013bc:	4002b000 	.word	0x4002b000

080013c0 <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b0ae      	sub	sp, #184	; 0xb8
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 80013c6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
 80013d4:	611a      	str	r2, [r3, #16]
 80013d6:	615a      	str	r2, [r3, #20]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 80013d8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80013dc:	2224      	movs	r2, #36	; 0x24
 80013de:	2100      	movs	r1, #0
 80013e0:	4618      	mov	r0, r3
 80013e2:	f00c ff46 	bl	800e272 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 80013e6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]
 80013f6:	615a      	str	r2, [r3, #20]
  DSI_LPCmdTypeDef LPCmd = {0};
 80013f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013fc:	2234      	movs	r2, #52	; 0x34
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f00c ff36 	bl	800e272 <memset>
  DSI_CmdCfgTypeDef CmdCfg = {0};
 8001406:	1d3b      	adds	r3, r7, #4
 8001408:	222c      	movs	r2, #44	; 0x2c
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f00c ff30 	bl	800e272 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8001412:	4b67      	ldr	r3, [pc, #412]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 8001414:	4a67      	ldr	r2, [pc, #412]	; (80015b4 <MX_DSIHOST_DSI_Init+0x1f4>)
 8001416:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8001418:	4b65      	ldr	r3, [pc, #404]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 800141a:	2200      	movs	r2, #0
 800141c:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 800141e:	4b64      	ldr	r3, [pc, #400]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 8001420:	2204      	movs	r2, #4
 8001422:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_ONE_DATA_LANE;
 8001424:	4b62      	ldr	r3, [pc, #392]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 8001426:	2200      	movs	r2, #0
 8001428:	60da      	str	r2, [r3, #12]
  hdsi.Init.PHYFrequencyRange = DSI_DPHY_FRANGE_450MHZ_510MHZ;
 800142a:	4b61      	ldr	r3, [pc, #388]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 800142c:	2208      	movs	r2, #8
 800142e:	611a      	str	r2, [r3, #16]
  hdsi.Init.PHYLowPowerOffset = PHY_LP_OFFSSET_0_CLKP;
 8001430:	4b5f      	ldr	r3, [pc, #380]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 8001432:	2200      	movs	r2, #0
 8001434:	615a      	str	r2, [r3, #20]
  PLLInit.PLLNDIV = 125;
 8001436:	237d      	movs	r3, #125	; 0x7d
 8001438:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  PLLInit.PLLIDF = DSI_PLL_IN_DIV4;
 800143c:	2304      	movs	r3, #4
 800143e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  PLLInit.PLLODF = DSI_PLL_OUT_DIV2;
 8001442:	2302      	movs	r3, #2
 8001444:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  PLLInit.PLLVCORange = DSI_DPHY_VCO_FRANGE_800MHZ_1GHZ;
 8001448:	2301      	movs	r3, #1
 800144a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  PLLInit.PLLChargePump = DSI_PLL_CHARGE_PUMP_2000HZ_4400HZ;
 800144e:	2300      	movs	r3, #0
 8001450:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  PLLInit.PLLTuning = DSI_PLL_LOOP_FILTER_2000HZ_4400HZ;
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 800145a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800145e:	4619      	mov	r1, r3
 8001460:	4853      	ldr	r0, [pc, #332]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 8001462:	f002 ffd3 	bl	800440c <HAL_DSI_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_DSIHOST_DSI_Init+0xb0>
  {
    Error_Handler();
 800146c:	f000 ffb4 	bl	80023d8 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8001470:	2301      	movs	r3, #1
 8001472:	67fb      	str	r3, [r7, #124]	; 0x7c
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  HostTimeouts.LowPowerReceptionTimeout = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  HostTimeouts.HighSpeedReadTimeout = 0;
 8001480:	2300      	movs	r3, #0
 8001482:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.LowPowerReadTimeout = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.HighSpeedWriteTimeout = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.LowPowerWriteTimeout = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  HostTimeouts.BTATimeout = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 80014a4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80014a8:	4619      	mov	r1, r3
 80014aa:	4841      	ldr	r0, [pc, #260]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 80014ac:	f003 fc5e 	bl	8004d6c <HAL_DSI_ConfigHostTimeouts>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_DSIHOST_DSI_Init+0xfa>
  {
    Error_Handler();
 80014b6:	f000 ff8f 	bl	80023d8 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 10;
 80014ba:	230a      	movs	r3, #10
 80014bc:	667b      	str	r3, [r7, #100]	; 0x64
  PhyTimings.ClockLaneLP2HSTime = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	66bb      	str	r3, [r7, #104]	; 0x68
  PhyTimings.DataLaneHS2LPTime = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  PhyTimings.DataLaneLP2HSTime = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.DataLaneMaxReadTime = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	677b      	str	r3, [r7, #116]	; 0x74
  PhyTimings.StopWaitTime = 10;
 80014ce:	230a      	movs	r3, #10
 80014d0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 80014d2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80014d6:	4619      	mov	r1, r3
 80014d8:	4835      	ldr	r0, [pc, #212]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 80014da:	f003 fbb1 	bl	8004c40 <HAL_DSI_ConfigPhyTimer>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_DSIHOST_DSI_Init+0x128>
  {
    Error_Handler();
 80014e4:	f000 ff78 	bl	80023d8 <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 80014e8:	2104      	movs	r1, #4
 80014ea:	4831      	ldr	r0, [pc, #196]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 80014ec:	f003 fb80 	bl	8004bf0 <HAL_DSI_ConfigFlowControl>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_DSIHOST_DSI_Init+0x13a>
  {
    Error_Handler();
 80014f6:	f000 ff6f 	bl	80023d8 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 80014fa:	2100      	movs	r1, #0
 80014fc:	482c      	ldr	r0, [pc, #176]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 80014fe:	f003 f859 	bl	80045b4 <HAL_DSI_ConfigErrorMonitor>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_DSIHOST_DSI_Init+0x14c>
  {
    Error_Handler();
 8001508:	f000 ff66 	bl	80023d8 <Error_Handler>
  }
  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_DISABLE;
 800150c:	2300      	movs	r3, #0
 800150e:	633b      	str	r3, [r7, #48]	; 0x30
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_DISABLE;
 8001510:	2300      	movs	r3, #0
 8001512:	637b      	str	r3, [r7, #52]	; 0x34
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_DISABLE;
 8001514:	2300      	movs	r3, #0
 8001516:	63bb      	str	r3, [r7, #56]	; 0x38
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_DISABLE;
 8001518:	2300      	movs	r3, #0
 800151a:	63fb      	str	r3, [r7, #60]	; 0x3c
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	643b      	str	r3, [r7, #64]	; 0x40
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_DISABLE;
 8001520:	2300      	movs	r3, #0
 8001522:	647b      	str	r3, [r7, #68]	; 0x44
  LPCmd.LPGenLongWrite = DSI_LP_GLW_DISABLE;
 8001524:	2300      	movs	r3, #0
 8001526:	64bb      	str	r3, [r7, #72]	; 0x48
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_DISABLE;
 8001528:	2300      	movs	r3, #0
 800152a:	64fb      	str	r3, [r7, #76]	; 0x4c
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_DISABLE;
 800152c:	2300      	movs	r3, #0
 800152e:	653b      	str	r3, [r7, #80]	; 0x50
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	657b      	str	r3, [r7, #84]	; 0x54
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_DISABLE;
 8001534:	2300      	movs	r3, #0
 8001536:	65bb      	str	r3, [r7, #88]	; 0x58
  LPCmd.LPMaxReadPacket = DSI_LP_MRDP_DISABLE;
 8001538:	2300      	movs	r3, #0
 800153a:	65fb      	str	r3, [r7, #92]	; 0x5c
  LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 800153c:	2300      	movs	r3, #0
 800153e:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 8001540:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001544:	4619      	mov	r1, r3
 8001546:	481a      	ldr	r0, [pc, #104]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 8001548:	f003 faf4 	bl	8004b34 <HAL_DSI_ConfigCommand>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_DSIHOST_DSI_Init+0x196>
  {
    Error_Handler();
 8001552:	f000 ff41 	bl	80023d8 <Error_Handler>
  }
  CmdCfg.ColorCoding = DSI_RGB888;
 8001556:	2305      	movs	r3, #5
 8001558:	60bb      	str	r3, [r7, #8]
  CmdCfg.CommandSize = 416;
 800155a:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 800155e:	60fb      	str	r3, [r7, #12]
  CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 8001560:	2310      	movs	r3, #16
 8001562:	613b      	str	r3, [r7, #16]
  CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
  CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
  CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
  CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  CmdCfg.VSyncPol = DSI_VSYNC_RISING;
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
  CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 8001578:	2340      	movs	r3, #64	; 0x40
 800157a:	62bb      	str	r3, [r7, #40]	; 0x28
  CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 800157c:	2300      	movs	r3, #0
 800157e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 8001580:	1d3b      	adds	r3, r7, #4
 8001582:	4619      	mov	r1, r3
 8001584:	480a      	ldr	r0, [pc, #40]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 8001586:	f003 f9fe 	bl	8004986 <HAL_DSI_ConfigAdaptedCommandMode>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_DSIHOST_DSI_Init+0x1d4>
  {
    Error_Handler();
 8001590:	f000 ff22 	bl	80023d8 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 8001594:	2100      	movs	r1, #0
 8001596:	4806      	ldr	r0, [pc, #24]	; (80015b0 <MX_DSIHOST_DSI_Init+0x1f0>)
 8001598:	f003 f9ca 	bl	8004930 <HAL_DSI_SetGenericVCID>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_DSIHOST_DSI_Init+0x1e6>
  {
    Error_Handler();
 80015a2:	f000 ff19 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 80015a6:	bf00      	nop
 80015a8:	37b8      	adds	r7, #184	; 0xb8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000ec4 	.word	0x20000ec4
 80015b4:	40016c00 	.word	0x40016c00

080015b8 <MX_GFXMMU_Init>:
  * @brief GFXMMU Initialization Function
  * @param None
  * @retval None
  */
static void MX_GFXMMU_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END GFXMMU_Init 0 */

  /* USER CODE BEGIN GFXMMU_Init 1 */

  /* USER CODE END GFXMMU_Init 1 */
  hgfxmmu.Instance = GFXMMU;
 80015bc:	4b23      	ldr	r3, [pc, #140]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015be:	4a24      	ldr	r2, [pc, #144]	; (8001650 <MX_GFXMMU_Init+0x98>)
 80015c0:	601a      	str	r2, [r3, #0]
  hgfxmmu.Init.BlocksPerLine = GFXMMU_256BLOCKS;
 80015c2:	4b22      	ldr	r3, [pc, #136]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	605a      	str	r2, [r3, #4]
  hgfxmmu.Init.DefaultValue = 0;
 80015c8:	4b20      	ldr	r3, [pc, #128]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  hgfxmmu.Init.Buffers.Buf0Address = 0;
 80015ce:	4b1f      	ldr	r3, [pc, #124]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
  hgfxmmu.Init.Buffers.Buf1Address = 0;
 80015d4:	4b1d      	ldr	r3, [pc, #116]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	611a      	str	r2, [r3, #16]
  hgfxmmu.Init.Buffers.Buf2Address = 0;
 80015da:	4b1c      	ldr	r3, [pc, #112]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015dc:	2200      	movs	r2, #0
 80015de:	615a      	str	r2, [r3, #20]
  hgfxmmu.Init.Buffers.Buf3Address = 0;
 80015e0:	4b1a      	ldr	r3, [pc, #104]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	619a      	str	r2, [r3, #24]
  hgfxmmu.Init.CachePrefetch.Activation = ENABLE;
 80015e6:	4b19      	ldr	r3, [pc, #100]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	771a      	strb	r2, [r3, #28]
  hgfxmmu.Init.CachePrefetch.CacheLock = GFXMMU_CACHE_LOCK_ENABLE;
 80015ec:	4b17      	ldr	r3, [pc, #92]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015f2:	621a      	str	r2, [r3, #32]
  hgfxmmu.Init.CachePrefetch.CacheLockBuffer = GFXMMU_CACHE_LOCK_BUFFER0;
 80015f4:	4b15      	ldr	r3, [pc, #84]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	625a      	str	r2, [r3, #36]	; 0x24
  hgfxmmu.Init.CachePrefetch.CacheForce = GFXMMU_CACHE_FORCE_ENABLE;
 80015fa:	4b14      	ldr	r3, [pc, #80]	; (800164c <MX_GFXMMU_Init+0x94>)
 80015fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001600:	629a      	str	r2, [r3, #40]	; 0x28
  hgfxmmu.Init.CachePrefetch.OutterBufferability = GFXMMU_OUTTER_BUFFERABILITY_ENABLE;
 8001602:	4b12      	ldr	r3, [pc, #72]	; (800164c <MX_GFXMMU_Init+0x94>)
 8001604:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001608:	62da      	str	r2, [r3, #44]	; 0x2c
  hgfxmmu.Init.CachePrefetch.OutterCachability = GFXMMU_OUTTER_CACHABILITY_ENABLE;
 800160a:	4b10      	ldr	r3, [pc, #64]	; (800164c <MX_GFXMMU_Init+0x94>)
 800160c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001610:	631a      	str	r2, [r3, #48]	; 0x30
  hgfxmmu.Init.CachePrefetch.Prefetch = GFXMMU_PREFETCH_ENABLE;
 8001612:	4b0e      	ldr	r3, [pc, #56]	; (800164c <MX_GFXMMU_Init+0x94>)
 8001614:	2200      	movs	r2, #0
 8001616:	635a      	str	r2, [r3, #52]	; 0x34
  hgfxmmu.Init.Interrupts.Activation = ENABLE;
 8001618:	4b0c      	ldr	r3, [pc, #48]	; (800164c <MX_GFXMMU_Init+0x94>)
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_GFXMMU_Init(&hgfxmmu) != HAL_OK)
 8001620:	480a      	ldr	r0, [pc, #40]	; (800164c <MX_GFXMMU_Init+0x94>)
 8001622:	f003 fc69 	bl	8004ef8 <HAL_GFXMMU_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_GFXMMU_Init+0x78>
  {
    Error_Handler();
 800162c:	f000 fed4 	bl	80023d8 <Error_Handler>
  }
  if (HAL_GFXMMU_ConfigLut(&hgfxmmu, GFXMMU_LUT_FIRST, GFXMMU_LUT_SIZE, (uint32_t)gfxmmu_lut_config) != HAL_OK)
 8001630:	4b08      	ldr	r3, [pc, #32]	; (8001654 <MX_GFXMMU_Init+0x9c>)
 8001632:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001636:	2100      	movs	r1, #0
 8001638:	4804      	ldr	r0, [pc, #16]	; (800164c <MX_GFXMMU_Init+0x94>)
 800163a:	f003 fcdd 	bl	8004ff8 <HAL_GFXMMU_ConfigLut>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_GFXMMU_Init+0x90>
  {
    Error_Handler();
 8001644:	f000 fec8 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN GFXMMU_Init 2 */

  /* USER CODE END GFXMMU_Init 2 */

}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000ee8 	.word	0x20000ee8
 8001650:	4002c000 	.word	0x4002c000
 8001654:	20000000 	.word	0x20000000

08001658 <MX_GPU2D_Init>:
  * @brief GPU2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPU2D_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END GPU2D_Init 0 */

  /* USER CODE BEGIN GPU2D_Init 1 */

  /* USER CODE END GPU2D_Init 1 */
  hgpu2d.Instance = GPU2D;
 800165c:	4b06      	ldr	r3, [pc, #24]	; (8001678 <MX_GPU2D_Init+0x20>)
 800165e:	4a07      	ldr	r2, [pc, #28]	; (800167c <MX_GPU2D_Init+0x24>)
 8001660:	601a      	str	r2, [r3, #0]
  if (HAL_GPU2D_Init(&hgpu2d) != HAL_OK)
 8001662:	4805      	ldr	r0, [pc, #20]	; (8001678 <MX_GPU2D_Init+0x20>)
 8001664:	f003 ff3c 	bl	80054e0 <HAL_GPU2D_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_GPU2D_Init+0x1a>
  {
    Error_Handler();
 800166e:	f000 feb3 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN GPU2D_Init 2 */

  /* USER CODE END GPU2D_Init 2 */

}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000f30 	.word	0x20000f30
 800167c:	4002f000 	.word	0x4002f000

08001680 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001684:	4b1b      	ldr	r3, [pc, #108]	; (80016f4 <MX_I2C1_Init+0x74>)
 8001686:	4a1c      	ldr	r2, [pc, #112]	; (80016f8 <MX_I2C1_Init+0x78>)
 8001688:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 800168a:	4b1a      	ldr	r3, [pc, #104]	; (80016f4 <MX_I2C1_Init+0x74>)
 800168c:	4a1b      	ldr	r2, [pc, #108]	; (80016fc <MX_I2C1_Init+0x7c>)
 800168e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001690:	4b18      	ldr	r3, [pc, #96]	; (80016f4 <MX_I2C1_Init+0x74>)
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001696:	4b17      	ldr	r3, [pc, #92]	; (80016f4 <MX_I2C1_Init+0x74>)
 8001698:	2201      	movs	r2, #1
 800169a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800169c:	4b15      	ldr	r3, [pc, #84]	; (80016f4 <MX_I2C1_Init+0x74>)
 800169e:	2200      	movs	r2, #0
 80016a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016a2:	4b14      	ldr	r3, [pc, #80]	; (80016f4 <MX_I2C1_Init+0x74>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <MX_I2C1_Init+0x74>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016ae:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <MX_I2C1_Init+0x74>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016b4:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <MX_I2C1_Init+0x74>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016ba:	480e      	ldr	r0, [pc, #56]	; (80016f4 <MX_I2C1_Init+0x74>)
 80016bc:	f003 ff7b 	bl	80055b6 <HAL_I2C_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016c6:	f000 fe87 	bl	80023d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016ca:	2100      	movs	r1, #0
 80016cc:	4809      	ldr	r0, [pc, #36]	; (80016f4 <MX_I2C1_Init+0x74>)
 80016ce:	f004 fcf3 	bl	80060b8 <HAL_I2CEx_ConfigAnalogFilter>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016d8:	f000 fe7e 	bl	80023d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016dc:	2100      	movs	r1, #0
 80016de:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_I2C1_Init+0x74>)
 80016e0:	f004 fd35 	bl	800614e <HAL_I2CEx_ConfigDigitalFilter>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016ea:	f000 fe75 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000f3c 	.word	0x20000f3c
 80016f8:	40005400 	.word	0x40005400
 80016fc:	30909dec 	.word	0x30909dec

08001700 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001704:	4b1b      	ldr	r3, [pc, #108]	; (8001774 <MX_I2C2_Init+0x74>)
 8001706:	4a1c      	ldr	r2, [pc, #112]	; (8001778 <MX_I2C2_Init+0x78>)
 8001708:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 800170a:	4b1a      	ldr	r3, [pc, #104]	; (8001774 <MX_I2C2_Init+0x74>)
 800170c:	4a1b      	ldr	r2, [pc, #108]	; (800177c <MX_I2C2_Init+0x7c>)
 800170e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001710:	4b18      	ldr	r3, [pc, #96]	; (8001774 <MX_I2C2_Init+0x74>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001716:	4b17      	ldr	r3, [pc, #92]	; (8001774 <MX_I2C2_Init+0x74>)
 8001718:	2201      	movs	r2, #1
 800171a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800171c:	4b15      	ldr	r3, [pc, #84]	; (8001774 <MX_I2C2_Init+0x74>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001722:	4b14      	ldr	r3, [pc, #80]	; (8001774 <MX_I2C2_Init+0x74>)
 8001724:	2200      	movs	r2, #0
 8001726:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <MX_I2C2_Init+0x74>)
 800172a:	2200      	movs	r2, #0
 800172c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800172e:	4b11      	ldr	r3, [pc, #68]	; (8001774 <MX_I2C2_Init+0x74>)
 8001730:	2200      	movs	r2, #0
 8001732:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001734:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <MX_I2C2_Init+0x74>)
 8001736:	2200      	movs	r2, #0
 8001738:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800173a:	480e      	ldr	r0, [pc, #56]	; (8001774 <MX_I2C2_Init+0x74>)
 800173c:	f003 ff3b 	bl	80055b6 <HAL_I2C_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001746:	f000 fe47 	bl	80023d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800174a:	2100      	movs	r1, #0
 800174c:	4809      	ldr	r0, [pc, #36]	; (8001774 <MX_I2C2_Init+0x74>)
 800174e:	f004 fcb3 	bl	80060b8 <HAL_I2CEx_ConfigAnalogFilter>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001758:	f000 fe3e 	bl	80023d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800175c:	2100      	movs	r1, #0
 800175e:	4805      	ldr	r0, [pc, #20]	; (8001774 <MX_I2C2_Init+0x74>)
 8001760:	f004 fcf5 	bl	800614e <HAL_I2CEx_ConfigDigitalFilter>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800176a:	f000 fe35 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000f90 	.word	0x20000f90
 8001778:	40005800 	.word	0x40005800
 800177c:	30909dec 	.word	0x30909dec

08001780 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001784:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <MX_I2C4_Init+0x74>)
 8001786:	4a1c      	ldr	r2, [pc, #112]	; (80017f8 <MX_I2C4_Init+0x78>)
 8001788:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x30909DEC;
 800178a:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <MX_I2C4_Init+0x74>)
 800178c:	4a1b      	ldr	r2, [pc, #108]	; (80017fc <MX_I2C4_Init+0x7c>)
 800178e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001790:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <MX_I2C4_Init+0x74>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001796:	4b17      	ldr	r3, [pc, #92]	; (80017f4 <MX_I2C4_Init+0x74>)
 8001798:	2201      	movs	r2, #1
 800179a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800179c:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <MX_I2C4_Init+0x74>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80017a2:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_I2C4_Init+0x74>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <MX_I2C4_Init+0x74>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_I2C4_Init+0x74>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_I2C4_Init+0x74>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80017ba:	480e      	ldr	r0, [pc, #56]	; (80017f4 <MX_I2C4_Init+0x74>)
 80017bc:	f003 fefb 	bl	80055b6 <HAL_I2C_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80017c6:	f000 fe07 	bl	80023d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017ca:	2100      	movs	r1, #0
 80017cc:	4809      	ldr	r0, [pc, #36]	; (80017f4 <MX_I2C4_Init+0x74>)
 80017ce:	f004 fc73 	bl	80060b8 <HAL_I2CEx_ConfigAnalogFilter>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80017d8:	f000 fdfe 	bl	80023d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80017dc:	2100      	movs	r1, #0
 80017de:	4805      	ldr	r0, [pc, #20]	; (80017f4 <MX_I2C4_Init+0x74>)
 80017e0:	f004 fcb5 	bl	800614e <HAL_I2CEx_ConfigDigitalFilter>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80017ea:	f000 fdf5 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000fe4 	.word	0x20000fe4
 80017f8:	40008400 	.word	0x40008400
 80017fc:	30909dec 	.word	0x30909dec

08001800 <MX_I2C6_Init>:
  * @brief I2C6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C6_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END I2C6_Init 0 */

  /* USER CODE BEGIN I2C6_Init 1 */

  /* USER CODE END I2C6_Init 1 */
  hi2c6.Instance = I2C6;
 8001804:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <MX_I2C6_Init+0x74>)
 8001806:	4a1c      	ldr	r2, [pc, #112]	; (8001878 <MX_I2C6_Init+0x78>)
 8001808:	601a      	str	r2, [r3, #0]
  hi2c6.Init.Timing = 0x30909DEC;
 800180a:	4b1a      	ldr	r3, [pc, #104]	; (8001874 <MX_I2C6_Init+0x74>)
 800180c:	4a1b      	ldr	r2, [pc, #108]	; (800187c <MX_I2C6_Init+0x7c>)
 800180e:	605a      	str	r2, [r3, #4]
  hi2c6.Init.OwnAddress1 = 0;
 8001810:	4b18      	ldr	r3, [pc, #96]	; (8001874 <MX_I2C6_Init+0x74>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  hi2c6.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001816:	4b17      	ldr	r3, [pc, #92]	; (8001874 <MX_I2C6_Init+0x74>)
 8001818:	2201      	movs	r2, #1
 800181a:	60da      	str	r2, [r3, #12]
  hi2c6.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800181c:	4b15      	ldr	r3, [pc, #84]	; (8001874 <MX_I2C6_Init+0x74>)
 800181e:	2200      	movs	r2, #0
 8001820:	611a      	str	r2, [r3, #16]
  hi2c6.Init.OwnAddress2 = 0;
 8001822:	4b14      	ldr	r3, [pc, #80]	; (8001874 <MX_I2C6_Init+0x74>)
 8001824:	2200      	movs	r2, #0
 8001826:	615a      	str	r2, [r3, #20]
  hi2c6.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001828:	4b12      	ldr	r3, [pc, #72]	; (8001874 <MX_I2C6_Init+0x74>)
 800182a:	2200      	movs	r2, #0
 800182c:	619a      	str	r2, [r3, #24]
  hi2c6.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800182e:	4b11      	ldr	r3, [pc, #68]	; (8001874 <MX_I2C6_Init+0x74>)
 8001830:	2200      	movs	r2, #0
 8001832:	61da      	str	r2, [r3, #28]
  hi2c6.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001834:	4b0f      	ldr	r3, [pc, #60]	; (8001874 <MX_I2C6_Init+0x74>)
 8001836:	2200      	movs	r2, #0
 8001838:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c6) != HAL_OK)
 800183a:	480e      	ldr	r0, [pc, #56]	; (8001874 <MX_I2C6_Init+0x74>)
 800183c:	f003 febb 	bl	80055b6 <HAL_I2C_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_I2C6_Init+0x4a>
  {
    Error_Handler();
 8001846:	f000 fdc7 	bl	80023d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c6, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800184a:	2100      	movs	r1, #0
 800184c:	4809      	ldr	r0, [pc, #36]	; (8001874 <MX_I2C6_Init+0x74>)
 800184e:	f004 fc33 	bl	80060b8 <HAL_I2CEx_ConfigAnalogFilter>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_I2C6_Init+0x5c>
  {
    Error_Handler();
 8001858:	f000 fdbe 	bl	80023d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c6, 0) != HAL_OK)
 800185c:	2100      	movs	r1, #0
 800185e:	4805      	ldr	r0, [pc, #20]	; (8001874 <MX_I2C6_Init+0x74>)
 8001860:	f004 fc75 	bl	800614e <HAL_I2CEx_ConfigDigitalFilter>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_I2C6_Init+0x6e>
  {
    Error_Handler();
 800186a:	f000 fdb5 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C6_Init 2 */

  /* USER CODE END I2C6_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20001038 	.word	0x20001038
 8001878:	40009c00 	.word	0x40009c00
 800187c:	30909dec 	.word	0x30909dec

08001880 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ICACHE_Init 0 */

  /* USER CODE END ICACHE_Init 0 */

  ICACHE_RegionConfigTypeDef pRegionConfig = {0};
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]

  /* USER CODE END ICACHE_Init 1 */

  /** Configure and enable a region for memory remapping.
  */
  if (HAL_ICACHE_Disable() != HAL_OK)
 8001894:	f004 fcb8 	bl	8006208 <HAL_ICACHE_Disable>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800189e:	f000 fd9b 	bl	80023d8 <Error_Handler>
  }
  pRegionConfig.BaseAddress = 0x10000000;
 80018a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80018a6:	607b      	str	r3, [r7, #4]
  pRegionConfig.RemapAddress = 0x60000000;
 80018a8:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80018ac:	60bb      	str	r3, [r7, #8]
  pRegionConfig.Size = ICACHE_REGIONSIZE_2MB;
 80018ae:	2301      	movs	r3, #1
 80018b0:	60fb      	str	r3, [r7, #12]
  pRegionConfig.TrafficRoute = ICACHE_MASTER1_PORT;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
  pRegionConfig.OutputBurstType = ICACHE_OUTPUT_BURST_WRAP;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
  if (HAL_ICACHE_EnableRemapRegion(_NULL, &pRegionConfig) != HAL_OK)
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	4619      	mov	r1, r3
 80018be:	2000      	movs	r0, #0
 80018c0:	f004 fcd2 	bl	8006268 <HAL_ICACHE_EnableRemapRegion>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_ICACHE_Init+0x4e>
  {
    Error_Handler();
 80018ca:	f000 fd85 	bl	80023d8 <Error_Handler>
  }

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80018ce:	f004 fc8b 	bl	80061e8 <HAL_ICACHE_Enable>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_ICACHE_Init+0x5c>
  {
    Error_Handler();
 80018d8:	f000 fd7e 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80018dc:	bf00      	nop
 80018de:	3718      	adds	r7, #24
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80018e8:	4b21      	ldr	r3, [pc, #132]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 80018ea:	4a22      	ldr	r2, [pc, #136]	; (8001974 <MX_LPUART1_UART_Init+0x90>)
 80018ec:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 80018ee:	4b20      	ldr	r3, [pc, #128]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 80018f0:	4a21      	ldr	r2, [pc, #132]	; (8001978 <MX_LPUART1_UART_Init+0x94>)
 80018f2:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018f4:	4b1e      	ldr	r3, [pc, #120]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80018fa:	4b1d      	ldr	r3, [pc, #116]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001900:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 8001902:	2200      	movs	r2, #0
 8001904:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001906:	4b1a      	ldr	r3, [pc, #104]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 8001908:	220c      	movs	r2, #12
 800190a:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800190c:	4b18      	ldr	r3, [pc, #96]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 800190e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001912:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001914:	4b16      	ldr	r3, [pc, #88]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 8001916:	2200      	movs	r2, #0
 8001918:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800191a:	4b15      	ldr	r3, [pc, #84]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 800191c:	2200      	movs	r2, #0
 800191e:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001920:	4b13      	ldr	r3, [pc, #76]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 8001922:	2200      	movs	r2, #0
 8001924:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001926:	4812      	ldr	r0, [pc, #72]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 8001928:	f00b ff6a 	bl	800d800 <HAL_UART_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001932:	f000 fd51 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001936:	2100      	movs	r1, #0
 8001938:	480d      	ldr	r0, [pc, #52]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 800193a:	f00c fbb1 	bl	800e0a0 <HAL_UARTEx_SetTxFifoThreshold>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001944:	f000 fd48 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001948:	2100      	movs	r1, #0
 800194a:	4809      	ldr	r0, [pc, #36]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 800194c:	f00c fbe6 	bl	800e11c <HAL_UARTEx_SetRxFifoThreshold>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001956:	f000 fd3f 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800195a:	4805      	ldr	r0, [pc, #20]	; (8001970 <MX_LPUART1_UART_Init+0x8c>)
 800195c:	f00c fb67 	bl	800e02e <HAL_UARTEx_DisableFifoMode>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001966:	f000 fd37 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000108c 	.word	0x2000108c
 8001974:	46002400 	.word	0x46002400
 8001978:	00033324 	.word	0x00033324

0800197c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001980:	4b22      	ldr	r3, [pc, #136]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 8001982:	4a23      	ldr	r2, [pc, #140]	; (8001a10 <MX_USART1_UART_Init+0x94>)
 8001984:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001986:	4b21      	ldr	r3, [pc, #132]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 8001988:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800198c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800198e:	4b1f      	ldr	r3, [pc, #124]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001994:	4b1d      	ldr	r3, [pc, #116]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800199a:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 800199c:	2200      	movs	r2, #0
 800199e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019a0:	4b1a      	ldr	r3, [pc, #104]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019a2:	220c      	movs	r2, #12
 80019a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019a6:	4b19      	ldr	r3, [pc, #100]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ac:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019b2:	4b16      	ldr	r3, [pc, #88]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019b8:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019be:	4b13      	ldr	r3, [pc, #76]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019c4:	4811      	ldr	r0, [pc, #68]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019c6:	f00b ff1b 	bl	800d800 <HAL_UART_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80019d0:	f000 fd02 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019d4:	2100      	movs	r1, #0
 80019d6:	480d      	ldr	r0, [pc, #52]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019d8:	f00c fb62 	bl	800e0a0 <HAL_UARTEx_SetTxFifoThreshold>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80019e2:	f000 fcf9 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019e6:	2100      	movs	r1, #0
 80019e8:	4808      	ldr	r0, [pc, #32]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019ea:	f00c fb97 	bl	800e11c <HAL_UARTEx_SetRxFifoThreshold>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80019f4:	f000 fcf0 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80019f8:	4804      	ldr	r0, [pc, #16]	; (8001a0c <MX_USART1_UART_Init+0x90>)
 80019fa:	f00c fb18 	bl	800e02e <HAL_UARTEx_DisableFifoMode>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001a04:	f000 fce8 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20001120 	.word	0x20001120
 8001a10:	40013800 	.word	0x40013800

08001a14 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001a18:	4b22      	ldr	r3, [pc, #136]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a1a:	4a23      	ldr	r2, [pc, #140]	; (8001aa8 <MX_USART6_UART_Init+0x94>)
 8001a1c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001a1e:	4b21      	ldr	r3, [pc, #132]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a24:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001a26:	4b1f      	ldr	r3, [pc, #124]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001a2c:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001a32:	4b1c      	ldr	r3, [pc, #112]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001a38:	4b1a      	ldr	r3, [pc, #104]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a3e:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a44:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a4a:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a50:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a56:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001a5c:	4811      	ldr	r0, [pc, #68]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a5e:	f00b fecf 	bl	800d800 <HAL_UART_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8001a68:	f000 fcb6 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	480d      	ldr	r0, [pc, #52]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a70:	f00c fb16 	bl	800e0a0 <HAL_UARTEx_SetTxFifoThreshold>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8001a7a:	f000 fcad 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4808      	ldr	r0, [pc, #32]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a82:	f00c fb4b 	bl	800e11c <HAL_UARTEx_SetRxFifoThreshold>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8001a8c:	f000 fca4 	bl	80023d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001a90:	4804      	ldr	r0, [pc, #16]	; (8001aa4 <MX_USART6_UART_Init+0x90>)
 8001a92:	f00c facc 	bl	800e02e <HAL_UARTEx_DisableFifoMode>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8001a9c:	f000 fc9c 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	200011b4 	.word	0x200011b4
 8001aa8:	40006400 	.word	0x40006400

08001aac <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08e      	sub	sp, #56	; 0x38
 8001ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001ab2:	1d3b      	adds	r3, r7, #4
 8001ab4:	2234      	movs	r2, #52	; 0x34
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f00c fbda 	bl	800e272 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001abe:	4b3b      	ldr	r3, [pc, #236]	; (8001bac <MX_LTDC_Init+0x100>)
 8001ac0:	4a3b      	ldr	r2, [pc, #236]	; (8001bb0 <MX_LTDC_Init+0x104>)
 8001ac2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AH;
 8001ac4:	4b39      	ldr	r3, [pc, #228]	; (8001bac <MX_LTDC_Init+0x100>)
 8001ac6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001aca:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AH;
 8001acc:	4b37      	ldr	r3, [pc, #220]	; (8001bac <MX_LTDC_Init+0x100>)
 8001ace:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ad2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001ad4:	4b35      	ldr	r3, [pc, #212]	; (8001bac <MX_LTDC_Init+0x100>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001ada:	4b34      	ldr	r3, [pc, #208]	; (8001bac <MX_LTDC_Init+0x100>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 0;
 8001ae0:	4b32      	ldr	r3, [pc, #200]	; (8001bac <MX_LTDC_Init+0x100>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 0;
 8001ae6:	4b31      	ldr	r3, [pc, #196]	; (8001bac <MX_LTDC_Init+0x100>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 0;
 8001aec:	4b2f      	ldr	r3, [pc, #188]	; (8001bac <MX_LTDC_Init+0x100>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 0;
 8001af2:	4b2e      	ldr	r3, [pc, #184]	; (8001bac <MX_LTDC_Init+0x100>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 416;
 8001af8:	4b2c      	ldr	r3, [pc, #176]	; (8001bac <MX_LTDC_Init+0x100>)
 8001afa:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001afe:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 416;
 8001b00:	4b2a      	ldr	r3, [pc, #168]	; (8001bac <MX_LTDC_Init+0x100>)
 8001b02:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001b06:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 416;
 8001b08:	4b28      	ldr	r3, [pc, #160]	; (8001bac <MX_LTDC_Init+0x100>)
 8001b0a:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001b0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 416;
 8001b10:	4b26      	ldr	r3, [pc, #152]	; (8001bac <MX_LTDC_Init+0x100>)
 8001b12:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001b16:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001b18:	4b24      	ldr	r3, [pc, #144]	; (8001bac <MX_LTDC_Init+0x100>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001b20:	4b22      	ldr	r3, [pc, #136]	; (8001bac <MX_LTDC_Init+0x100>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001b28:	4b20      	ldr	r3, [pc, #128]	; (8001bac <MX_LTDC_Init+0x100>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001b30:	481e      	ldr	r0, [pc, #120]	; (8001bac <MX_LTDC_Init+0x100>)
 8001b32:	f004 fbeb 	bl	800630c <HAL_LTDC_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_LTDC_Init+0x94>
  {
    Error_Handler();
 8001b3c:	f000 fc4c 	bl	80023d8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 416;
 8001b44:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8001b48:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 416;
 8001b4e:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8001b52:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001b58:	23ff      	movs	r3, #255	; 0xff
 8001b5a:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001b60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b64:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001b66:	2305      	movs	r3, #5
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = GFXMMU_VIRTUAL_BUFFER0_BASE;
 8001b6a:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 8001b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 416;
 8001b70:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 416;
 8001b76:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8001b7a:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001b8e:	1d3b      	adds	r3, r7, #4
 8001b90:	2200      	movs	r2, #0
 8001b92:	4619      	mov	r1, r3
 8001b94:	4805      	ldr	r0, [pc, #20]	; (8001bac <MX_LTDC_Init+0x100>)
 8001b96:	f004 fd4b 	bl	8006630 <HAL_LTDC_ConfigLayer>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_LTDC_Init+0xf8>
  {
    Error_Handler();
 8001ba0:	f000 fc1a 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	3738      	adds	r7, #56	; 0x38
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20001248 	.word	0x20001248
 8001bb0:	40016800 	.word	0x40016800

08001bb4 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08c      	sub	sp, #48	; 0x30
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8001bba:	f107 0318 	add.w	r3, r7, #24
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
 8001bc8:	611a      	str	r2, [r3, #16]
 8001bca:	615a      	str	r2, [r3, #20]
  OSPI_HyperbusCfgTypeDef sHyperBusCfg = {0};
 8001bcc:	f107 0308 	add.w	r3, r7, #8
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8001bda:	463b      	mov	r3, r7
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001be2:	4b3c      	ldr	r3, [pc, #240]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001be4:	4a3c      	ldr	r2, [pc, #240]	; (8001cd8 <MX_OCTOSPI1_Init+0x124>)
 8001be6:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001be8:	4b3a      	ldr	r3, [pc, #232]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001bee:	4b39      	ldr	r3, [pc, #228]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_HYPERBUS;
 8001bf4:	4b37      	ldr	r3, [pc, #220]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001bf6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001bfa:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 26;
 8001bfc:	4b35      	ldr	r3, [pc, #212]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001bfe:	221a      	movs	r2, #26
 8001c00:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001c02:	4b34      	ldr	r3, [pc, #208]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001c08:	4b32      	ldr	r3, [pc, #200]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001c0e:	4b31      	ldr	r3, [pc, #196]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_64_BYTES;
 8001c14:	4b2f      	ldr	r3, [pc, #188]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c16:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001c1a:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 16;
 8001c1c:	4b2d      	ldr	r3, [pc, #180]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c1e:	2210      	movs	r2, #16
 8001c20:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001c22:	4b2c      	ldr	r3, [pc, #176]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001c28:	4b2a      	ldr	r3, [pc, #168]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 8001c2e:	4b29      	ldr	r3, [pc, #164]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	631a      	str	r2, [r3, #48]	; 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001c34:	4b27      	ldr	r3, [pc, #156]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c36:	2208      	movs	r2, #8
 8001c38:	635a      	str	r2, [r3, #52]	; 0x34
  hospi1.Init.MaxTran = 16;
 8001c3a:	4b26      	ldr	r3, [pc, #152]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c3c:	2210      	movs	r2, #16
 8001c3e:	639a      	str	r2, [r3, #56]	; 0x38
  hospi1.Init.Refresh = 0;
 8001c40:	4b24      	ldr	r3, [pc, #144]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001c46:	4823      	ldr	r0, [pc, #140]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c48:	f005 f874 	bl	8006d34 <HAL_OSPI_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_OCTOSPI1_Init+0xa2>
  {
    Error_Handler();
 8001c52:	f000 fbc1 	bl	80023d8 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8001c56:	2301      	movs	r3, #1
 8001c58:	61bb      	str	r3, [r7, #24]
  sOspiManagerCfg.DQSPort = 1;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	61fb      	str	r3, [r7, #28]
  sOspiManagerCfg.NCSPort = 1;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	623b      	str	r3, [r7, #32]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_2_LOW;
 8001c62:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <MX_OCTOSPI1_Init+0x128>)
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_2_HIGH;
 8001c66:	4b1e      	ldr	r3, [pc, #120]	; (8001ce0 <MX_OCTOSPI1_Init+0x12c>)
 8001c68:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c6a:	f107 0318 	add.w	r3, r7, #24
 8001c6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c72:	4619      	mov	r1, r3
 8001c74:	4817      	ldr	r0, [pc, #92]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001c76:	f005 fb6f 	bl	8007358 <HAL_OSPIM_Config>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_OCTOSPI1_Init+0xd0>
  {
    Error_Handler();
 8001c80:	f000 fbaa 	bl	80023d8 <Error_Handler>
  }
  sHyperBusCfg.RWRecoveryTime = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60bb      	str	r3, [r7, #8]
  sHyperBusCfg.AccessTime = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
  sHyperBusCfg.WriteZeroLatency = HAL_OSPI_NO_LATENCY_ON_WRITE;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	613b      	str	r3, [r7, #16]
  sHyperBusCfg.LatencyMode = HAL_OSPI_VARIABLE_LATENCY;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
  if (HAL_OSPI_HyperbusCfg(&hospi1, &sHyperBusCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c94:	f107 0308 	add.w	r3, r7, #8
 8001c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	480d      	ldr	r0, [pc, #52]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001ca0:	f005 fa46 	bl	8007130 <HAL_OSPI_HyperbusCfg>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_OCTOSPI1_Init+0xfa>
  {
    Error_Handler();
 8001caa:	f000 fb95 	bl	80023d8 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8001cb6:	463b      	mov	r3, r7
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4806      	ldr	r0, [pc, #24]	; (8001cd4 <MX_OCTOSPI1_Init+0x120>)
 8001cbc:	f006 f974 	bl	8007fa8 <HAL_OSPI_DLYB_SetConfig>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_OCTOSPI1_Init+0x116>
  {
    Error_Handler();
 8001cc6:	f000 fb87 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001cca:	bf00      	nop
 8001ccc:	3730      	adds	r7, #48	; 0x30
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	200012f0 	.word	0x200012f0
 8001cd8:	420d1400 	.word	0x420d1400
 8001cdc:	00010002 	.word	0x00010002
 8001ce0:	01000002 	.word	0x01000002

08001ce4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08e      	sub	sp, #56	; 0x38
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
 8001cf8:	611a      	str	r2, [r3, #16]
 8001cfa:	615a      	str	r2, [r3, #20]
 8001cfc:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 8001cfe:	f107 0308 	add.w	r3, r7, #8
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
 8001d0c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d12:	4b33      	ldr	r3, [pc, #204]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d14:	4a33      	ldr	r2, [pc, #204]	; (8001de4 <MX_RTC_Init+0x100>)
 8001d16:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d18:	4b31      	ldr	r3, [pc, #196]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001d1e:	4b30      	ldr	r3, [pc, #192]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d20:	227f      	movs	r2, #127	; 0x7f
 8001d22:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001d24:	4b2e      	ldr	r3, [pc, #184]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d26:	22ff      	movs	r2, #255	; 0xff
 8001d28:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d2a:	4b2d      	ldr	r3, [pc, #180]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001d30:	4b2b      	ldr	r3, [pc, #172]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d36:	4b2a      	ldr	r3, [pc, #168]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d3c:	4b28      	ldr	r3, [pc, #160]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d42:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001d44:	4b26      	ldr	r3, [pc, #152]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8001d4a:	4b25      	ldr	r3, [pc, #148]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d50:	4823      	ldr	r0, [pc, #140]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d52:	f00a fd8b 	bl	800c86c <HAL_RTC_Init>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001d5c:	f000 fb3c 	bl	80023d8 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62bb      	str	r3, [r7, #40]	; 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 8001d70:	f107 031c 	add.w	r3, r7, #28
 8001d74:	4619      	mov	r1, r3
 8001d76:	481a      	ldr	r0, [pc, #104]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001d78:	f00a ffe8 	bl	800cd4c <HAL_RTCEx_PrivilegeModeSet>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001d82:	f000 fb29 	bl	80023d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001d9a:	f107 0308 	add.w	r3, r7, #8
 8001d9e:	2201      	movs	r2, #1
 8001da0:	4619      	mov	r1, r3
 8001da2:	480f      	ldr	r0, [pc, #60]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001da4:	f00a fde4 	bl	800c970 <HAL_RTC_SetTime>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8001dae:	f000 fb13 	bl	80023d8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001db2:	2301      	movs	r3, #1
 8001db4:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 8001db6:	2301      	movs	r3, #1
 8001db8:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001dc2:	1d3b      	adds	r3, r7, #4
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4805      	ldr	r0, [pc, #20]	; (8001de0 <MX_RTC_Init+0xfc>)
 8001dca:	f00a fe6d 	bl	800caa8 <HAL_RTC_SetDate>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_RTC_Init+0xf4>
  {
    Error_Handler();
 8001dd4:	f000 fb00 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001dd8:	bf00      	nop
 8001dda:	3738      	adds	r7, #56	; 0x38
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	2000134c 	.word	0x2000134c
 8001de4:	46007800 	.word	0x46007800

08001de8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8001dee:	1d3b      	adds	r3, r7, #4
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001df8:	4b30      	ldr	r3, [pc, #192]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001dfa:	4a31      	ldr	r2, [pc, #196]	; (8001ec0 <MX_SPI1_Init+0xd8>)
 8001dfc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dfe:	4b2f      	ldr	r3, [pc, #188]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e00:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001e04:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e06:	4b2d      	ldr	r3, [pc, #180]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001e0c:	4b2b      	ldr	r3, [pc, #172]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e0e:	2203      	movs	r2, #3
 8001e10:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e12:	4b2a      	ldr	r3, [pc, #168]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e18:	4b28      	ldr	r3, [pc, #160]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001e1e:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e20:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001e24:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e26:	4b25      	ldr	r3, [pc, #148]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e2c:	4b23      	ldr	r3, [pc, #140]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e32:	4b22      	ldr	r3, [pc, #136]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e38:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8001e3e:	4b1f      	ldr	r3, [pc, #124]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e40:	2207      	movs	r2, #7
 8001e42:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e44:	4b1d      	ldr	r3, [pc, #116]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e4a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001e4c:	4b1b      	ldr	r3, [pc, #108]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001e52:	4b1a      	ldr	r3, [pc, #104]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001e58:	4b18      	ldr	r3, [pc, #96]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001e5e:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001e64:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001e6a:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001e70:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	659a      	str	r2, [r3, #88]	; 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e82:	480e      	ldr	r0, [pc, #56]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001e84:	f00a ff90 	bl	800cda8 <HAL_SPI_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_SPI1_Init+0xaa>
  {
    Error_Handler();
 8001e8e:	f000 faa3 	bl	80023d8 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001e92:	2300      	movs	r3, #0
 8001e94:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001e96:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001e9a:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001ea0:	1d3b      	adds	r3, r7, #4
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4805      	ldr	r0, [pc, #20]	; (8001ebc <MX_SPI1_Init+0xd4>)
 8001ea6:	f00b f8b0 	bl	800d00a <HAL_SPIEx_SetConfigAutonomousMode>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_SPI1_Init+0xcc>
  {
    Error_Handler();
 8001eb0:	f000 fa92 	bl	80023d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001eb4:	bf00      	nop
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	2000137c 	.word	0x2000137c
 8001ec0:	40013000 	.word	0x40013000

08001ec4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b090      	sub	sp, #64	; 0x40
 8001ec8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]
 8001ed8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eda:	4bbf      	ldr	r3, [pc, #764]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001edc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ee0:	4abd      	ldr	r2, [pc, #756]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001ee2:	f043 0302 	orr.w	r3, r3, #2
 8001ee6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001eea:	4bbb      	ldr	r3, [pc, #748]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ef8:	4bb7      	ldr	r3, [pc, #732]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001efa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001efe:	4ab6      	ldr	r2, [pc, #728]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f04:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001f08:	4bb3      	ldr	r3, [pc, #716]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f12:	627b      	str	r3, [r7, #36]	; 0x24
 8001f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f16:	4bb0      	ldr	r3, [pc, #704]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f1c:	4aae      	ldr	r2, [pc, #696]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f1e:	f043 0308 	orr.w	r3, r3, #8
 8001f22:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001f26:	4bac      	ldr	r3, [pc, #688]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f2c:	f003 0308 	and.w	r3, r3, #8
 8001f30:	623b      	str	r3, [r7, #32]
 8001f32:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f34:	4ba8      	ldr	r3, [pc, #672]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f3a:	4aa7      	ldr	r2, [pc, #668]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f3c:	f043 0304 	orr.w	r3, r3, #4
 8001f40:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001f44:	4ba4      	ldr	r3, [pc, #656]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f4a:	f003 0304 	and.w	r3, r3, #4
 8001f4e:	61fb      	str	r3, [r7, #28]
 8001f50:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	4ba1      	ldr	r3, [pc, #644]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f58:	4a9f      	ldr	r2, [pc, #636]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001f62:	4b9d      	ldr	r3, [pc, #628]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	61bb      	str	r3, [r7, #24]
 8001f6e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001f70:	4b99      	ldr	r3, [pc, #612]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f76:	4a98      	ldr	r2, [pc, #608]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f7c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001f80:	4b95      	ldr	r3, [pc, #596]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f8e:	4b92      	ldr	r3, [pc, #584]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f94:	4a90      	ldr	r2, [pc, #576]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f9a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001f9e:	4b8e      	ldr	r3, [pc, #568]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa8:	613b      	str	r3, [r7, #16]
 8001faa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001fac:	4b8a      	ldr	r3, [pc, #552]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001fae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fb2:	4a89      	ldr	r2, [pc, #548]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001fbc:	4b86      	ldr	r3, [pc, #536]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fca:	4b83      	ldr	r3, [pc, #524]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001fcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fd0:	4a81      	ldr	r2, [pc, #516]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001fd2:	f043 0320 	orr.w	r3, r3, #32
 8001fd6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001fda:	4b7f      	ldr	r3, [pc, #508]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001fdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fe0:	f003 0320 	and.w	r3, r3, #32
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fe8:	4b7b      	ldr	r3, [pc, #492]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001fea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fee:	4a7a      	ldr	r2, [pc, #488]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001ff0:	f043 0310 	orr.w	r3, r3, #16
 8001ff4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001ff8:	4b77      	ldr	r3, [pc, #476]	; (80021d8 <MX_GPIO_Init+0x314>)
 8001ffa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ffe:	f003 0310 	and.w	r3, r3, #16
 8002002:	607b      	str	r3, [r7, #4]
 8002004:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AVDDEN_GPIO_Port, AVDDEN_Pin, GPIO_PIN_RESET);
 8002006:	2200      	movs	r2, #0
 8002008:	f44f 7100 	mov.w	r1, #512	; 0x200
 800200c:	4873      	ldr	r0, [pc, #460]	; (80021dc <MX_GPIO_Init+0x318>)
 800200e:	f003 fa4f 	bl	80054b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SDMMC_EN_Pin|LRA_EN_Pin, GPIO_PIN_RESET);
 8002012:	2200      	movs	r2, #0
 8002014:	f44f 7104 	mov.w	r1, #528	; 0x210
 8002018:	4871      	ldr	r0, [pc, #452]	; (80021e0 <MX_GPIO_Init+0x31c>)
 800201a:	f003 fa49 	bl	80054b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO3_Pin|PWR_ENCHG_Pin, GPIO_PIN_RESET);
 800201e:	2200      	movs	r2, #0
 8002020:	f248 0120 	movw	r1, #32800	; 0x8020
 8002024:	486f      	ldr	r0, [pc, #444]	; (80021e4 <MX_GPIO_Init+0x320>)
 8002026:	f003 fa43 	bl	80054b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GNSS_RST_Pin|TP_RST_Pin|GNSS_WAKEUP_Pin, GPIO_PIN_RESET);
 800202a:	2200      	movs	r2, #0
 800202c:	21c8      	movs	r1, #200	; 0xc8
 800202e:	486e      	ldr	r0, [pc, #440]	; (80021e8 <MX_GPIO_Init+0x324>)
 8002030:	f003 fa3e 	bl	80054b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_RST_GPIO_Port, FLASH_RST_Pin, GPIO_PIN_RESET);
 8002034:	2200      	movs	r2, #0
 8002036:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800203a:	486c      	ldr	r0, [pc, #432]	; (80021ec <MX_GPIO_Init+0x328>)
 800203c:	f003 fa38 	bl	80054b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPLAY_RST_GPIO_Port, DISPLAY_RST_Pin, GPIO_PIN_RESET);
 8002040:	2200      	movs	r2, #0
 8002042:	2180      	movs	r1, #128	; 0x80
 8002044:	486a      	ldr	r0, [pc, #424]	; (80021f0 <MX_GPIO_Init+0x32c>)
 8002046:	f003 fa33 	bl	80054b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_RST_GPIO_Port, TOUCH_RST_Pin, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002050:	4868      	ldr	r0, [pc, #416]	; (80021f4 <MX_GPIO_Init+0x330>)
 8002052:	f003 fa2d 	bl	80054b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DISPLAY_SWIRE_IN_Pin DISPLAY_SWIRE_OUT_Pin */
  GPIO_InitStruct.Pin = DISPLAY_SWIRE_IN_Pin|DISPLAY_SWIRE_OUT_Pin;
 8002056:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800205a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800205c:	2300      	movs	r3, #0
 800205e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002064:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002068:	4619      	mov	r1, r3
 800206a:	485c      	ldr	r0, [pc, #368]	; (80021dc <MX_GPIO_Init+0x318>)
 800206c:	f003 f848 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : AVDDEN_Pin */
  GPIO_InitStruct.Pin = AVDDEN_Pin;
 8002070:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002076:	2301      	movs	r3, #1
 8002078:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800207a:	2302      	movs	r3, #2
 800207c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207e:	2300      	movs	r3, #0
 8002080:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(AVDDEN_GPIO_Port, &GPIO_InitStruct);
 8002082:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002086:	4619      	mov	r1, r3
 8002088:	4854      	ldr	r0, [pc, #336]	; (80021dc <MX_GPIO_Init+0x318>)
 800208a:	f003 f839 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_EN_Pin */
  GPIO_InitStruct.Pin = SDMMC_EN_Pin;
 800208e:	2310      	movs	r3, #16
 8002090:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002092:	2301      	movs	r3, #1
 8002094:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209a:	2300      	movs	r3, #0
 800209c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(SDMMC_EN_GPIO_Port, &GPIO_InitStruct);
 800209e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020a2:	4619      	mov	r1, r3
 80020a4:	484e      	ldr	r0, [pc, #312]	; (80021e0 <MX_GPIO_Init+0x31c>)
 80020a6:	f003 f82b 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC1_CD_Pin PWR_INT_Pin */
  GPIO_InitStruct.Pin = SDMMC1_CD_Pin|PWR_INT_Pin;
 80020aa:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80020ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020b0:	2300      	movs	r3, #0
 80020b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020b4:	2301      	movs	r3, #1
 80020b6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020bc:	4619      	mov	r1, r3
 80020be:	4848      	ldr	r0, [pc, #288]	; (80021e0 <MX_GPIO_Init+0x31c>)
 80020c0:	f003 f81e 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC8 PC11 PC12
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12
 80020c4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80020c8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020d2:	2302      	movs	r3, #2
 80020d4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80020d6:	230c      	movs	r3, #12
 80020d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020de:	4619      	mov	r1, r3
 80020e0:	4845      	ldr	r0, [pc, #276]	; (80021f8 <MX_GPIO_Init+0x334>)
 80020e2:	f003 f80d 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO3_Pin PWR_ENCHG_Pin */
  GPIO_InitStruct.Pin = GPIO3_Pin|PWR_ENCHG_Pin;
 80020e6:	f248 0320 	movw	r3, #32800	; 0x8020
 80020ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ec:	2301      	movs	r3, #1
 80020ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020f0:	2302      	movs	r3, #2
 80020f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f4:	2300      	movs	r3, #0
 80020f6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020fc:	4619      	mov	r1, r3
 80020fe:	4839      	ldr	r0, [pc, #228]	; (80021e4 <MX_GPIO_Init+0x320>)
 8002100:	f002 fffe 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002104:	2304      	movs	r3, #4
 8002106:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002110:	2302      	movs	r3, #2
 8002112:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002114:	230c      	movs	r3, #12
 8002116:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002118:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800211c:	4619      	mov	r1, r3
 800211e:	4830      	ldr	r0, [pc, #192]	; (80021e0 <MX_GPIO_Init+0x31c>)
 8002120:	f002 ffee 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA12 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8002124:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002128:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212a:	2302      	movs	r3, #2
 800212c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212e:	2300      	movs	r3, #0
 8002130:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002132:	2300      	movs	r3, #0
 8002134:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002136:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800213a:	4619      	mov	r1, r3
 800213c:	482f      	ldr	r0, [pc, #188]	; (80021fc <MX_GPIO_Init+0x338>)
 800213e:	f002 ffdf 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_INT2_Pin */
  GPIO_InitStruct.Pin = BT_INT2_Pin;
 8002142:	2380      	movs	r3, #128	; 0x80
 8002144:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002146:	2300      	movs	r3, #0
 8002148:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800214a:	2302      	movs	r3, #2
 800214c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(BT_INT2_GPIO_Port, &GPIO_InitStruct);
 800214e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002152:	4619      	mov	r1, r3
 8002154:	4828      	ldr	r0, [pc, #160]	; (80021f8 <MX_GPIO_Init+0x334>)
 8002156:	f002 ffd3 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800215a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800215e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002160:	2302      	movs	r3, #2
 8002162:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002164:	2300      	movs	r3, #0
 8002166:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002168:	2302      	movs	r3, #2
 800216a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SDMMC1;
 800216c:	2308      	movs	r3, #8
 800216e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002170:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002174:	4619      	mov	r1, r3
 8002176:	481b      	ldr	r0, [pc, #108]	; (80021e4 <MX_GPIO_Init+0x320>)
 8002178:	f002 ffc2 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO2_Pin GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO2_Pin|GPIO1_Pin;
 800217c:	2303      	movs	r3, #3
 800217e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002180:	2300      	movs	r3, #0
 8002182:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002184:	2302      	movs	r3, #2
 8002186:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002188:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800218c:	4619      	mov	r1, r3
 800218e:	4814      	ldr	r0, [pc, #80]	; (80021e0 <MX_GPIO_Init+0x31c>)
 8002190:	f002 ffb6 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_INT1_Pin */
  GPIO_InitStruct.Pin = BT_INT1_Pin;
 8002194:	2340      	movs	r3, #64	; 0x40
 8002196:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002198:	4b19      	ldr	r3, [pc, #100]	; (8002200 <MX_GPIO_Init+0x33c>)
 800219a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800219c:	2302      	movs	r3, #2
 800219e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(BT_INT1_GPIO_Port, &GPIO_InitStruct);
 80021a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021a4:	4619      	mov	r1, r3
 80021a6:	4814      	ldr	r0, [pc, #80]	; (80021f8 <MX_GPIO_Init+0x334>)
 80021a8:	f002 ffaa 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pins : GNSS_RST_Pin TP_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin|TP_RST_Pin;
 80021ac:	2388      	movs	r3, #136	; 0x88
 80021ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b0:	2301      	movs	r3, #1
 80021b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021b4:	2301      	movs	r3, #1
 80021b6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80021bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021c0:	4619      	mov	r1, r3
 80021c2:	4809      	ldr	r0, [pc, #36]	; (80021e8 <MX_GPIO_Init+0x324>)
 80021c4:	f002 ff9c 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_PPS_Pin */
  GPIO_InitStruct.Pin = GNSS_PPS_Pin;
 80021c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021ce:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <MX_GPIO_Init+0x33c>)
 80021d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	637b      	str	r3, [r7, #52]	; 0x34
 80021d6:	e015      	b.n	8002204 <MX_GPIO_Init+0x340>
 80021d8:	46020c00 	.word	0x46020c00
 80021dc:	42021800 	.word	0x42021800
 80021e0:	42020c00 	.word	0x42020c00
 80021e4:	42020400 	.word	0x42020400
 80021e8:	42022400 	.word	0x42022400
 80021ec:	42022000 	.word	0x42022000
 80021f0:	42021400 	.word	0x42021400
 80021f4:	42021000 	.word	0x42021000
 80021f8:	42020800 	.word	0x42020800
 80021fc:	42020000 	.word	0x42020000
 8002200:	10110000 	.word	0x10110000
  HAL_GPIO_Init(GNSS_PPS_GPIO_Port, &GPIO_InitStruct);
 8002204:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002208:	4619      	mov	r1, r3
 800220a:	4860      	ldr	r0, [pc, #384]	; (800238c <MX_GPIO_Init+0x4c8>)
 800220c:	f002 ff78 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_WAKEUP_Pin */
  GPIO_InitStruct.Pin = GNSS_WAKEUP_Pin;
 8002210:	2340      	movs	r3, #64	; 0x40
 8002212:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002214:	2301      	movs	r3, #1
 8002216:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002218:	2300      	movs	r3, #0
 800221a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221c:	2300      	movs	r3, #0
 800221e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GNSS_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8002220:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002224:	4619      	mov	r1, r3
 8002226:	485a      	ldr	r0, [pc, #360]	; (8002390 <MX_GPIO_Init+0x4cc>)
 8002228:	f002 ff6a 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : TP_INT_Pin */
  GPIO_InitStruct.Pin = TP_INT_Pin;
 800222c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002230:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002232:	4b58      	ldr	r3, [pc, #352]	; (8002394 <MX_GPIO_Init+0x4d0>)
 8002234:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002236:	2301      	movs	r3, #1
 8002238:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(TP_INT_GPIO_Port, &GPIO_InitStruct);
 800223a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800223e:	4619      	mov	r1, r3
 8002240:	4853      	ldr	r0, [pc, #332]	; (8002390 <MX_GPIO_Init+0x4cc>)
 8002242:	f002 ff5d 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_RST_Pin */
  GPIO_InitStruct.Pin = FLASH_RST_Pin;
 8002246:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800224a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224c:	2301      	movs	r3, #1
 800224e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002250:	2301      	movs	r3, #1
 8002252:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002254:	2300      	movs	r3, #0
 8002256:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(FLASH_RST_GPIO_Port, &GPIO_InitStruct);
 8002258:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800225c:	4619      	mov	r1, r3
 800225e:	484e      	ldr	r0, [pc, #312]	; (8002398 <MX_GPIO_Init+0x4d4>)
 8002260:	f002 ff4e 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_INT_Pin */
  GPIO_InitStruct.Pin = FLASH_INT_Pin;
 8002264:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002268:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800226a:	4b4a      	ldr	r3, [pc, #296]	; (8002394 <MX_GPIO_Init+0x4d0>)
 800226c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800226e:	2301      	movs	r3, #1
 8002270:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(FLASH_INT_GPIO_Port, &GPIO_InitStruct);
 8002272:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002276:	4619      	mov	r1, r3
 8002278:	4847      	ldr	r0, [pc, #284]	; (8002398 <MX_GPIO_Init+0x4d4>)
 800227a:	f002 ff41 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_RSTO_Pin */
  GPIO_InitStruct.Pin = FLASH_RSTO_Pin;
 800227e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002282:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002284:	2300      	movs	r3, #0
 8002286:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002288:	2301      	movs	r3, #1
 800228a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(FLASH_RSTO_GPIO_Port, &GPIO_InitStruct);
 800228c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002290:	4619      	mov	r1, r3
 8002292:	4841      	ldr	r0, [pc, #260]	; (8002398 <MX_GPIO_Init+0x4d4>)
 8002294:	f002 ff34 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPLAY_RST_Pin */
  GPIO_InitStruct.Pin = DISPLAY_RST_Pin;
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800229c:	2301      	movs	r3, #1
 800229e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022a0:	2301      	movs	r3, #1
 80022a2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a4:	2300      	movs	r3, #0
 80022a6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DISPLAY_RST_GPIO_Port, &GPIO_InitStruct);
 80022a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ac:	4619      	mov	r1, r3
 80022ae:	483b      	ldr	r0, [pc, #236]	; (800239c <MX_GPIO_Init+0x4d8>)
 80022b0:	f002 ff26 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALS_INT_Pin */
  GPIO_InitStruct.Pin = ALS_INT_Pin;
 80022b4:	2340      	movs	r3, #64	; 0x40
 80022b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022b8:	2300      	movs	r3, #0
 80022ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022bc:	2301      	movs	r3, #1
 80022be:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ALS_INT_GPIO_Port, &GPIO_InitStruct);
 80022c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022c4:	4619      	mov	r1, r3
 80022c6:	4835      	ldr	r0, [pc, #212]	; (800239c <MX_GPIO_Init+0x4d8>)
 80022c8:	f002 ff1a 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_INT_Pin */
  GPIO_InitStruct.Pin = TOUCH_INT_Pin;
 80022cc:	2380      	movs	r3, #128	; 0x80
 80022ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80022d0:	4b30      	ldr	r3, [pc, #192]	; (8002394 <MX_GPIO_Init+0x4d0>)
 80022d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022d4:	2301      	movs	r3, #1
 80022d6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(TOUCH_INT_GPIO_Port, &GPIO_InitStruct);
 80022d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022dc:	4619      	mov	r1, r3
 80022de:	4830      	ldr	r0, [pc, #192]	; (80023a0 <MX_GPIO_Init+0x4dc>)
 80022e0:	f002 ff0e 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_RST_Pin */
  GPIO_InitStruct.Pin = TOUCH_RST_Pin;
 80022e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ea:	2301      	movs	r3, #1
 80022ec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022ee:	2301      	movs	r3, #1
 80022f0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f2:	2300      	movs	r3, #0
 80022f4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(TOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 80022f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022fa:	4619      	mov	r1, r3
 80022fc:	4828      	ldr	r0, [pc, #160]	; (80023a0 <MX_GPIO_Init+0x4dc>)
 80022fe:	f002 feff 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : HR_INT_Pin */
  GPIO_InitStruct.Pin = HR_INT_Pin;
 8002302:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002306:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002308:	4b22      	ldr	r3, [pc, #136]	; (8002394 <MX_GPIO_Init+0x4d0>)
 800230a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800230c:	2301      	movs	r3, #1
 800230e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(HR_INT_GPIO_Port, &GPIO_InitStruct);
 8002310:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002314:	4619      	mov	r1, r3
 8002316:	4823      	ldr	r0, [pc, #140]	; (80023a4 <MX_GPIO_Init+0x4e0>)
 8002318:	f002 fef2 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : LRA_EN_Pin */
  GPIO_InitStruct.Pin = LRA_EN_Pin;
 800231c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002320:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002322:	2301      	movs	r3, #1
 8002324:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002326:	2302      	movs	r3, #2
 8002328:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232a:	2300      	movs	r3, #0
 800232c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LRA_EN_GPIO_Port, &GPIO_InitStruct);
 800232e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002332:	4619      	mov	r1, r3
 8002334:	481b      	ldr	r0, [pc, #108]	; (80023a4 <MX_GPIO_Init+0x4e0>)
 8002336:	f002 fee3 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : MAG_INT_Pin */
  GPIO_InitStruct.Pin = MAG_INT_Pin;
 800233a:	2310      	movs	r3, #16
 800233c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800233e:	4b15      	ldr	r3, [pc, #84]	; (8002394 <MX_GPIO_Init+0x4d0>)
 8002340:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002342:	2301      	movs	r3, #1
 8002344:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MAG_INT_GPIO_Port, &GPIO_InitStruct);
 8002346:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800234a:	4619      	mov	r1, r3
 800234c:	4816      	ldr	r0, [pc, #88]	; (80023a8 <MX_GPIO_Init+0x4e4>)
 800234e:	f002 fed7 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8002352:	2304      	movs	r3, #4
 8002354:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002356:	4b15      	ldr	r3, [pc, #84]	; (80023ac <MX_GPIO_Init+0x4e8>)
 8002358:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 800235e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002362:	4619      	mov	r1, r3
 8002364:	4812      	ldr	r0, [pc, #72]	; (80023b0 <MX_GPIO_Init+0x4ec>)
 8002366:	f002 fecb 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT2_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin;
 800236a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800236e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002370:	2300      	movs	r3, #0
 8002372:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002374:	2300      	movs	r3, #0
 8002376:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(IMU_INT2_GPIO_Port, &GPIO_InitStruct);
 8002378:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800237c:	4619      	mov	r1, r3
 800237e:	4807      	ldr	r0, [pc, #28]	; (800239c <MX_GPIO_Init+0x4d8>)
 8002380:	f002 febe 	bl	8005100 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002384:	bf00      	nop
 8002386:	3740      	adds	r7, #64	; 0x40
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	42020000 	.word	0x42020000
 8002390:	42022400 	.word	0x42022400
 8002394:	10210000 	.word	0x10210000
 8002398:	42022000 	.word	0x42022000
 800239c:	42021400 	.word	0x42021400
 80023a0:	42021000 	.word	0x42021000
 80023a4:	42020c00 	.word	0x42020c00
 80023a8:	42020800 	.word	0x42020800
 80023ac:	10110000 	.word	0x10110000
 80023b0:	42020400 	.word	0x42020400

080023b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a04      	ldr	r2, [pc, #16]	; (80023d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d101      	bne.n	80023ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80023c6:	f001 f9a1 	bl	800370c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40001000 	.word	0x40001000

080023d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023dc:	b672      	cpsid	i
}
 80023de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023e0:	e7fe      	b.n	80023e0 <Error_Handler+0x8>
	...

080023e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80023ea:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <HAL_MspInit+0x30>)
 80023ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023f0:	4a08      	ldr	r2, [pc, #32]	; (8002414 <HAL_MspInit+0x30>)
 80023f2:	f043 0304 	orr.w	r3, r3, #4
 80023f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80023fa:	4b06      	ldr	r3, [pc, #24]	; (8002414 <HAL_MspInit+0x30>)
 80023fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	607b      	str	r3, [r7, #4]
 8002406:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	46020c00 	.word	0x46020c00

08002418 <HAL_MDF_MspInit>:
* This function configures the hardware resources used in this example
* @param hmdf: MDF handle pointer
* @retval None
*/
void HAL_MDF_MspInit(MDF_HandleTypeDef* hmdf)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b0c2      	sub	sp, #264	; 0x108
 800241c:	af00      	add	r7, sp, #0
 800241e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002422:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002426:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002428:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]
 8002436:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002438:	f107 0310 	add.w	r3, r7, #16
 800243c:	22e0      	movs	r2, #224	; 0xe0
 800243e:	2100      	movs	r1, #0
 8002440:	4618      	mov	r0, r3
 8002442:	f00b ff16 	bl	800e272 <memset>
  if(IS_ADF_INSTANCE(hmdf->Instance))
 8002446:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800244a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a2b      	ldr	r2, [pc, #172]	; (8002500 <HAL_MDF_MspInit+0xe8>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d14e      	bne.n	80024f6 <HAL_MDF_MspInit+0xde>

  /* USER CODE END ADF1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADF1;
 8002458:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800245c:	f04f 0300 	mov.w	r3, #0
 8002460:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Adf1ClockSelection = RCC_ADF1CLKSOURCE_HCLK;
 8002464:	2300      	movs	r3, #0
 8002466:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800246a:	f107 0310 	add.w	r3, r7, #16
 800246e:	4618      	mov	r0, r3
 8002470:	f007 f9ee 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <HAL_MDF_MspInit+0x66>
    {
      Error_Handler();
 800247a:	f7ff ffad 	bl	80023d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADF1_CLK_ENABLE();
 800247e:	4b21      	ldr	r3, [pc, #132]	; (8002504 <HAL_MDF_MspInit+0xec>)
 8002480:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002484:	4a1f      	ldr	r2, [pc, #124]	; (8002504 <HAL_MDF_MspInit+0xec>)
 8002486:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800248a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800248e:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <HAL_MDF_MspInit+0xec>)
 8002490:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800249c:	4b19      	ldr	r3, [pc, #100]	; (8002504 <HAL_MDF_MspInit+0xec>)
 800249e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024a2:	4a18      	ldr	r2, [pc, #96]	; (8002504 <HAL_MDF_MspInit+0xec>)
 80024a4:	f043 0310 	orr.w	r3, r3, #16
 80024a8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80024ac:	4b15      	ldr	r3, [pc, #84]	; (8002504 <HAL_MDF_MspInit+0xec>)
 80024ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024b2:	f003 0210 	and.w	r2, r3, #16
 80024b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80024ba:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80024c4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80024c8:	681b      	ldr	r3, [r3, #0]
    /**ADF1 GPIO Configuration
    PE9     ------> ADF1_CCK0
    PE10     ------> ADF1_SDI0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80024ca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80024ce:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d2:	2302      	movs	r3, #2
 80024d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024de:	2300      	movs	r3, #0
 80024e0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 80024e4:	2303      	movs	r3, #3
 80024e6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024ea:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80024ee:	4619      	mov	r1, r3
 80024f0:	4805      	ldr	r0, [pc, #20]	; (8002508 <HAL_MDF_MspInit+0xf0>)
 80024f2:	f002 fe05 	bl	8005100 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADF1_MspInit 1 */

  /* USER CODE END ADF1_MspInit 1 */
  }

}
 80024f6:	bf00      	nop
 80024f8:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	46024080 	.word	0x46024080
 8002504:	46020c00 	.word	0x46020c00
 8002508:	42021000 	.word	0x42021000

0800250c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a0b      	ldr	r2, [pc, #44]	; (8002548 <HAL_CRC_MspInit+0x3c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d10e      	bne.n	800253c <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800251e:	4b0b      	ldr	r3, [pc, #44]	; (800254c <HAL_CRC_MspInit+0x40>)
 8002520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002524:	4a09      	ldr	r2, [pc, #36]	; (800254c <HAL_CRC_MspInit+0x40>)
 8002526:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800252a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800252e:	4b07      	ldr	r3, [pc, #28]	; (800254c <HAL_CRC_MspInit+0x40>)
 8002530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002534:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800253c:	bf00      	nop
 800253e:	3714      	adds	r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	40023000 	.word	0x40023000
 800254c:	46020c00 	.word	0x46020c00

08002550 <HAL_DCACHE_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcache: DCACHE handle pointer
* @retval None
*/
void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef* hdcache)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  if(hdcache->Instance==DCACHE1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a16      	ldr	r2, [pc, #88]	; (80025b8 <HAL_DCACHE_MspInit+0x68>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d10f      	bne.n	8002582 <HAL_DCACHE_MspInit+0x32>
  {
  /* USER CODE BEGIN DCACHE1_MspInit 0 */

  /* USER CODE END DCACHE1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCACHE1_CLK_ENABLE();
 8002562:	4b16      	ldr	r3, [pc, #88]	; (80025bc <HAL_DCACHE_MspInit+0x6c>)
 8002564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002568:	4a14      	ldr	r2, [pc, #80]	; (80025bc <HAL_DCACHE_MspInit+0x6c>)
 800256a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800256e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002572:	4b12      	ldr	r3, [pc, #72]	; (80025bc <HAL_DCACHE_MspInit+0x6c>)
 8002574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002578:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DCACHE2_MspInit 1 */

  /* USER CODE END DCACHE2_MspInit 1 */
  }

}
 8002580:	e013      	b.n	80025aa <HAL_DCACHE_MspInit+0x5a>
  else if(hdcache->Instance==DCACHE2)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a0e      	ldr	r2, [pc, #56]	; (80025c0 <HAL_DCACHE_MspInit+0x70>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d10e      	bne.n	80025aa <HAL_DCACHE_MspInit+0x5a>
    __HAL_RCC_DCACHE2_CLK_ENABLE();
 800258c:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <HAL_DCACHE_MspInit+0x6c>)
 800258e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002592:	4a0a      	ldr	r2, [pc, #40]	; (80025bc <HAL_DCACHE_MspInit+0x6c>)
 8002594:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002598:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800259c:	4b07      	ldr	r3, [pc, #28]	; (80025bc <HAL_DCACHE_MspInit+0x6c>)
 800259e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025a6:	60bb      	str	r3, [r7, #8]
 80025a8:	68bb      	ldr	r3, [r7, #8]
}
 80025aa:	bf00      	nop
 80025ac:	3714      	adds	r7, #20
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	40031400 	.word	0x40031400
 80025bc:	46020c00 	.word	0x46020c00
 80025c0:	40031800 	.word	0x40031800

080025c4 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0e      	ldr	r2, [pc, #56]	; (800260c <HAL_DMA2D_MspInit+0x48>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d116      	bne.n	8002604 <HAL_DMA2D_MspInit+0x40>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80025d6:	4b0e      	ldr	r3, [pc, #56]	; (8002610 <HAL_DMA2D_MspInit+0x4c>)
 80025d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025dc:	4a0c      	ldr	r2, [pc, #48]	; (8002610 <HAL_DMA2D_MspInit+0x4c>)
 80025de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025e2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80025e6:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <HAL_DMA2D_MspInit+0x4c>)
 80025e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 80025f4:	2200      	movs	r2, #0
 80025f6:	2100      	movs	r1, #0
 80025f8:	2076      	movs	r0, #118	; 0x76
 80025fa:	f001 f983 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80025fe:	2076      	movs	r0, #118	; 0x76
 8002600:	f001 f99a 	bl	8003938 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8002604:	bf00      	nop
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	4002b000 	.word	0x4002b000
 8002610:	46020c00 	.word	0x46020c00

08002614 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b0c2      	sub	sp, #264	; 0x108
 8002618:	af00      	add	r7, sp, #0
 800261a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800261e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002622:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002624:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	605a      	str	r2, [r3, #4]
 800262e:	609a      	str	r2, [r3, #8]
 8002630:	60da      	str	r2, [r3, #12]
 8002632:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002634:	f107 0310 	add.w	r3, r7, #16
 8002638:	22e0      	movs	r2, #224	; 0xe0
 800263a:	2100      	movs	r1, #0
 800263c:	4618      	mov	r0, r3
 800263e:	f00b fe18 	bl	800e272 <memset>
  if(hdsi->Instance==DSI)
 8002642:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002646:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a30      	ldr	r2, [pc, #192]	; (8002710 <HAL_DSI_MspInit+0xfc>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d157      	bne.n	8002704 <HAL_DSI_MspInit+0xf0>

  /* USER CODE END DSI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DSI;
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	f04f 0304 	mov.w	r3, #4
 800265c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.DsiClockSelection = RCC_DSICLKSOURCE_DSIPHY;
 8002660:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002664:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002668:	f107 0310 	add.w	r3, r7, #16
 800266c:	4618      	mov	r0, r3
 800266e:	f007 f8ef 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <HAL_DSI_MspInit+0x68>
    {
      Error_Handler();
 8002678:	f7ff feae 	bl	80023d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 800267c:	4b25      	ldr	r3, [pc, #148]	; (8002714 <HAL_DSI_MspInit+0x100>)
 800267e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002682:	4a24      	ldr	r2, [pc, #144]	; (8002714 <HAL_DSI_MspInit+0x100>)
 8002684:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002688:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 800268c:	4b21      	ldr	r3, [pc, #132]	; (8002714 <HAL_DSI_MspInit+0x100>)
 800268e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002692:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800269a:	4b1e      	ldr	r3, [pc, #120]	; (8002714 <HAL_DSI_MspInit+0x100>)
 800269c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026a0:	4a1c      	ldr	r2, [pc, #112]	; (8002714 <HAL_DSI_MspInit+0x100>)
 80026a2:	f043 0320 	orr.w	r3, r3, #32
 80026a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80026aa:	4b1a      	ldr	r3, [pc, #104]	; (8002714 <HAL_DSI_MspInit+0x100>)
 80026ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026b0:	f003 0220 	and.w	r2, r3, #32
 80026b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80026b8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80026c2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80026c6:	681b      	ldr	r3, [r3, #0]
    DSI_CKN     ------> DSIHOST_CKN
    DSI_D1N     ------> DSIHOST_D1N
    DSI_D1P     ------> DSIHOST_D1P
    PF10     ------> DSIHOST_TE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026cc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d0:	2302      	movs	r3, #2
 80026d2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d6:	2300      	movs	r3, #0
 80026d8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026dc:	2300      	movs	r3, #0
 80026de:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 80026e2:	230b      	movs	r3, #11
 80026e4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026e8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80026ec:	4619      	mov	r1, r3
 80026ee:	480a      	ldr	r0, [pc, #40]	; (8002718 <HAL_DSI_MspInit+0x104>)
 80026f0:	f002 fd06 	bl	8005100 <HAL_GPIO_Init>

    /* DSI interrupt Init */
    HAL_NVIC_SetPriority(DSI_IRQn, 0, 0);
 80026f4:	2200      	movs	r2, #0
 80026f6:	2100      	movs	r1, #0
 80026f8:	2089      	movs	r0, #137	; 0x89
 80026fa:	f001 f903 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DSI_IRQn);
 80026fe:	2089      	movs	r0, #137	; 0x89
 8002700:	f001 f91a 	bl	8003938 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 8002704:	bf00      	nop
 8002706:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40016c00 	.word	0x40016c00
 8002714:	46020c00 	.word	0x46020c00
 8002718:	42021400 	.word	0x42021400

0800271c <HAL_GFXMMU_MspInit>:
* This function configures the hardware resources used in this example
* @param hgfxmmu: GFXMMU handle pointer
* @retval None
*/
void HAL_GFXMMU_MspInit(GFXMMU_HandleTypeDef* hgfxmmu)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  if(hgfxmmu->Instance==GFXMMU)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a0e      	ldr	r2, [pc, #56]	; (8002764 <HAL_GFXMMU_MspInit+0x48>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d116      	bne.n	800275c <HAL_GFXMMU_MspInit+0x40>
  {
  /* USER CODE BEGIN GFXMMU_MspInit 0 */

  /* USER CODE END GFXMMU_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_GFXMMU_CLK_ENABLE();
 800272e:	4b0e      	ldr	r3, [pc, #56]	; (8002768 <HAL_GFXMMU_MspInit+0x4c>)
 8002730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002734:	4a0c      	ldr	r2, [pc, #48]	; (8002768 <HAL_GFXMMU_MspInit+0x4c>)
 8002736:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800273a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800273e:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <HAL_GFXMMU_MspInit+0x4c>)
 8002740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002744:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	68fb      	ldr	r3, [r7, #12]
    /* GFXMMU interrupt Init */
    HAL_NVIC_SetPriority(GFXMMU_IRQn, 0, 0);
 800274c:	2200      	movs	r2, #0
 800274e:	2100      	movs	r1, #0
 8002750:	2086      	movs	r0, #134	; 0x86
 8002752:	f001 f8d7 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GFXMMU_IRQn);
 8002756:	2086      	movs	r0, #134	; 0x86
 8002758:	f001 f8ee 	bl	8003938 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN GFXMMU_MspInit 1 */

  /* USER CODE END GFXMMU_MspInit 1 */
  }

}
 800275c:	bf00      	nop
 800275e:	3710      	adds	r7, #16
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	4002c000 	.word	0x4002c000
 8002768:	46020c00 	.word	0x46020c00

0800276c <HAL_GPU2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hgpu2d: GPU2D handle pointer
* @retval None
*/
void HAL_GPU2D_MspInit(GPU2D_HandleTypeDef* hgpu2d)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  if(hgpu2d->Instance==GPU2D)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a1a      	ldr	r2, [pc, #104]	; (80027e4 <HAL_GPU2D_MspInit+0x78>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d12d      	bne.n	80027da <HAL_GPU2D_MspInit+0x6e>
  {
  /* USER CODE BEGIN GPU2D_MspInit 0 */

  /* USER CODE END GPU2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_GPU2D_CLK_ENABLE();
 800277e:	4b1a      	ldr	r3, [pc, #104]	; (80027e8 <HAL_GPU2D_MspInit+0x7c>)
 8002780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002784:	4a18      	ldr	r2, [pc, #96]	; (80027e8 <HAL_GPU2D_MspInit+0x7c>)
 8002786:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800278a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800278e:	4b16      	ldr	r3, [pc, #88]	; (80027e8 <HAL_GPU2D_MspInit+0x7c>)
 8002790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002794:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_DCACHE2_CLK_ENABLE();
 800279c:	4b12      	ldr	r3, [pc, #72]	; (80027e8 <HAL_GPU2D_MspInit+0x7c>)
 800279e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027a2:	4a11      	ldr	r2, [pc, #68]	; (80027e8 <HAL_GPU2D_MspInit+0x7c>)
 80027a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80027ac:	4b0e      	ldr	r3, [pc, #56]	; (80027e8 <HAL_GPU2D_MspInit+0x7c>)
 80027ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027b6:	60bb      	str	r3, [r7, #8]
 80027b8:	68bb      	ldr	r3, [r7, #8]
    /* GPU2D interrupt Init */
    HAL_NVIC_SetPriority(GPU2D_IRQn, 0, 0);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2100      	movs	r1, #0
 80027be:	2084      	movs	r0, #132	; 0x84
 80027c0:	f001 f8a0 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPU2D_IRQn);
 80027c4:	2084      	movs	r0, #132	; 0x84
 80027c6:	f001 f8b7 	bl	8003938 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPU2D_ER_IRQn, 0, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	2100      	movs	r1, #0
 80027ce:	2085      	movs	r0, #133	; 0x85
 80027d0:	f001 f898 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPU2D_ER_IRQn);
 80027d4:	2085      	movs	r0, #133	; 0x85
 80027d6:	f001 f8af 	bl	8003938 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN GPU2D_MspInit 1 */

  /* USER CODE END GPU2D_MspInit 1 */
  }

}
 80027da:	bf00      	nop
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	4002f000 	.word	0x4002f000
 80027e8:	46020c00 	.word	0x46020c00

080027ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b0ca      	sub	sp, #296	; 0x128
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80027f6:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80027fa:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fc:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800280c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002810:	22e0      	movs	r2, #224	; 0xe0
 8002812:	2100      	movs	r1, #0
 8002814:	4618      	mov	r0, r3
 8002816:	f00b fd2c 	bl	800e272 <memset>
  if(hi2c->Instance==I2C1)
 800281a:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800281e:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4ad3      	ldr	r2, [pc, #844]	; (8002b74 <HAL_I2C_MspInit+0x388>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d14f      	bne.n	80028cc <HAL_I2C_MspInit+0xe0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800282c:	f04f 0240 	mov.w	r2, #64	; 0x40
 8002830:	f04f 0300 	mov.w	r3, #0
 8002834:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002838:	2300      	movs	r3, #0
 800283a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800283e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002842:	4618      	mov	r0, r3
 8002844:	f007 f804 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_I2C_MspInit+0x66>
    {
      Error_Handler();
 800284e:	f7ff fdc3 	bl	80023d8 <Error_Handler>
    }

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002852:	4bc9      	ldr	r3, [pc, #804]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002854:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002858:	4ac7      	ldr	r2, [pc, #796]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 800285a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800285e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002862:	4bc5      	ldr	r3, [pc, #788]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002864:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800286c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800286e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**I2C1 GPIO Configuration
    PG13     ------> I2C1_SDA
    PG14     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002870:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002874:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002878:	2312      	movs	r3, #18
 800287a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287e:	2300      	movs	r3, #0
 8002880:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002884:	2300      	movs	r3, #0
 8002886:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800288a:	2304      	movs	r3, #4
 800288c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002890:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002894:	4619      	mov	r1, r3
 8002896:	48b9      	ldr	r0, [pc, #740]	; (8002b7c <HAL_I2C_MspInit+0x390>)
 8002898:	f002 fc32 	bl	8005100 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800289c:	4bb6      	ldr	r3, [pc, #728]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 800289e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80028a2:	4ab5      	ldr	r2, [pc, #724]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 80028a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80028a8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80028ac:	4bb2      	ldr	r3, [pc, #712]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 80028ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80028b2:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80028b6:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80028ba:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80028c4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80028c8:	681b      	ldr	r3, [r3, #0]
  /* USER CODE BEGIN I2C6_MspInit 1 */

  /* USER CODE END I2C6_MspInit 1 */
  }

}
 80028ca:	e14e      	b.n	8002b6a <HAL_I2C_MspInit+0x37e>
  else if(hi2c->Instance==I2C2)
 80028cc:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80028d0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4aa9      	ldr	r2, [pc, #676]	; (8002b80 <HAL_I2C_MspInit+0x394>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d157      	bne.n	800298e <HAL_I2C_MspInit+0x1a2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80028de:	f04f 0280 	mov.w	r2, #128	; 0x80
 80028e2:	f04f 0300 	mov.w	r3, #0
 80028e6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80028ea:	2300      	movs	r3, #0
 80028ec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028f4:	4618      	mov	r0, r3
 80028f6:	f006 ffab 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <HAL_I2C_MspInit+0x118>
      Error_Handler();
 8002900:	f7ff fd6a 	bl	80023d8 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002904:	4b9c      	ldr	r3, [pc, #624]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002906:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800290a:	4a9b      	ldr	r2, [pc, #620]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 800290c:	f043 0302 	orr.w	r3, r3, #2
 8002910:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002914:	4b98      	ldr	r3, [pc, #608]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002916:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800291a:	f003 0202 	and.w	r2, r3, #2
 800291e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002922:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800292c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002930:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002932:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002936:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800293a:	2312      	movs	r3, #18
 800293c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002946:	2300      	movs	r3, #0
 8002948:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800294c:	2304      	movs	r3, #4
 800294e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002952:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002956:	4619      	mov	r1, r3
 8002958:	488a      	ldr	r0, [pc, #552]	; (8002b84 <HAL_I2C_MspInit+0x398>)
 800295a:	f002 fbd1 	bl	8005100 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800295e:	4b86      	ldr	r3, [pc, #536]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002960:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002964:	4a84      	ldr	r2, [pc, #528]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002966:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800296a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800296e:	4b82      	ldr	r3, [pc, #520]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002970:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002974:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002978:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800297c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002986:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800298a:	681b      	ldr	r3, [r3, #0]
}
 800298c:	e0ed      	b.n	8002b6a <HAL_I2C_MspInit+0x37e>
  else if(hi2c->Instance==I2C4)
 800298e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002992:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a7b      	ldr	r2, [pc, #492]	; (8002b88 <HAL_I2C_MspInit+0x39c>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d157      	bne.n	8002a50 <HAL_I2C_MspInit+0x264>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80029a0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80029a4:	f04f 0300 	mov.w	r3, #0
 80029a8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80029ac:	2300      	movs	r3, #0
 80029ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029b6:	4618      	mov	r0, r3
 80029b8:	f006 ff4a 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_I2C_MspInit+0x1da>
      Error_Handler();
 80029c2:	f7ff fd09 	bl	80023d8 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029c6:	4b6c      	ldr	r3, [pc, #432]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 80029c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029cc:	4a6a      	ldr	r2, [pc, #424]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 80029ce:	f043 0308 	orr.w	r3, r3, #8
 80029d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80029d6:	4b68      	ldr	r3, [pc, #416]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 80029d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029dc:	f003 0208 	and.w	r2, r3, #8
 80029e0:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80029e4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80029ee:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029f2:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80029f4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80029f8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029fc:	2312      	movs	r3, #18
 80029fe:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8002a0e:	2304      	movs	r3, #4
 8002a10:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a14:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002a18:	4619      	mov	r1, r3
 8002a1a:	485c      	ldr	r0, [pc, #368]	; (8002b8c <HAL_I2C_MspInit+0x3a0>)
 8002a1c:	f002 fb70 	bl	8005100 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002a20:	4b55      	ldr	r3, [pc, #340]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002a22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002a26:	4a54      	ldr	r2, [pc, #336]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002a28:	f043 0302 	orr.w	r3, r3, #2
 8002a2c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 8002a30:	4b51      	ldr	r3, [pc, #324]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002a32:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002a36:	f003 0202 	and.w	r2, r3, #2
 8002a3a:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002a3e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002a48:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002a4c:	681b      	ldr	r3, [r3, #0]
}
 8002a4e:	e08c      	b.n	8002b6a <HAL_I2C_MspInit+0x37e>
  else if(hi2c->Instance==I2C6)
 8002a50:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002a54:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a4c      	ldr	r2, [pc, #304]	; (8002b90 <HAL_I2C_MspInit+0x3a4>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	f040 8083 	bne.w	8002b6a <HAL_I2C_MspInit+0x37e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C6;
 8002a64:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002a68:	f04f 0300 	mov.w	r3, #0
 8002a6c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    PeriphClkInit.I2c6ClockSelection = RCC_I2C6CLKSOURCE_PCLK1;
 8002a70:	2300      	movs	r3, #0
 8002a72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f006 fee8 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_MspInit+0x29e>
      Error_Handler();
 8002a86:	f7ff fca7 	bl	80023d8 <Error_Handler>
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002a8a:	4b3b      	ldr	r3, [pc, #236]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a90:	4a39      	ldr	r2, [pc, #228]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002a92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a96:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002a9a:	4b37      	ldr	r3, [pc, #220]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002aa0:	f403 7200 	and.w	r2, r3, #512	; 0x200
 8002aa4:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002aa8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002ab2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002ab6:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ab8:	4b2f      	ldr	r3, [pc, #188]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002abe:	4a2e      	ldr	r2, [pc, #184]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002ac0:	f043 0320 	orr.w	r3, r3, #32
 8002ac4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002ac8:	4b2b      	ldr	r3, [pc, #172]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002aca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ace:	f003 0220 	and.w	r2, r3, #32
 8002ad2:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002ad6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002ae0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002ae4:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ae6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002aea:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aee:	2312      	movs	r3, #18
 8002af0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002afa:	2300      	movs	r3, #0
 8002afc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C6;
 8002b00:	2302      	movs	r3, #2
 8002b02:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002b06:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	4821      	ldr	r0, [pc, #132]	; (8002b94 <HAL_I2C_MspInit+0x3a8>)
 8002b0e:	f002 faf7 	bl	8005100 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b12:	2301      	movs	r3, #1
 8002b14:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b18:	2312      	movs	r3, #18
 8002b1a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b24:	2300      	movs	r3, #0
 8002b26:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C6;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b30:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002b34:	4619      	mov	r1, r3
 8002b36:	4818      	ldr	r0, [pc, #96]	; (8002b98 <HAL_I2C_MspInit+0x3ac>)
 8002b38:	f002 fae2 	bl	8005100 <HAL_GPIO_Init>
    __HAL_RCC_I2C6_CLK_ENABLE();
 8002b3c:	4b0e      	ldr	r3, [pc, #56]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002b3e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002b42:	4a0d      	ldr	r2, [pc, #52]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b48:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 8002b4c:	4b0a      	ldr	r3, [pc, #40]	; (8002b78 <HAL_I2C_MspInit+0x38c>)
 8002b4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002b52:	f003 0280 	and.w	r2, r3, #128	; 0x80
 8002b56:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002b5a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002b64:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002b68:	681b      	ldr	r3, [r3, #0]
}
 8002b6a:	bf00      	nop
 8002b6c:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40005400 	.word	0x40005400
 8002b78:	46020c00 	.word	0x46020c00
 8002b7c:	42021800 	.word	0x42021800
 8002b80:	40005800 	.word	0x40005800
 8002b84:	42020400 	.word	0x42020400
 8002b88:	40008400 	.word	0x40008400
 8002b8c:	42020c00 	.word	0x42020c00
 8002b90:	40009c00 	.word	0x40009c00
 8002b94:	42022400 	.word	0x42022400
 8002b98:	42021400 	.word	0x42021400

08002b9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b0c8      	sub	sp, #288	; 0x120
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002ba6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002baa:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bac:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	605a      	str	r2, [r3, #4]
 8002bb6:	609a      	str	r2, [r3, #8]
 8002bb8:	60da      	str	r2, [r3, #12]
 8002bba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002bbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bc0:	22e0      	movs	r2, #224	; 0xe0
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f00b fb54 	bl	800e272 <memset>
  if(huart->Instance==LPUART1)
 8002bca:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002bce:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4aa1      	ldr	r2, [pc, #644]	; (8002e5c <HAL_UART_MspInit+0x2c0>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d17b      	bne.n	8002cd4 <HAL_UART_MspInit+0x138>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002bdc:	f04f 0220 	mov.w	r2, #32
 8002be0:	f04f 0300 	mov.w	r3, #0
 8002be4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 8002be8:	2300      	movs	r3, #0
 8002bea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f006 fe2c 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_UART_MspInit+0x66>
    {
      Error_Handler();
 8002bfe:	f7ff fbeb 	bl	80023d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002c02:	4b97      	ldr	r3, [pc, #604]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002c08:	4a95      	ldr	r2, [pc, #596]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c0e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
 8002c12:	4b93      	ldr	r3, [pc, #588]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c14:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002c20:	4b8f      	ldr	r3, [pc, #572]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c26:	4a8e      	ldr	r2, [pc, #568]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c2c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002c30:	4b8b      	ldr	r3, [pc, #556]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c36:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c3a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002c3e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002c48:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002c4c:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c4e:	4b84      	ldr	r3, [pc, #528]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c54:	4a82      	ldr	r2, [pc, #520]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c56:	f043 0302 	orr.w	r3, r3, #2
 8002c5a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002c5e:	4b80      	ldr	r3, [pc, #512]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002c60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c64:	f003 0202 	and.w	r2, r3, #2
 8002c68:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002c6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002c76:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002c7a:	681b      	ldr	r3, [r3, #0]
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    PG5     ------> LPUART1_CTS
    PB1     ------> LPUART1_RTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_5;
 8002c7c:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8002c80:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c84:	2302      	movs	r3, #2
 8002c86:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c90:	2300      	movs	r3, #0
 8002c92:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c96:	2308      	movs	r3, #8
 8002c98:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c9c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4870      	ldr	r0, [pc, #448]	; (8002e64 <HAL_UART_MspInit+0x2c8>)
 8002ca4:	f002 fa2c 	bl	8005100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002cc0:	2308      	movs	r3, #8
 8002cc2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc6:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4866      	ldr	r0, [pc, #408]	; (8002e68 <HAL_UART_MspInit+0x2cc>)
 8002cce:	f002 fa17 	bl	8005100 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002cd2:	e0bd      	b.n	8002e50 <HAL_UART_MspInit+0x2b4>
  else if(huart->Instance==USART1)
 8002cd4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002cd8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a62      	ldr	r2, [pc, #392]	; (8002e6c <HAL_UART_MspInit+0x2d0>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d155      	bne.n	8002d92 <HAL_UART_MspInit+0x1f6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ce6:	f04f 0201 	mov.w	r2, #1
 8002cea:	f04f 0300 	mov.w	r3, #0
 8002cee:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cf6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f006 fda8 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <HAL_UART_MspInit+0x16e>
      Error_Handler();
 8002d06:	f7ff fb67 	bl	80023d8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d0a:	4b55      	ldr	r3, [pc, #340]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002d0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002d10:	4a53      	ldr	r2, [pc, #332]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002d12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d16:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8002d1a:	4b51      	ldr	r3, [pc, #324]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002d1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002d20:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8002d24:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002d28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002d32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002d36:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d38:	4b49      	ldr	r3, [pc, #292]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002d3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d3e:	4a48      	ldr	r2, [pc, #288]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002d40:	f043 0302 	orr.w	r3, r3, #2
 8002d44:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002d48:	4b45      	ldr	r3, [pc, #276]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d4e:	f003 0202 	and.w	r2, r3, #2
 8002d52:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002d56:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002d60:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002d64:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8002d66:	23c0      	movs	r3, #192	; 0xc0
 8002d68:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d7e:	2307      	movs	r3, #7
 8002d80:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d84:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4837      	ldr	r0, [pc, #220]	; (8002e68 <HAL_UART_MspInit+0x2cc>)
 8002d8c:	f002 f9b8 	bl	8005100 <HAL_GPIO_Init>
}
 8002d90:	e05e      	b.n	8002e50 <HAL_UART_MspInit+0x2b4>
  else if(huart->Instance==USART6)
 8002d92:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002d96:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a34      	ldr	r2, [pc, #208]	; (8002e70 <HAL_UART_MspInit+0x2d4>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d155      	bne.n	8002e50 <HAL_UART_MspInit+0x2b4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002da4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002da8:	f04f 0300 	mov.w	r3, #0
 8002dac:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK1;
 8002db0:	2300      	movs	r3, #0
 8002db2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002db6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f006 fd48 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <HAL_UART_MspInit+0x22e>
      Error_Handler();
 8002dc6:	f7ff fb07 	bl	80023d8 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002dca:	4b25      	ldr	r3, [pc, #148]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002dcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002dd0:	4a23      	ldr	r2, [pc, #140]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002dd2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002dd6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002dda:	4b21      	ldr	r3, [pc, #132]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002ddc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002de0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002de4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002de8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002df2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002df6:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002df8:	4b19      	ldr	r3, [pc, #100]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002dfe:	4a18      	ldr	r2, [pc, #96]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002e00:	f043 0304 	orr.w	r3, r3, #4
 8002e04:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002e08:	4b15      	ldr	r3, [pc, #84]	; (8002e60 <HAL_UART_MspInit+0x2c4>)
 8002e0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e0e:	f003 0204 	and.w	r2, r3, #4
 8002e12:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002e16:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002e20:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e24:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2;
 8002e26:	230c      	movs	r3, #12
 8002e28:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e32:	2300      	movs	r3, #0
 8002e34:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8002e3e:	2307      	movs	r3, #7
 8002e40:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e44:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002e48:	4619      	mov	r1, r3
 8002e4a:	480a      	ldr	r0, [pc, #40]	; (8002e74 <HAL_UART_MspInit+0x2d8>)
 8002e4c:	f002 f958 	bl	8005100 <HAL_GPIO_Init>
}
 8002e50:	bf00      	nop
 8002e52:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	46002400 	.word	0x46002400
 8002e60:	46020c00 	.word	0x46020c00
 8002e64:	42021800 	.word	0x42021800
 8002e68:	42020400 	.word	0x42020400
 8002e6c:	40013800 	.word	0x40013800
 8002e70:	40006400 	.word	0x40006400
 8002e74:	42020800 	.word	0x42020800

08002e78 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b0bc      	sub	sp, #240	; 0xf0
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e80:	f107 0310 	add.w	r3, r7, #16
 8002e84:	22e0      	movs	r2, #224	; 0xe0
 8002e86:	2100      	movs	r1, #0
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f00b f9f2 	bl	800e272 <memset>
  if(hltdc->Instance==LTDC)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a22      	ldr	r2, [pc, #136]	; (8002f1c <HAL_LTDC_MspInit+0xa4>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d13d      	bne.n	8002f14 <HAL_LTDC_MspInit+0x9c>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002e98:	f04f 0200 	mov.w	r2, #0
 8002e9c:	f04f 0302 	mov.w	r3, #2
 8002ea0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLL2;
 8002ea4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ea8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    PeriphClkInit.PLL2.PLL2Source = RCC_PLLSOURCE_HSE;
 8002eac:	2303      	movs	r3, #3
 8002eae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLL2.PLL2M = 1;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLL2.PLL2N = 20;
 8002eb4:	2314      	movs	r3, #20
 8002eb6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLL2.PLL2P = 2;
 8002eb8:	2302      	movs	r3, #2
 8002eba:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLL2.PLL2Q = 2;
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLL2.PLL2R = 2;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLL2.PLL2RGE = RCC_PLLVCIRANGE_1;
 8002ec4:	230c      	movs	r3, #12
 8002ec6:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLL2.PLL2FRACN = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.PLL2.PLL2ClockOut = RCC_PLL2_DIVR;
 8002ecc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ed0:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ed2:	f107 0310 	add.w	r3, r7, #16
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f006 fcba 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_LTDC_MspInit+0x6e>
    {
      Error_Handler();
 8002ee2:	f7ff fa79 	bl	80023d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	; (8002f20 <HAL_LTDC_MspInit+0xa8>)
 8002ee8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002eec:	4a0c      	ldr	r2, [pc, #48]	; (8002f20 <HAL_LTDC_MspInit+0xa8>)
 8002eee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ef2:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8002ef6:	4b0a      	ldr	r3, [pc, #40]	; (8002f20 <HAL_LTDC_MspInit+0xa8>)
 8002ef8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002efc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	68fb      	ldr	r3, [r7, #12]
    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 8002f04:	2200      	movs	r2, #0
 8002f06:	2100      	movs	r1, #0
 8002f08:	2087      	movs	r0, #135	; 0x87
 8002f0a:	f000 fcfb 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002f0e:	2087      	movs	r0, #135	; 0x87
 8002f10:	f000 fd12 	bl	8003938 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8002f14:	bf00      	nop
 8002f16:	37f0      	adds	r7, #240	; 0xf0
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40016800 	.word	0x40016800
 8002f20:	46020c00 	.word	0x46020c00

08002f24 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b0c8      	sub	sp, #288	; 0x120
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002f2e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002f32:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f34:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]
 8002f40:	60da      	str	r2, [r3, #12]
 8002f42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f48:	22e0      	movs	r2, #224	; 0xe0
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f00b f990 	bl	800e272 <memset>
  if(hospi->Instance==OCTOSPI1)
 8002f52:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002f56:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4aaa      	ldr	r2, [pc, #680]	; (8003208 <HAL_OSPI_MspInit+0x2e4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	f040 814c 	bne.w	80031fe <HAL_OSPI_MspInit+0x2da>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002f66:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002f6a:	f04f 0300 	mov.w	r3, #0
 8002f6e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f006 fc67 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 8002f88:	f7ff fa26 	bl	80023d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002f8c:	4b9f      	ldr	r3, [pc, #636]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f92:	4a9e      	ldr	r2, [pc, #632]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002f94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f98:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002f9c:	4b9b      	ldr	r3, [pc, #620]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002faa:	4b98      	ldr	r3, [pc, #608]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fb0:	4a96      	ldr	r2, [pc, #600]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002fb2:	f043 0310 	orr.w	r3, r3, #16
 8002fb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fba:	4b94      	ldr	r3, [pc, #592]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc0:	f003 0210 	and.w	r2, r3, #16
 8002fc4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002fc8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002fd2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002fd6:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fd8:	4b8c      	ldr	r3, [pc, #560]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fde:	4a8b      	ldr	r2, [pc, #556]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fe4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002fe8:	4b88      	ldr	r3, [pc, #544]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8002fea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fee:	f003 0280 	and.w	r2, r3, #128	; 0x80
 8002ff2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8002ff6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003000:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003004:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003006:	4b81      	ldr	r3, [pc, #516]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8003008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800300c:	4a7f      	ldr	r2, [pc, #508]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 800300e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003012:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003016:	4b7d      	ldr	r3, [pc, #500]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8003018:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800301c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8003020:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003024:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800302e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003032:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003034:	4b75      	ldr	r3, [pc, #468]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8003036:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800303a:	4a74      	ldr	r2, [pc, #464]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 800303c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003040:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003044:	4b71      	ldr	r3, [pc, #452]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8003046:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800304a:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800304e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003052:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800305c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003060:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003062:	4b6a      	ldr	r3, [pc, #424]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8003064:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003068:	4a68      	ldr	r2, [pc, #416]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 800306a:	f043 0302 	orr.w	r3, r3, #2
 800306e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003072:	4b66      	ldr	r3, [pc, #408]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8003074:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003078:	f003 0202 	and.w	r2, r3, #2
 800307c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003080:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800308a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800308e:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003090:	4b5e      	ldr	r3, [pc, #376]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8003092:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003096:	4a5d      	ldr	r2, [pc, #372]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 8003098:	f043 0301 	orr.w	r3, r3, #1
 800309c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80030a0:	4b5a      	ldr	r3, [pc, #360]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 80030a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030a6:	f003 0201 	and.w	r2, r3, #1
 80030aa:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80030ae:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80030b8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80030bc:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80030be:	4b53      	ldr	r3, [pc, #332]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 80030c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030c4:	4a51      	ldr	r2, [pc, #324]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 80030c6:	f043 0310 	orr.w	r3, r3, #16
 80030ca:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80030ce:	4b4f      	ldr	r3, [pc, #316]	; (800320c <HAL_OSPI_MspInit+0x2e8>)
 80030d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030d4:	f003 0210 	and.w	r2, r3, #16
 80030d8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80030dc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80030e0:	601a      	str	r2, [r3, #0]
 80030e2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80030e6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80030ea:	681b      	ldr	r3, [r3, #0]
    PH12     ------> OCTOSPIM_P2_IO7
    PA0     ------> OCTOSPIM_P2_NCS
    PB10     ------> OCTOSPIM_P1_CLK
    PE11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_9
 80030ec:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80030f0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f4:	2302      	movs	r3, #2
 80030f6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fa:	2300      	movs	r3, #0
 80030fc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003100:	2303      	movs	r3, #3
 8003102:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8003106:	2305      	movs	r3, #5
 8003108:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800310c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8003110:	4619      	mov	r1, r3
 8003112:	483f      	ldr	r0, [pc, #252]	; (8003210 <HAL_OSPI_MspInit+0x2ec>)
 8003114:	f001 fff4 	bl	8005100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003118:	2340      	movs	r3, #64	; 0x40
 800311a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800311e:	2302      	movs	r3, #2
 8003120:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003124:	2300      	movs	r3, #0
 8003126:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800312a:	2303      	movs	r3, #3
 800312c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8003130:	2303      	movs	r3, #3
 8003132:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003136:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 800313a:	4619      	mov	r1, r3
 800313c:	4835      	ldr	r0, [pc, #212]	; (8003214 <HAL_OSPI_MspInit+0x2f0>)
 800313e:	f001 ffdf 	bl	8005100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003142:	230e      	movs	r3, #14
 8003144:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003148:	2302      	movs	r3, #2
 800314a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003154:	2303      	movs	r3, #3
 8003156:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPI2;
 800315a:	2306      	movs	r3, #6
 800315c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003160:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8003164:	4619      	mov	r1, r3
 8003166:	482c      	ldr	r0, [pc, #176]	; (8003218 <HAL_OSPI_MspInit+0x2f4>)
 8003168:	f001 ffca 	bl	8005100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_10;
 800316c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003170:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003174:	2302      	movs	r3, #2
 8003176:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317a:	2300      	movs	r3, #0
 800317c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003180:	2303      	movs	r3, #3
 8003182:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8003186:	230a      	movs	r3, #10
 8003188:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8003190:	4619      	mov	r1, r3
 8003192:	4822      	ldr	r0, [pc, #136]	; (800321c <HAL_OSPI_MspInit+0x2f8>)
 8003194:	f001 ffb4 	bl	8005100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003198:	2301      	movs	r3, #1
 800319a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319e:	2302      	movs	r3, #2
 80031a0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031aa:	2303      	movs	r3, #3
 80031ac:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI2;
 80031b0:	230a      	movs	r3, #10
 80031b2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031b6:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80031ba:	4619      	mov	r1, r3
 80031bc:	4818      	ldr	r0, [pc, #96]	; (8003220 <HAL_OSPI_MspInit+0x2fc>)
 80031be:	f001 ff9f 	bl	8005100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80031c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031c6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ca:	2302      	movs	r3, #2
 80031cc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d0:	2300      	movs	r3, #0
 80031d2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031d6:	2303      	movs	r3, #3
 80031d8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80031dc:	230a      	movs	r3, #10
 80031de:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031e2:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80031e6:	4619      	mov	r1, r3
 80031e8:	480e      	ldr	r0, [pc, #56]	; (8003224 <HAL_OSPI_MspInit+0x300>)
 80031ea:	f001 ff89 	bl	8005100 <HAL_GPIO_Init>

    /* OCTOSPI1 interrupt Init */
    HAL_NVIC_SetPriority(OCTOSPI1_IRQn, 0, 0);
 80031ee:	2200      	movs	r2, #0
 80031f0:	2100      	movs	r1, #0
 80031f2:	204c      	movs	r0, #76	; 0x4c
 80031f4:	f000 fb86 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OCTOSPI1_IRQn);
 80031f8:	204c      	movs	r0, #76	; 0x4c
 80031fa:	f000 fb9d 	bl	8003938 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 80031fe:	bf00      	nop
 8003200:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	420d1400 	.word	0x420d1400
 800320c:	46020c00 	.word	0x46020c00
 8003210:	42021c00 	.word	0x42021c00
 8003214:	42021800 	.word	0x42021800
 8003218:	42022000 	.word	0x42022000
 800321c:	42020400 	.word	0x42020400
 8003220:	42020000 	.word	0x42020000
 8003224:	42021000 	.word	0x42021000

08003228 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b0bc      	sub	sp, #240	; 0xf0
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003230:	f107 0310 	add.w	r3, r7, #16
 8003234:	22e0      	movs	r2, #224	; 0xe0
 8003236:	2100      	movs	r1, #0
 8003238:	4618      	mov	r0, r3
 800323a:	f00b f81a 	bl	800e272 <memset>
  if(hrtc->Instance==RTC)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a1d      	ldr	r2, [pc, #116]	; (80032b8 <HAL_RTC_MspInit+0x90>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d132      	bne.n	80032ae <HAL_RTC_MspInit+0x86>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003248:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800324c:	f04f 0300 	mov.w	r3, #0
 8003250:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003254:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003258:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800325c:	f107 0310 	add.w	r3, r7, #16
 8003260:	4618      	mov	r0, r3
 8003262:	f006 faf5 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 800326c:	f7ff f8b4 	bl	80023d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003270:	4b12      	ldr	r3, [pc, #72]	; (80032bc <HAL_RTC_MspInit+0x94>)
 8003272:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003276:	4a11      	ldr	r2, [pc, #68]	; (80032bc <HAL_RTC_MspInit+0x94>)
 8003278:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800327c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003280:	4b0e      	ldr	r3, [pc, #56]	; (80032bc <HAL_RTC_MspInit+0x94>)
 8003282:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003286:	4a0d      	ldr	r2, [pc, #52]	; (80032bc <HAL_RTC_MspInit+0x94>)
 8003288:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800328c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
 8003290:	4b0a      	ldr	r3, [pc, #40]	; (80032bc <HAL_RTC_MspInit+0x94>)
 8003292:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 800329e:	4b07      	ldr	r3, [pc, #28]	; (80032bc <HAL_RTC_MspInit+0x94>)
 80032a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80032a4:	4a05      	ldr	r2, [pc, #20]	; (80032bc <HAL_RTC_MspInit+0x94>)
 80032a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80032aa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80032ae:	bf00      	nop
 80032b0:	37f0      	adds	r7, #240	; 0xf0
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	46007800 	.word	0x46007800
 80032bc:	46020c00 	.word	0x46020c00

080032c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b0c4      	sub	sp, #272	; 0x110
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80032ca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80032ce:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	605a      	str	r2, [r3, #4]
 80032da:	609a      	str	r2, [r3, #8]
 80032dc:	60da      	str	r2, [r3, #12]
 80032de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032e0:	f107 0318 	add.w	r3, r7, #24
 80032e4:	22e0      	movs	r2, #224	; 0xe0
 80032e6:	2100      	movs	r1, #0
 80032e8:	4618      	mov	r0, r3
 80032ea:	f00a ffc2 	bl	800e272 <memset>
  if(hspi->Instance==SPI1)
 80032ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80032f2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a41      	ldr	r2, [pc, #260]	; (8003400 <HAL_SPI_MspInit+0x140>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d17a      	bne.n	80033f6 <HAL_SPI_MspInit+0x136>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003300:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 800330c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003310:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003314:	f107 0318 	add.w	r3, r7, #24
 8003318:	4618      	mov	r0, r3
 800331a:	f006 fa99 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <HAL_SPI_MspInit+0x68>
    {
      Error_Handler();
 8003324:	f7ff f858 	bl	80023d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003328:	4b36      	ldr	r3, [pc, #216]	; (8003404 <HAL_SPI_MspInit+0x144>)
 800332a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800332e:	4a35      	ldr	r2, [pc, #212]	; (8003404 <HAL_SPI_MspInit+0x144>)
 8003330:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003334:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8003338:	4b32      	ldr	r3, [pc, #200]	; (8003404 <HAL_SPI_MspInit+0x144>)
 800333a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800333e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003342:	617b      	str	r3, [r7, #20]
 8003344:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003346:	4b2f      	ldr	r3, [pc, #188]	; (8003404 <HAL_SPI_MspInit+0x144>)
 8003348:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800334c:	4a2d      	ldr	r2, [pc, #180]	; (8003404 <HAL_SPI_MspInit+0x144>)
 800334e:	f043 0302 	orr.w	r3, r3, #2
 8003352:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003356:	4b2b      	ldr	r3, [pc, #172]	; (8003404 <HAL_SPI_MspInit+0x144>)
 8003358:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800335c:	f003 0202 	and.w	r2, r3, #2
 8003360:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003364:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003368:	601a      	str	r2, [r3, #0]
 800336a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800336e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003372:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003374:	4b23      	ldr	r3, [pc, #140]	; (8003404 <HAL_SPI_MspInit+0x144>)
 8003376:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800337a:	4a22      	ldr	r2, [pc, #136]	; (8003404 <HAL_SPI_MspInit+0x144>)
 800337c:	f043 0301 	orr.w	r3, r3, #1
 8003380:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003384:	4b1f      	ldr	r3, [pc, #124]	; (8003404 <HAL_SPI_MspInit+0x144>)
 8003386:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800338a:	f003 0201 	and.w	r2, r3, #1
 800338e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003392:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800339c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80033a0:	681b      	ldr	r3, [r3, #0]
    PB0     ------> SPI1_NSS
    PA6     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80033a2:	2301      	movs	r3, #1
 80033a4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a8:	2302      	movs	r3, #2
 80033aa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ae:	2300      	movs	r3, #0
 80033b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033b4:	2300      	movs	r3, #0
 80033b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033ba:	2305      	movs	r3, #5
 80033bc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033c0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80033c4:	4619      	mov	r1, r3
 80033c6:	4810      	ldr	r0, [pc, #64]	; (8003408 <HAL_SPI_MspInit+0x148>)
 80033c8:	f001 fe9a 	bl	8005100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_7;
 80033cc:	23e0      	movs	r3, #224	; 0xe0
 80033ce:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d2:	2302      	movs	r3, #2
 80033d4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d8:	2300      	movs	r3, #0
 80033da:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033de:	2300      	movs	r3, #0
 80033e0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033e4:	2305      	movs	r3, #5
 80033e6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ea:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80033ee:	4619      	mov	r1, r3
 80033f0:	4806      	ldr	r0, [pc, #24]	; (800340c <HAL_SPI_MspInit+0x14c>)
 80033f2:	f001 fe85 	bl	8005100 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80033f6:	bf00      	nop
 80033f8:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	40013000 	.word	0x40013000
 8003404:	46020c00 	.word	0x46020c00
 8003408:	42020400 	.word	0x42020400
 800340c:	42020000 	.word	0x42020000

08003410 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b08e      	sub	sp, #56	; 0x38
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003418:	2300      	movs	r3, #0
 800341a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 800341c:	2300      	movs	r3, #0
 800341e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003420:	4b2e      	ldr	r3, [pc, #184]	; (80034dc <HAL_InitTick+0xcc>)
 8003422:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003426:	4a2d      	ldr	r2, [pc, #180]	; (80034dc <HAL_InitTick+0xcc>)
 8003428:	f043 0310 	orr.w	r3, r3, #16
 800342c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003430:	4b2a      	ldr	r3, [pc, #168]	; (80034dc <HAL_InitTick+0xcc>)
 8003432:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003436:	f003 0310 	and.w	r3, r3, #16
 800343a:	60fb      	str	r3, [r7, #12]
 800343c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800343e:	f107 0210 	add.w	r2, r7, #16
 8003442:	f107 0314 	add.w	r3, r7, #20
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f006 f917 	bl	800967c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800344e:	f006 f8d9 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 8003452:	6338      	str	r0, [r7, #48]	; 0x30

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003456:	4a22      	ldr	r2, [pc, #136]	; (80034e0 <HAL_InitTick+0xd0>)
 8003458:	fba2 2303 	umull	r2, r3, r2, r3
 800345c:	0c9b      	lsrs	r3, r3, #18
 800345e:	3b01      	subs	r3, #1
 8003460:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003462:	4b20      	ldr	r3, [pc, #128]	; (80034e4 <HAL_InitTick+0xd4>)
 8003464:	4a20      	ldr	r2, [pc, #128]	; (80034e8 <HAL_InitTick+0xd8>)
 8003466:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003468:	4b1e      	ldr	r3, [pc, #120]	; (80034e4 <HAL_InitTick+0xd4>)
 800346a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800346e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003470:	4a1c      	ldr	r2, [pc, #112]	; (80034e4 <HAL_InitTick+0xd4>)
 8003472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003474:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003476:	4b1b      	ldr	r3, [pc, #108]	; (80034e4 <HAL_InitTick+0xd4>)
 8003478:	2200      	movs	r2, #0
 800347a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800347c:	4b19      	ldr	r3, [pc, #100]	; (80034e4 <HAL_InitTick+0xd4>)
 800347e:	2200      	movs	r2, #0
 8003480:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8003482:	4818      	ldr	r0, [pc, #96]	; (80034e4 <HAL_InitTick+0xd4>)
 8003484:	f009 fe02 	bl	800d08c <HAL_TIM_Base_Init>
 8003488:	4603      	mov	r3, r0
 800348a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 800348e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003492:	2b00      	cmp	r3, #0
 8003494:	d118      	bne.n	80034c8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003496:	4813      	ldr	r0, [pc, #76]	; (80034e4 <HAL_InitTick+0xd4>)
 8003498:	f009 fe5a 	bl	800d150 <HAL_TIM_Base_Start_IT>
 800349c:	4603      	mov	r3, r0
 800349e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 80034a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10e      	bne.n	80034c8 <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b0f      	cmp	r3, #15
 80034ae:	d808      	bhi.n	80034c2 <HAL_InitTick+0xb2>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 80034b0:	2200      	movs	r2, #0
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	2031      	movs	r0, #49	; 0x31
 80034b6:	f000 fa25 	bl	8003904 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034ba:	4a0c      	ldr	r2, [pc, #48]	; (80034ec <HAL_InitTick+0xdc>)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6013      	str	r3, [r2, #0]
 80034c0:	e002      	b.n	80034c8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80034c8:	2031      	movs	r0, #49	; 0x31
 80034ca:	f000 fa35 	bl	8003938 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 80034ce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3738      	adds	r7, #56	; 0x38
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	46020c00 	.word	0x46020c00
 80034e0:	431bde83 	.word	0x431bde83
 80034e4:	20001424 	.word	0x20001424
 80034e8:	40001000 	.word	0x40001000
 80034ec:	20000d04 	.word	0x20000d04

080034f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80034f4:	f006 f90a 	bl	800970c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80034f8:	e7fe      	b.n	80034f8 <NMI_Handler+0x8>

080034fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034fa:	b480      	push	{r7}
 80034fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034fe:	e7fe      	b.n	80034fe <HardFault_Handler+0x4>

08003500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003504:	e7fe      	b.n	8003504 <MemManage_Handler+0x4>

08003506 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003506:	b480      	push	{r7}
 8003508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800350a:	e7fe      	b.n	800350a <BusFault_Handler+0x4>

0800350c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003510:	e7fe      	b.n	8003510 <UsageFault_Handler+0x4>

08003512 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003512:	b480      	push	{r7}
 8003514:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003516:	bf00      	nop
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003524:	bf00      	nop
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800352e:	b480      	push	{r7}
 8003530:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003532:	bf00      	nop
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003540:	bf00      	nop
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
	...

0800354c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003550:	4802      	ldr	r0, [pc, #8]	; (800355c <TIM6_IRQHandler+0x10>)
 8003552:	f009 fe9d 	bl	800d290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003556:	bf00      	nop
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	20001424 	.word	0x20001424

08003560 <OCTOSPI1_IRQHandler>:

/**
  * @brief This function handles OCTOSPI1 global interrupt.
  */
void OCTOSPI1_IRQHandler(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OCTOSPI1_IRQn 0 */

  /* USER CODE END OCTOSPI1_IRQn 0 */
  HAL_OSPI_IRQHandler(&hospi1);
 8003564:	4802      	ldr	r0, [pc, #8]	; (8003570 <OCTOSPI1_IRQHandler+0x10>)
 8003566:	f003 fca1 	bl	8006eac <HAL_OSPI_IRQHandler>
  /* USER CODE BEGIN OCTOSPI1_IRQn 1 */

  /* USER CODE END OCTOSPI1_IRQn 1 */
}
 800356a:	bf00      	nop
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	200012f0 	.word	0x200012f0

08003574 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003578:	4802      	ldr	r0, [pc, #8]	; (8003584 <DMA2D_IRQHandler+0x10>)
 800357a:	f000 fc8e 	bl	8003e9a <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800357e:	bf00      	nop
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	20000e64 	.word	0x20000e64

08003588 <GPU2D_IRQHandler>:

/**
  * @brief This function handles GPU2D global interrupt.
  */
void GPU2D_IRQHandler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPU2D_IRQn 0 */

  /* USER CODE END GPU2D_IRQn 0 */
  HAL_GPU2D_IRQHandler(&hgpu2d);
 800358c:	4802      	ldr	r0, [pc, #8]	; (8003598 <GPU2D_IRQHandler+0x10>)
 800358e:	f001 ffd1 	bl	8005534 <HAL_GPU2D_IRQHandler>
  /* USER CODE BEGIN GPU2D_IRQn 1 */

  /* USER CODE END GPU2D_IRQn 1 */
}
 8003592:	bf00      	nop
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	20000f30 	.word	0x20000f30

0800359c <GPU2D_ER_IRQHandler>:

/**
  * @brief This function handles GPU2D Error interrupt.
  */
void GPU2D_ER_IRQHandler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPU2D_ER_IRQn 0 */

  /* USER CODE END GPU2D_ER_IRQn 0 */
  HAL_GPU2D_ER_IRQHandler(&hgpu2d);
 80035a0:	4802      	ldr	r0, [pc, #8]	; (80035ac <GPU2D_ER_IRQHandler+0x10>)
 80035a2:	f001 ffed 	bl	8005580 <HAL_GPU2D_ER_IRQHandler>
  /* USER CODE BEGIN GPU2D_ER_IRQn 1 */

  /* USER CODE END GPU2D_ER_IRQn 1 */
}
 80035a6:	bf00      	nop
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	20000f30 	.word	0x20000f30

080035b0 <GFXMMU_IRQHandler>:

/**
  * @brief This function handles GFXMMU global interrupt.
  */
void GFXMMU_IRQHandler(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GFXMMU_IRQn 0 */

  /* USER CODE END GFXMMU_IRQn 0 */
  HAL_GFXMMU_IRQHandler(&hgfxmmu);
 80035b4:	4802      	ldr	r0, [pc, #8]	; (80035c0 <GFXMMU_IRQHandler+0x10>)
 80035b6:	f001 fd73 	bl	80050a0 <HAL_GFXMMU_IRQHandler>
  /* USER CODE BEGIN GFXMMU_IRQn 1 */

  /* USER CODE END GFXMMU_IRQn 1 */
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20000ee8 	.word	0x20000ee8

080035c4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LCD-TFT global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80035c8:	4802      	ldr	r0, [pc, #8]	; (80035d4 <LTDC_IRQHandler+0x10>)
 80035ca:	f002 ff6f 	bl	80064ac <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20001248 	.word	0x20001248

080035d8 <DSI_IRQHandler>:

/**
  * @brief This function handles DSIHOST global interrupt.
  */
void DSI_IRQHandler(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DSI_IRQn 0 */

  /* USER CODE END DSI_IRQn 0 */
  HAL_DSI_IRQHandler(&hdsi);
 80035dc:	4802      	ldr	r0, [pc, #8]	; (80035e8 <DSI_IRQHandler+0x10>)
 80035de:	f001 f8b5 	bl	800474c <HAL_DSI_IRQHandler>
  /* USER CODE BEGIN DSI_IRQn 1 */

  /* USER CODE END DSI_IRQn 1 */
}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000ec4 	.word	0x20000ec4

080035ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80035f0:	4b18      	ldr	r3, [pc, #96]	; (8003654 <SystemInit+0x68>)
 80035f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f6:	4a17      	ldr	r2, [pc, #92]	; (8003654 <SystemInit+0x68>)
 80035f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8003600:	4b15      	ldr	r3, [pc, #84]	; (8003658 <SystemInit+0x6c>)
 8003602:	2201      	movs	r2, #1
 8003604:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8003606:	4b14      	ldr	r3, [pc, #80]	; (8003658 <SystemInit+0x6c>)
 8003608:	2200      	movs	r2, #0
 800360a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800360c:	4b12      	ldr	r3, [pc, #72]	; (8003658 <SystemInit+0x6c>)
 800360e:	2200      	movs	r2, #0
 8003610:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8003612:	4b11      	ldr	r3, [pc, #68]	; (8003658 <SystemInit+0x6c>)
 8003614:	2200      	movs	r2, #0
 8003616:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8003618:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <SystemInit+0x6c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a0e      	ldr	r2, [pc, #56]	; (8003658 <SystemInit+0x6c>)
 800361e:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003622:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003626:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8003628:	4b0b      	ldr	r3, [pc, #44]	; (8003658 <SystemInit+0x6c>)
 800362a:	2200      	movs	r2, #0
 800362c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800362e:	4b0a      	ldr	r3, [pc, #40]	; (8003658 <SystemInit+0x6c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a09      	ldr	r2, [pc, #36]	; (8003658 <SystemInit+0x6c>)
 8003634:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003638:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800363a:	4b07      	ldr	r3, [pc, #28]	; (8003658 <SystemInit+0x6c>)
 800363c:	2200      	movs	r2, #0
 800363e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003640:	4b04      	ldr	r3, [pc, #16]	; (8003654 <SystemInit+0x68>)
 8003642:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003646:	609a      	str	r2, [r3, #8]
  #endif
}
 8003648:	bf00      	nop
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	e000ed00 	.word	0xe000ed00
 8003658:	46020c00 	.word	0x46020c00

0800365c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800365c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003694 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003660:	f7ff ffc4 	bl	80035ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003664:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003666:	e003      	b.n	8003670 <LoopCopyDataInit>

08003668 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003668:	4b0b      	ldr	r3, [pc, #44]	; (8003698 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800366a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800366c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800366e:	3104      	adds	r1, #4

08003670 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003670:	480a      	ldr	r0, [pc, #40]	; (800369c <LoopForever+0xa>)
	ldr	r3, =_edata
 8003672:	4b0b      	ldr	r3, [pc, #44]	; (80036a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003674:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003676:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003678:	d3f6      	bcc.n	8003668 <CopyDataInit>
	ldr	r2, =_sbss
 800367a:	4a0a      	ldr	r2, [pc, #40]	; (80036a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800367c:	e002      	b.n	8003684 <LoopFillZerobss>

0800367e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800367e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003680:	f842 3b04 	str.w	r3, [r2], #4

08003684 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003684:	4b08      	ldr	r3, [pc, #32]	; (80036a8 <LoopForever+0x16>)
	cmp	r2, r3
 8003686:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003688:	d3f9      	bcc.n	800367e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800368a:	f00a fdfb 	bl	800e284 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800368e:	f7fd fd09 	bl	80010a4 <main>

08003692 <LoopForever>:

LoopForever:
    b LoopForever
 8003692:	e7fe      	b.n	8003692 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8003694:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 8003698:	0800e3f4 	.word	0x0800e3f4
	ldr	r0, =_sdata
 800369c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80036a0:	20000d09 	.word	0x20000d09
	ldr	r2, =_sbss
 80036a4:	20000d0c 	.word	0x20000d0c
	ldr	r3, = _ebss
 80036a8:	20001498 	.word	0x20001498

080036ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80036ac:	e7fe      	b.n	80036ac <ADC1_2_IRQHandler>
	...

080036b0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036b4:	4b11      	ldr	r3, [pc, #68]	; (80036fc <HAL_Init+0x4c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a10      	ldr	r2, [pc, #64]	; (80036fc <HAL_Init+0x4c>)
 80036ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036c0:	2003      	movs	r0, #3
 80036c2:	f000 f914 	bl	80038ee <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80036c6:	f005 fe81 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 80036ca:	4602      	mov	r2, r0
 80036cc:	4b0c      	ldr	r3, [pc, #48]	; (8003700 <HAL_Init+0x50>)
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	f003 030f 	and.w	r3, r3, #15
 80036d4:	490b      	ldr	r1, [pc, #44]	; (8003704 <HAL_Init+0x54>)
 80036d6:	5ccb      	ldrb	r3, [r1, r3]
 80036d8:	fa22 f303 	lsr.w	r3, r2, r3
 80036dc:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <HAL_Init+0x58>)
 80036de:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036e0:	200f      	movs	r0, #15
 80036e2:	f7ff fe95 	bl	8003410 <HAL_InitTick>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <HAL_Init+0x40>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e002      	b.n	80036f6 <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80036f0:	f7fe fe78 	bl	80023e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	40022000 	.word	0x40022000
 8003700:	46020c00 	.word	0x46020c00
 8003704:	0800e2e4 	.word	0x0800e2e4
 8003708:	20000d00 	.word	0x20000d00

0800370c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003710:	4b06      	ldr	r3, [pc, #24]	; (800372c <HAL_IncTick+0x20>)
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	4b06      	ldr	r3, [pc, #24]	; (8003730 <HAL_IncTick+0x24>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4413      	add	r3, r2
 800371c:	4a04      	ldr	r2, [pc, #16]	; (8003730 <HAL_IncTick+0x24>)
 800371e:	6013      	str	r3, [r2, #0]
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	20000d08 	.word	0x20000d08
 8003730:	20001470 	.word	0x20001470

08003734 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  return uwTick;
 8003738:	4b03      	ldr	r3, [pc, #12]	; (8003748 <HAL_GetTick+0x14>)
 800373a:	681b      	ldr	r3, [r3, #0]
}
 800373c:	4618      	mov	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	20001470 	.word	0x20001470

0800374c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003754:	f7ff ffee 	bl	8003734 <HAL_GetTick>
 8003758:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003764:	d005      	beq.n	8003772 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003766:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <HAL_Delay+0x44>)
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	461a      	mov	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4413      	add	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003772:	bf00      	nop
 8003774:	f7ff ffde 	bl	8003734 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	429a      	cmp	r2, r3
 8003782:	d8f7      	bhi.n	8003774 <HAL_Delay+0x28>
  {
  }
}
 8003784:	bf00      	nop
 8003786:	bf00      	nop
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	20000d08 	.word	0x20000d08

08003794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037a4:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <__NVIC_SetPriorityGrouping+0x44>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037aa:	68ba      	ldr	r2, [r7, #8]
 80037ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037b0:	4013      	ands	r3, r2
 80037b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037c6:	4a04      	ldr	r2, [pc, #16]	; (80037d8 <__NVIC_SetPriorityGrouping+0x44>)
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	60d3      	str	r3, [r2, #12]
}
 80037cc:	bf00      	nop
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr
 80037d8:	e000ed00 	.word	0xe000ed00

080037dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037e0:	4b04      	ldr	r3, [pc, #16]	; (80037f4 <__NVIC_GetPriorityGrouping+0x18>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	0a1b      	lsrs	r3, r3, #8
 80037e6:	f003 0307 	and.w	r3, r3, #7
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003802:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003806:	2b00      	cmp	r3, #0
 8003808:	db0b      	blt.n	8003822 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800380a:	88fb      	ldrh	r3, [r7, #6]
 800380c:	f003 021f 	and.w	r2, r3, #31
 8003810:	4907      	ldr	r1, [pc, #28]	; (8003830 <__NVIC_EnableIRQ+0x38>)
 8003812:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003816:	095b      	lsrs	r3, r3, #5
 8003818:	2001      	movs	r0, #1
 800381a:	fa00 f202 	lsl.w	r2, r0, r2
 800381e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	e000e100 	.word	0xe000e100

08003834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	4603      	mov	r3, r0
 800383c:	6039      	str	r1, [r7, #0]
 800383e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003840:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003844:	2b00      	cmp	r3, #0
 8003846:	db0a      	blt.n	800385e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	b2da      	uxtb	r2, r3
 800384c:	490c      	ldr	r1, [pc, #48]	; (8003880 <__NVIC_SetPriority+0x4c>)
 800384e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003852:	0112      	lsls	r2, r2, #4
 8003854:	b2d2      	uxtb	r2, r2
 8003856:	440b      	add	r3, r1
 8003858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800385c:	e00a      	b.n	8003874 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	b2da      	uxtb	r2, r3
 8003862:	4908      	ldr	r1, [pc, #32]	; (8003884 <__NVIC_SetPriority+0x50>)
 8003864:	88fb      	ldrh	r3, [r7, #6]
 8003866:	f003 030f 	and.w	r3, r3, #15
 800386a:	3b04      	subs	r3, #4
 800386c:	0112      	lsls	r2, r2, #4
 800386e:	b2d2      	uxtb	r2, r2
 8003870:	440b      	add	r3, r1
 8003872:	761a      	strb	r2, [r3, #24]
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	e000e100 	.word	0xe000e100
 8003884:	e000ed00 	.word	0xe000ed00

08003888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003888:	b480      	push	{r7}
 800388a:	b089      	sub	sp, #36	; 0x24
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f1c3 0307 	rsb	r3, r3, #7
 80038a2:	2b04      	cmp	r3, #4
 80038a4:	bf28      	it	cs
 80038a6:	2304      	movcs	r3, #4
 80038a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3304      	adds	r3, #4
 80038ae:	2b06      	cmp	r3, #6
 80038b0:	d902      	bls.n	80038b8 <NVIC_EncodePriority+0x30>
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	3b03      	subs	r3, #3
 80038b6:	e000      	b.n	80038ba <NVIC_EncodePriority+0x32>
 80038b8:	2300      	movs	r3, #0
 80038ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038bc:	f04f 32ff 	mov.w	r2, #4294967295
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	fa02 f303 	lsl.w	r3, r2, r3
 80038c6:	43da      	mvns	r2, r3
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	401a      	ands	r2, r3
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038d0:	f04f 31ff 	mov.w	r1, #4294967295
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	fa01 f303 	lsl.w	r3, r1, r3
 80038da:	43d9      	mvns	r1, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038e0:	4313      	orrs	r3, r2
         );
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3724      	adds	r7, #36	; 0x24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr

080038ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b082      	sub	sp, #8
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff ff4c 	bl	8003794 <__NVIC_SetPriorityGrouping>
}
 80038fc:	bf00      	nop
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	4603      	mov	r3, r0
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
 8003910:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003912:	f7ff ff63 	bl	80037dc <__NVIC_GetPriorityGrouping>
 8003916:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	68b9      	ldr	r1, [r7, #8]
 800391c:	6978      	ldr	r0, [r7, #20]
 800391e:	f7ff ffb3 	bl	8003888 <NVIC_EncodePriority>
 8003922:	4602      	mov	r2, r0
 8003924:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003928:	4611      	mov	r1, r2
 800392a:	4618      	mov	r0, r3
 800392c:	f7ff ff82 	bl	8003834 <__NVIC_SetPriority>
}
 8003930:	bf00      	nop
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	4603      	mov	r3, r0
 8003940:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003942:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff ff56 	bl	80037f8 <__NVIC_EnableIRQ>
}
 800394c:	bf00      	nop
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d101      	bne.n	8003966 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e054      	b.n	8003a10 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	7f5b      	ldrb	r3, [r3, #29]
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	d105      	bne.n	800397c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7fe fdc8 	bl	800250c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2202      	movs	r2, #2
 8003980:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	791b      	ldrb	r3, [r3, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10c      	bne.n	80039a4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a22      	ldr	r2, [pc, #136]	; (8003a18 <HAL_CRC_Init+0xc4>)
 8003990:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0218 	bic.w	r2, r2, #24
 80039a0:	609a      	str	r2, [r3, #8]
 80039a2:	e00c      	b.n	80039be <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6899      	ldr	r1, [r3, #8]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	461a      	mov	r2, r3
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 f834 	bl	8003a1c <HAL_CRCEx_Polynomial_Set>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e028      	b.n	8003a10 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	795b      	ldrb	r3, [r3, #5]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d105      	bne.n	80039d2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f04f 32ff 	mov.w	r2, #4294967295
 80039ce:	611a      	str	r2, [r3, #16]
 80039d0:	e004      	b.n	80039dc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	6912      	ldr	r2, [r2, #16]
 80039da:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	695a      	ldr	r2, [r3, #20]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	699a      	ldr	r2, [r3, #24]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	430a      	orrs	r2, r1
 8003a06:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	04c11db7 	.word	0x04c11db7

08003a1c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003a2c:	231f      	movs	r3, #31
 8003a2e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d102      	bne.n	8003a40 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	75fb      	strb	r3, [r7, #23]
 8003a3e:	e063      	b.n	8003b08 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003a40:	bf00      	nop
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	1e5a      	subs	r2, r3, #1
 8003a46:	613a      	str	r2, [r7, #16]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d009      	beq.n	8003a60 <HAL_CRCEx_Polynomial_Set+0x44>
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	f003 031f 	and.w	r3, r3, #31
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	fa22 f303 	lsr.w	r3, r2, r3
 8003a58:	f003 0301 	and.w	r3, r3, #1
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0f0      	beq.n	8003a42 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2b18      	cmp	r3, #24
 8003a64:	d846      	bhi.n	8003af4 <HAL_CRCEx_Polynomial_Set+0xd8>
 8003a66:	a201      	add	r2, pc, #4	; (adr r2, 8003a6c <HAL_CRCEx_Polynomial_Set+0x50>)
 8003a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a6c:	08003afb 	.word	0x08003afb
 8003a70:	08003af5 	.word	0x08003af5
 8003a74:	08003af5 	.word	0x08003af5
 8003a78:	08003af5 	.word	0x08003af5
 8003a7c:	08003af5 	.word	0x08003af5
 8003a80:	08003af5 	.word	0x08003af5
 8003a84:	08003af5 	.word	0x08003af5
 8003a88:	08003af5 	.word	0x08003af5
 8003a8c:	08003ae9 	.word	0x08003ae9
 8003a90:	08003af5 	.word	0x08003af5
 8003a94:	08003af5 	.word	0x08003af5
 8003a98:	08003af5 	.word	0x08003af5
 8003a9c:	08003af5 	.word	0x08003af5
 8003aa0:	08003af5 	.word	0x08003af5
 8003aa4:	08003af5 	.word	0x08003af5
 8003aa8:	08003af5 	.word	0x08003af5
 8003aac:	08003add 	.word	0x08003add
 8003ab0:	08003af5 	.word	0x08003af5
 8003ab4:	08003af5 	.word	0x08003af5
 8003ab8:	08003af5 	.word	0x08003af5
 8003abc:	08003af5 	.word	0x08003af5
 8003ac0:	08003af5 	.word	0x08003af5
 8003ac4:	08003af5 	.word	0x08003af5
 8003ac8:	08003af5 	.word	0x08003af5
 8003acc:	08003ad1 	.word	0x08003ad1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	2b06      	cmp	r3, #6
 8003ad4:	d913      	bls.n	8003afe <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003ada:	e010      	b.n	8003afe <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	2b07      	cmp	r3, #7
 8003ae0:	d90f      	bls.n	8003b02 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003ae6:	e00c      	b.n	8003b02 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	2b0f      	cmp	r3, #15
 8003aec:	d90b      	bls.n	8003b06 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003af2:	e008      	b.n	8003b06 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	75fb      	strb	r3, [r7, #23]
        break;
 8003af8:	e006      	b.n	8003b08 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003afa:	bf00      	nop
 8003afc:	e004      	b.n	8003b08 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003afe:	bf00      	nop
 8003b00:	e002      	b.n	8003b08 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003b02:	bf00      	nop
 8003b04:	e000      	b.n	8003b08 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003b06:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8003b08:	7dfb      	ldrb	r3, [r7, #23]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10d      	bne.n	8003b2a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68ba      	ldr	r2, [r7, #8]
 8003b14:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f023 0118 	bic.w	r1, r3, #24
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	371c      	adds	r7, #28
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <HAL_DCACHE_Init>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHE.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the DCACHE handle allocation */
  if (hdcache == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_DCACHE_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e037      	b.n	8003bba <HAL_DCACHE_Init+0x82>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));
  assert_param(IS_DCACHE_READ_BURST_TYPE(hdcache->Init.ReadBurstType));

  if (hdcache->State == HAL_DCACHE_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d119      	bne.n	8003b8a <HAL_DCACHE_Init+0x52>
  {
    /* Init the DCACHE Callback settings with legacy weak */
    hdcache->ErrorCallback                      = HAL_DCACHE_ErrorCallback;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a1a      	ldr	r2, [pc, #104]	; (8003bc4 <HAL_DCACHE_Init+0x8c>)
 8003b5a:	609a      	str	r2, [r3, #8]
    hdcache->CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a1a      	ldr	r2, [pc, #104]	; (8003bc8 <HAL_DCACHE_Init+0x90>)
 8003b60:	60da      	str	r2, [r3, #12]
    hdcache->InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a19      	ldr	r2, [pc, #100]	; (8003bcc <HAL_DCACHE_Init+0x94>)
 8003b66:	611a      	str	r2, [r3, #16]
    hdcache->InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a19      	ldr	r2, [pc, #100]	; (8003bd0 <HAL_DCACHE_Init+0x98>)
 8003b6c:	615a      	str	r2, [r3, #20]
    hdcache->CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a18      	ldr	r2, [pc, #96]	; (8003bd4 <HAL_DCACHE_Init+0x9c>)
 8003b72:	619a      	str	r2, [r3, #24]

    if (hdcache->MspInitCallback == NULL)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	69db      	ldr	r3, [r3, #28]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d102      	bne.n	8003b82 <HAL_DCACHE_Init+0x4a>
    {
      hdcache->MspInitCallback = HAL_DCACHE_MspInit;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a16      	ldr	r2, [pc, #88]	; (8003bd8 <HAL_DCACHE_Init+0xa0>)
 8003b80:	61da      	str	r2, [r3, #28]
    }

    /* Init the low level hardware */
    hdcache->MspInitCallback(hdcache);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	4798      	blx	r3
  }

  /* Init the error code */
  hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Init the DCACHE handle state */
  hdcache->State = HAL_DCACHE_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Set requested read burst type */
  MODIFY_REG(hdcache->Instance->CR, DCACHE_CR_HBURST, hdcache->Init.ReadBurstType);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	601a      	str	r2, [r3, #0]

  /* Enable the selected DCACHE peripheral */
  status = HAL_DCACHE_Enable(hdcache);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f814 	bl	8003bdc <HAL_DCACHE_Enable>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	73fb      	strb	r3, [r7, #15]

  return status;
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	08003c7b 	.word	0x08003c7b
 8003bc8:	08003c2b 	.word	0x08003c2b
 8003bcc:	08003c3f 	.word	0x08003c3f
 8003bd0:	08003c67 	.word	0x08003c67
 8003bd4:	08003c53 	.word	0x08003c53
 8003bd8:	08002551 	.word	0x08002551

08003bdc <HAL_DCACHE_Enable>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be4:	2300      	movs	r3, #0
 8003be6:	73fb      	strb	r3, [r7, #15]

  /* Check the dcache handle allocation */
  if (hdcache == NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <HAL_DCACHE_Enable+0x16>
  {
    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e015      	b.n	8003c1e <HAL_DCACHE_Enable+0x42>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));

  /* Check no ongoing operation */
  if (READ_BIT(hdcache->Instance->SR, (DCACHE_SR_BUSYF | DCACHE_SR_BUSYCMDF)) != 0U)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f003 0309 	and.w	r3, r3, #9
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d002      	beq.n	8003c06 <HAL_DCACHE_Enable+0x2a>
  {
    /* Return busy status */
    status =  HAL_BUSY;
 8003c00:	2302      	movs	r3, #2
 8003c02:	73fb      	strb	r3, [r7, #15]
 8003c04:	e00a      	b.n	8003c1c <HAL_DCACHE_Enable+0x40>
  }
  else
  {
    /* Update the error code */
    hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Enable the selected DCACHE peripheral */
    SET_BIT(hdcache->Instance->CR, DCACHE_CR_EN);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f042 0201 	orr.w	r2, r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]
  }

  return status;
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <HAL_DCACHE_CleanByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file
   */
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr

08003c3e <HAL_DCACHE_InvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file
   */
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <HAL_DCACHE_CleanAndInvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b083      	sub	sp, #12
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file
   */
}
 8003c5a:	bf00      	nop
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr

08003c66 <HAL_DCACHE_InvalidateCompleteCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)
{
 8003c66:	b480      	push	{r7}
 8003c68:	b083      	sub	sp, #12
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 8003c6e:	bf00      	nop
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <HAL_DCACHE_ErrorCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	b083      	sub	sp, #12
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_ErrorCallback() should be implemented in the user file
   */
}
 8003c82:	bf00      	nop
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b084      	sub	sp, #16
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8003c96:	f7ff fd4d 	bl	8003734 <HAL_GetTick>
 8003c9a:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e06b      	b.n	8003d7e <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d008      	beq.n	8003cc4 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e05c      	b.n	8003d7e <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	695a      	ldr	r2, [r3, #20]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0204 	orr.w	r2, r2, #4
 8003cd2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2205      	movs	r2, #5
 8003cd8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8003cdc:	e020      	b.n	8003d20 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003cde:	f7ff fd29 	bl	8003734 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b05      	cmp	r3, #5
 8003cea:	d919      	bls.n	8003d20 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cf0:	f043 0210 	orr.w	r2, r3, #16
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d10:	2201      	movs	r2, #1
 8003d12:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e02e      	b.n	8003d7e <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0d7      	beq.n	8003cde <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	695a      	ldr	r2, [r3, #20]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f042 0202 	orr.w	r2, r2, #2
 8003d3c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2204      	movs	r2, #4
 8003d42:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8003d4e:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d007      	beq.n	8003d74 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d68:	2201      	movs	r2, #1
 8003d6a:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2200      	movs	r2, #0
 8003d72:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b083      	sub	sp, #12
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e019      	b.n	8003dcc <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d004      	beq.n	8003dae <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2220      	movs	r2, #32
 8003da8:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e00e      	b.n	8003dcc <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2204      	movs	r2, #4
 8003db2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6812      	ldr	r2, [r2, #0]
 8003dc0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003dc4:	f043 0304 	orr.w	r3, r3, #4
 8003dc8:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e053      	b.n	8003e92 <HAL_DMA2D_Init+0xba>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d106      	bne.n	8003e04 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7fe fbe0 	bl	80025c4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8003e16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6851      	ldr	r1, [r2, #4]
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	69d2      	ldr	r2, [r2, #28]
 8003e22:	4311      	orrs	r1, r2
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	6812      	ldr	r2, [r2, #0]
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e32:	f423 7383 	bic.w	r3, r3, #262	; 0x106
 8003e36:	f023 0301 	bic.w	r3, r3, #1
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6891      	ldr	r1, [r2, #8]
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	6992      	ldr	r2, [r2, #24]
 8003e42:	4311      	orrs	r1, r2
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	6812      	ldr	r2, [r2, #0]
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	6353      	str	r3, [r2, #52]	; 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e52:	0c1b      	lsrs	r3, r3, #16
 8003e54:	041b      	lsls	r3, r3, #16
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68d1      	ldr	r1, [r2, #12]
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	6812      	ldr	r2, [r2, #0]
 8003e5e:	430b      	orrs	r3, r1
 8003e60:	6413      	str	r3, [r2, #64]	; 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e68:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	051a      	lsls	r2, r3, #20
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	055b      	lsls	r3, r3, #21
 8003e78:	431a      	orrs	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	635a      	str	r2, [r3, #52]	; 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b084      	sub	sp, #16
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d026      	beq.n	8003f0a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d021      	beq.n	8003f0a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ed4:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eda:	f043 0201 	orr.w	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2204      	movs	r2, #4
 8003eee:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      if (hdma2d->XferErrorCallback != NULL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f003 0320 	and.w	r3, r3, #32
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d026      	beq.n	8003f62 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d021      	beq.n	8003f62 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f2c:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2220      	movs	r2, #32
 8003f34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f3a:	f043 0202 	orr.w	r2, r3, #2
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2204      	movs	r2, #4
 8003f46:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      if (hdma2d->XferErrorCallback != NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f003 0308 	and.w	r3, r3, #8
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d026      	beq.n	8003fba <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d021      	beq.n	8003fba <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f84:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2208      	movs	r2, #8
 8003f8c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f92:	f043 0204 	orr.w	r2, r3, #4
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2204      	movs	r2, #4
 8003f9e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      if (hdma2d->XferErrorCallback != NULL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d013      	beq.n	8003fec <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00e      	beq.n	8003fec <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fdc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2204      	movs	r2, #4
 8003fe4:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f853 	bl	8004092 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d024      	beq.n	8004040 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d01f      	beq.n	8004040 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800400e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2202      	movs	r2, #2
 8004016:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      if (hdma2d->XferCpltCallback != NULL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d003      	beq.n	8004040 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f003 0310 	and.w	r3, r3, #16
 8004046:	2b00      	cmp	r3, #0
 8004048:	d01f      	beq.n	800408a <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d01a      	beq.n	800408a <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004062:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2210      	movs	r2, #16
 800406a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 f80e 	bl	80040a6 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800408a:	bf00      	nop
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004092:	b480      	push	{r7}
 8004094:	b083      	sub	sp, #12
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr

080040a6 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80040a6:	b480      	push	{r7}
 80040a8:	b083      	sub	sp, #12
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80040ae:	bf00      	nop
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
	...

080040bc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80040bc:	b480      	push	{r7}
 80040be:	b087      	sub	sp, #28
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

#endif /* DMA2D_FGPFCCR_CSS */
  /* Process locked */
  __HAL_LOCK(hdma2d);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d101      	bne.n	80040dc <HAL_DMA2D_ConfigLayer+0x20>
 80040d8:	2302      	movs	r3, #2
 80040da:	e084      	b.n	80041e6 <HAL_DMA2D_ConfigLayer+0x12a>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2202      	movs	r2, #2
 80040e8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	4613      	mov	r3, r2
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	4413      	add	r3, r2
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	3328      	adds	r3, #40	; 0x28
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	4413      	add	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	041b      	lsls	r3, r3, #16
 8004108:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004110:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 800411c:	4b35      	ldr	r3, [pc, #212]	; (80041f4 <HAL_DMA2D_ConfigLayer+0x138>)
 800411e:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2b0a      	cmp	r3, #10
 8004126:	d003      	beq.n	8004130 <HAL_DMA2D_ConfigLayer+0x74>
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b09      	cmp	r3, #9
 800412e:	d107      	bne.n	8004140 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	4313      	orrs	r3, r2
 800413c:	617b      	str	r3, [r7, #20]
 800413e:	e005      	b.n	800414c <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	061b      	lsls	r3, r3, #24
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d120      	bne.n	8004194 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	43db      	mvns	r3, r3
 800415c:	ea02 0103 	and.w	r1, r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	697a      	ldr	r2, [r7, #20]
 8004166:	430a      	orrs	r2, r1
 8004168:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	6812      	ldr	r2, [r2, #0]
 8004172:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b0a      	cmp	r3, #10
 800417a:	d003      	beq.n	8004184 <HAL_DMA2D_ConfigLayer+0xc8>
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	2b09      	cmp	r3, #9
 8004182:	d127      	bne.n	80041d4 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	68da      	ldr	r2, [r3, #12]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004190:	629a      	str	r2, [r3, #40]	; 0x28
 8004192:	e01f      	b.n	80041d4 <HAL_DMA2D_ConfigLayer+0x118>
      regMask  |= DMA2D_FGPFCCR_CSS;
    }
#endif /* DMA2D_FGPFCCR_CSS */

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	69da      	ldr	r2, [r3, #28]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	43db      	mvns	r3, r3
 800419e:	ea02 0103 	and.w	r1, r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	430a      	orrs	r2, r1
 80041aa:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	6812      	ldr	r2, [r2, #0]
 80041b4:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	2b0a      	cmp	r3, #10
 80041bc:	d003      	beq.n	80041c6 <HAL_DMA2D_ConfigLayer+0x10a>
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	2b09      	cmp	r3, #9
 80041c4:	d106      	bne.n	80041d4 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	68da      	ldr	r2, [r3, #12]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80041d2:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	ff33000f 	.word	0xff33000f

080041f8 <DSI_ConfigBandControl>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
static void DSI_ConfigBandControl(DSI_HandleTypeDef *hdsi)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]

  /* Set Band Control Frequency for clock lane */
  hdsi->Instance->DPCBCR &= ~DSI_DPCBCR;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8004210:	f8c3 2c04 	str.w	r2, [r3, #3076]	; 0xc04
  hdsi->Instance->DPCBCR |= (hdsi->Init.PHYFrequencyRange << DSI_DPCBCR_Pos);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f8d3 1c04 	ldr.w	r1, [r3, #3076]	; 0xc04
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	00da      	lsls	r2, r3, #3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	f8c3 2c04 	str.w	r2, [r3, #3076]	; 0xc04

  /* Set the slew rate for clock lane */
  hdsi->Instance->DPCSRCR = DSI_DPHY_SLEW_HS_TX_SPEED;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	220e      	movs	r2, #14
 8004232:	f8c3 2c34 	str.w	r2, [r3, #3124]	; 0xc34

  /* Set Band Control Frequency for Data Lane0 */
  hdsi->Instance->DPDL0BCR &= ~DSI_DPDL0BCR;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f8d3 2c70 	ldr.w	r2, [r3, #3184]	; 0xc70
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 021f 	bic.w	r2, r2, #31
 8004246:	f8c3 2c70 	str.w	r2, [r3, #3184]	; 0xc70
  hdsi->Instance->DPDL0BCR = (hdsi->Init.PHYFrequencyRange << DSI_DPDL0BCR_Pos);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	6912      	ldr	r2, [r2, #16]
 8004252:	f8c3 2c70 	str.w	r2, [r3, #3184]	; 0xc70

  /* Set the slew rate for data Lane0 */
  hdsi->Instance->DPDL0SRCR = DSI_DPHY_SLEW_HS_TX_SPEED;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	220e      	movs	r2, #14
 800425c:	f8c3 2ca0 	str.w	r2, [r3, #3232]	; 0xca0

  /* Set Band Control Frequency for Data Lane1 */
  hdsi->Instance->DPDL1BCR &= ~DSI_DPDL1BCR;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f8d3 2d08 	ldr.w	r2, [r3, #3336]	; 0xd08
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 021f 	bic.w	r2, r2, #31
 8004270:	f8c3 2d08 	str.w	r2, [r3, #3336]	; 0xd08
  hdsi->Instance->DPDL1BCR = (hdsi->Init.PHYFrequencyRange << DSI_DPDL1BCR_Pos);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	6912      	ldr	r2, [r2, #16]
 800427c:	f8c3 2d08 	str.w	r2, [r3, #3336]	; 0xd08

  /* Set Slew rate for data Lane1 */
  hdsi->Instance->DPDL1SRCR = DSI_DPHY_SLEW_HS_TX_SPEED;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	220e      	movs	r2, #14
 8004286:	f8c3 2d38 	str.w	r2, [r3, #3384]	; 0xd38

  /* Set HS prepare offset for data lanes */
  hdsi->Instance->DPDL0HSOCR &= ~DSI_DPDL0HSOCR;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f8d3 2c5c 	ldr.w	r2, [r3, #3164]	; 0xc5c
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800429a:	f8c3 2c5c 	str.w	r2, [r3, #3164]	; 0xc5c
  hdsi->Instance->DPDL1HSOCR &= ~DSI_DPDL1HSOCR;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f8d3 2cf4 	ldr.w	r2, [r3, #3316]	; 0xcf4
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80042ae:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4

  if ((hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_100MHZ_120MHZ) || \
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d007      	beq.n	80042ca <DSI_ConfigBandControl+0xd2>
      (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_120MHZ_160MHZ) || \
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	691b      	ldr	r3, [r3, #16]
  if ((hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_100MHZ_120MHZ) || \
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d003      	beq.n	80042ca <DSI_ConfigBandControl+0xd2>
      (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_240MHZ_320MHZ))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
      (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_120MHZ_160MHZ) || \
 80042c6:	2b05      	cmp	r3, #5
 80042c8:	d10a      	bne.n	80042e0 <DSI_ConfigBandControl+0xe8>
  {
    hdsi->Instance->DPDL0HSOCR = (DSI_HS_PREPARE_OFFSET0 << DSI_DPDL0HSOCR_Pos);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f8c3 2c5c 	str.w	r2, [r3, #3164]	; 0xc5c
    hdsi->Instance->DPDL1HSOCR = (DSI_HS_PREPARE_OFFSET0 << DSI_DPDL1HSOCR_Pos);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2200      	movs	r2, #0
 80042da:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
 80042de:	e02c      	b.n	800433a <DSI_ConfigBandControl+0x142>
  }
  else if ((hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_80MHZ_100MHZ)  || \
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00b      	beq.n	8004300 <DSI_ConfigBandControl+0x108>
           (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_160MHZ_200MHZ) || \
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	691b      	ldr	r3, [r3, #16]
  else if ((hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_80MHZ_100MHZ)  || \
 80042ec:	2b03      	cmp	r3, #3
 80042ee:	d007      	beq.n	8004300 <DSI_ConfigBandControl+0x108>
           (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_200MHZ_240MHZ) || \
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	691b      	ldr	r3, [r3, #16]
           (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_160MHZ_200MHZ) || \
 80042f4:	2b04      	cmp	r3, #4
 80042f6:	d003      	beq.n	8004300 <DSI_ConfigBandControl+0x108>
           (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_320MHZ_390MHZ))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	691b      	ldr	r3, [r3, #16]
           (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_200MHZ_240MHZ) || \
 80042fc:	2b06      	cmp	r3, #6
 80042fe:	d10a      	bne.n	8004316 <DSI_ConfigBandControl+0x11e>
  {
    hdsi->Instance->DPDL0HSOCR = (DSI_HS_PREPARE_OFFSET1 << DSI_DPDL0HSOCR_Pos);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2210      	movs	r2, #16
 8004306:	f8c3 2c5c 	str.w	r2, [r3, #3164]	; 0xc5c
    hdsi->Instance->DPDL1HSOCR = (DSI_HS_PREPARE_OFFSET1 << DSI_DPDL1HSOCR_Pos);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2210      	movs	r2, #16
 8004310:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
 8004314:	e011      	b.n	800433a <DSI_ConfigBandControl+0x142>
  }
  else if ((hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_390MHZ_450MHZ) || \
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	2b07      	cmp	r3, #7
 800431c:	d003      	beq.n	8004326 <DSI_ConfigBandControl+0x12e>
           (hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_450MHZ_510MHZ))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	691b      	ldr	r3, [r3, #16]
  else if ((hdsi->Init.PHYFrequencyRange == DSI_DPHY_FRANGE_390MHZ_450MHZ) || \
 8004322:	2b08      	cmp	r3, #8
 8004324:	d109      	bne.n	800433a <DSI_ConfigBandControl+0x142>
  {
    hdsi->Instance->DPDL0HSOCR = (DSI_HS_PREPARE_OFFSET2 << DSI_DPDL0HSOCR_Pos);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2220      	movs	r2, #32
 800432c:	f8c3 2c5c 	str.w	r2, [r3, #3164]	; 0xc5c
    hdsi->Instance->DPDL1HSOCR = (DSI_HS_PREPARE_OFFSET2 << DSI_DPDL1HSOCR_Pos);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2220      	movs	r2, #32
 8004336:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
  {
    /* Nothing to do */
  }

  /* Set LPXO value for data lanes */
  hdsi->Instance->DPDL0LPXOCR &= ~DSI_DPDL0LPXOCR;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f8d3 2c60 	ldr.w	r2, [r3, #3168]	; 0xc60
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 020f 	bic.w	r2, r2, #15
 800434a:	f8c3 2c60 	str.w	r2, [r3, #3168]	; 0xc60
  hdsi->Instance->DPDL1LPXOCR &= ~DSI_DPDL1LPXOCR;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f8d3 2cf8 	ldr.w	r2, [r3, #3320]	; 0xcf8
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 020f 	bic.w	r2, r2, #15
 800435e:	f8c3 2cf8 	str.w	r2, [r3, #3320]	; 0xcf8

  hdsi->Instance->DPDL0LPXOCR = hdsi->Init.PHYLowPowerOffset;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	6952      	ldr	r2, [r2, #20]
 800436a:	f8c3 2c60 	str.w	r2, [r3, #3168]	; 0xc60
  hdsi->Instance->DPDL1LPXOCR = hdsi->Init.PHYLowPowerOffset;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6952      	ldr	r2, [r2, #20]
 8004376:	f8c3 2cf8 	str.w	r2, [r3, #3320]	; 0xcf8

}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <DSI_SetWrapperPLLTuning>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
static void DSI_SetWrapperPLLTuning(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
 800438e:	6039      	str	r1, [r7, #0]
  /* Set the VCO Frequency */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_BC);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80043a0:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (PLLInit->PLLVCORange << DSI_WRPCR_BC_Pos);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	075a      	lsls	r2, r3, #29
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  hdsi->Instance->WPTR &= ~(DSI_WPTR_LPF | DSI_WPTR_CP);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f8d3 2434 	ldr.w	r2, [r3, #1076]	; 0x434
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80043cc:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434

  /* Set PLL Tuning */
  hdsi->Instance->WPTR |= (PLLInit->PLLTuning << DSI_WPTR_LPF_Pos);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f8d3 1434 	ldr.w	r1, [r3, #1076]	; 0x434
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	031a      	lsls	r2, r3, #12
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434

  /* Set PLL_Charge Value */
  hdsi->Instance->WPTR |= (PLLInit->PLLChargePump << DSI_WPTR_CP_Pos);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f8d3 1434 	ldr.w	r1, [r3, #1076]	; 0x434
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	021a      	lsls	r2, r3, #8
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434

}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e0c3      	b.n	80045a8 <HAL_DSI_Init+0x19c>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	7e5b      	ldrb	r3, [r3, #25]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d102      	bne.n	8004430 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7fe f8f2 	bl	8002614 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2203      	movs	r2, #3
 8004434:	765a      	strb	r2, [r3, #25]

  /**************** Turn on the Reference Bias and enable the DSI PLL ****************/
  /* bias power up */
  hdsi->Instance->BCFGR |= DSI_BCFGR_PWRUP;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004446:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808

  /* Requires min of 2ms delay, 2ms delay is inserted */
  HAL_Delay(2);
 800444a:	2002      	movs	r0, #2
 800444c:	f7ff f97e 	bl	800374c <HAL_Delay>


  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	4b54      	ldr	r3, [pc, #336]	; (80045b0 <HAL_DSI_Init+0x1a4>)
 800445e:	400b      	ands	r3, r1
 8004460:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004478:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	051b      	lsls	r3, r3, #20
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8004480:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	430a      	orrs	r2, r1
 8004488:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /************************ Set D-PHY Band Control registers ******************************/
  /* Set Band Control Frequency and LPX Offset */
  DSI_ConfigBandControl(hdsi);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f7ff feb3 	bl	80041f8 <DSI_ConfigBandControl>

  /* Set PLL Tuning */
  DSI_SetWrapperPLLTuning(hdsi, PLLInit);
 8004492:	6839      	ldr	r1, [r7, #0]
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f7ff ff76 	bl	8004386 <DSI_SetWrapperPLLTuning>

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 800449a:	2300      	movs	r3, #0
 800449c:	60bb      	str	r3, [r7, #8]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	60bb      	str	r3, [r7, #8]
 80044c0:	68bb      	ldr	r3, [r7, #8]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 80044c2:	2001      	movs	r0, #1
 80044c4:	f7ff f942 	bl	800374c <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 80044c8:	f7ff f934 	bl	8003734 <HAL_GetTick>
 80044cc:	60f8      	str	r0, [r7, #12]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 80044ce:	e008      	b.n	80044e2 <HAL_DSI_Init+0xd6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80044d0:	f7ff f930 	bl	8003734 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b64      	cmp	r3, #100	; 0x64
 80044dc:	d901      	bls.n	80044e2 <HAL_DSI_Init+0xd6>
    {
      return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e062      	b.n	80045a8 <HAL_DSI_Init+0x19c>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80044ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0ee      	beq.n	80044d0 <HAL_DSI_Init+0xc4>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0206 	orr.w	r2, r2, #6
 8004502:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 0203 	bic.w	r2, r2, #3
 8004516:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f042 0201 	orr.w	r2, r2, #1
 8004530:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f022 0203 	bic.w	r2, r2, #3
 8004544:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689a      	ldr	r2, [r3, #8]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800456c:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	6899      	ldr	r1, [r3, #8]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	609a      	str	r2, [r3, #8]


  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2200      	movs	r2, #0
 8004586:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2200      	movs	r2, #0
 8004590:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	621a      	str	r2, [r3, #32]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	61da      	str	r2, [r3, #28]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	765a      	strb	r2, [r3, #25]

  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	e0000003 	.word	0xe0000003

080045b4 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @arg DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	7e1b      	ldrb	r3, [r3, #24]
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d101      	bne.n	80045ca <HAL_DSI_ConfigErrorMonitor+0x16>
 80045c6:	2302      	movs	r3, #2
 80045c8:	e0ba      	b.n	8004740 <HAL_DSI_ConfigErrorMonitor+0x18c>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	761a      	strb	r2, [r3, #24]

  hdsi->Instance->IER[0U] = 0U;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2200      	movs	r2, #0
 80045e0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	621a      	str	r2, [r3, #32]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00b      	beq.n	800460c <HAL_DSI_ConfigErrorMonitor+0x58>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8004604:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8004608:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d009      	beq.n	800462a <HAL_DSI_ConfigErrorMonitor+0x76>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 8004626:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	f003 0304 	and.w	r3, r3, #4
 8004630:	2b00      	cmp	r3, #0
 8004632:	d009      	beq.n	8004648 <HAL_DSI_ConfigErrorMonitor+0x94>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f042 0201 	orr.w	r2, r2, #1
 8004644:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	f003 0308 	and.w	r3, r3, #8
 800464e:	2b00      	cmp	r3, #0
 8004650:	d009      	beq.n	8004666 <HAL_DSI_ConfigErrorMonitor+0xb2>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f042 0202 	orr.w	r2, r2, #2
 8004662:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	f003 0310 	and.w	r3, r3, #16
 800466c:	2b00      	cmp	r3, #0
 800466e:	d009      	beq.n	8004684 <HAL_DSI_ConfigErrorMonitor+0xd0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f042 020c 	orr.w	r2, r2, #12
 8004680:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	f003 0320 	and.w	r3, r3, #32
 800468a:	2b00      	cmp	r3, #0
 800468c:	d009      	beq.n	80046a2 <HAL_DSI_ConfigErrorMonitor+0xee>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0210 	orr.w	r2, r2, #16
 800469e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d009      	beq.n	80046c0 <HAL_DSI_ConfigErrorMonitor+0x10c>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f042 0220 	orr.w	r2, r2, #32
 80046bc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d009      	beq.n	80046de <HAL_DSI_ConfigErrorMonitor+0x12a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046da:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d009      	beq.n	80046fc <HAL_DSI_ConfigErrorMonitor+0x148>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80046f8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_DSI_ConfigErrorMonitor+0x166>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 8004716:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PBU) != 0U)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004720:	2b00      	cmp	r3, #0
 8004722:	d009      	beq.n	8004738 <HAL_DSI_ConfigErrorMonitor+0x184>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PBU_MASK;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004734:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }
  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	761a      	strb	r2, [r3, #24]

  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_DSI_IRQHandler>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t ErrorStatus0;
  uint32_t ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800475c:	f003 0301 	and.w	r3, r3, #1
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00f      	beq.n	8004784 <HAL_DSI_IRQHandler+0x38>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	2b00      	cmp	r3, #0
 8004772:	d007      	beq.n	8004784 <HAL_DSI_IRQHandler+0x38>
    {
      /* Clear the Tearing Effect Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2201      	movs	r2, #1
 800477a:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Tearing Effect callback */
      hdsi->TearingEffectCallback(hdsi);
#else
      /*Call legacy Tearing Effect callback*/
      HAL_DSI_TearingEffectCallback(hdsi);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 f8b8 	bl	80048f4 <HAL_DSI_TearingEffectCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800478c:	f003 0302 	and.w	r3, r3, #2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00f      	beq.n	80047b4 <HAL_DSI_IRQHandler+0x68>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d007      	beq.n	80047b4 <HAL_DSI_IRQHandler+0x68>
    {
      /* Clear the End of Refresh Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2202      	movs	r2, #2
 80047aa:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered End of refresh callback */
      hdsi->EndOfRefreshCallback(hdsi);
#else
      /*Call Legacy End of refresh callback */
      HAL_DSI_EndOfRefreshCallback(hdsi);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f8aa 	bl	8004908 <HAL_DSI_EndOfRefreshCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 8097 	beq.w	80048ec <HAL_DSI_IRQHandler+0x1a0>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80047c6:	60fb      	str	r3, [r7, #12]
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4013      	ands	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80047de:	60bb      	str	r3, [r7, #8]
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	4013      	ands	r3, r2
 80047ec:	60bb      	str	r3, [r7, #8]

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d005      	beq.n	8004802 <HAL_DSI_IRQHandler+0xb6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	f043 0201 	orr.w	r2, r3, #1
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d005      	beq.n	8004818 <HAL_DSI_IRQHandler+0xcc>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	69db      	ldr	r3, [r3, #28]
 8004810:	f043 0202 	orr.w	r2, r3, #2
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d005      	beq.n	800482e <HAL_DSI_IRQHandler+0xe2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	f043 0204 	orr.w	r2, r3, #4
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d005      	beq.n	8004844 <HAL_DSI_IRQHandler+0xf8>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	69db      	ldr	r3, [r3, #28]
 800483c:	f043 0208 	orr.w	r2, r3, #8
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	f003 030c 	and.w	r3, r3, #12
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <HAL_DSI_IRQHandler+0x10e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	f043 0210 	orr.w	r2, r3, #16
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	f003 0310 	and.w	r3, r3, #16
 8004860:	2b00      	cmp	r3, #0
 8004862:	d005      	beq.n	8004870 <HAL_DSI_IRQHandler+0x124>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	f043 0220 	orr.w	r2, r3, #32
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b00      	cmp	r3, #0
 8004878:	d005      	beq.n	8004886 <HAL_DSI_IRQHandler+0x13a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488c:	2b00      	cmp	r3, #0
 800488e:	d005      	beq.n	800489c <HAL_DSI_IRQHandler+0x150>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <HAL_DSI_IRQHandler+0x166>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d005      	beq.n	80048c8 <HAL_DSI_IRQHandler+0x17c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	69db      	ldr	r3, [r3, #28]
 80048c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	61da      	str	r2, [r3, #28]
    }

    if ((ErrorStatus1 & DSI_ERROR_PBU_MASK) != 0U)
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <HAL_DSI_IRQHandler+0x192>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PBU;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	61da      	str	r2, [r3, #28]
    }
    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d002      	beq.n	80048ec <HAL_DSI_IRQHandler+0x1a0>
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Error callback */
      hdsi->ErrorCallback(hdsi);
#else
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f818 	bl	800491c <HAL_DSI_ErrorCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 80048ec:	bf00      	nop
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <HAL_DSI_TearingEffectCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_TearingEffectCallback could be implemented in the user file
   */
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <HAL_DSI_EndOfRefreshCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_EndOfRefreshCallback could be implemented in the user file
   */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <HAL_DSI_ErrorCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_ErrorCallback could be implemented in the user file
   */
}
 8004924:	bf00      	nop
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	7e1b      	ldrb	r3, [r3, #24]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d101      	bne.n	8004946 <HAL_DSI_SetGenericVCID+0x16>
 8004942:	2302      	movs	r3, #2
 8004944:	e019      	b.n	800497a <HAL_DSI_SetGenericVCID+0x4a>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	761a      	strb	r2, [r3, #24]

  /* Update the GVCIDR register with the Tx and Rx Virtual channel ID */
  hdsi->Instance->GVCIDR &= ~(DSI_GVCIDR_VCIDRX | DSI_GVCIDR_VCIDTX);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 1203 	bic.w	r2, r2, #196611	; 0x30003
 800495a:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= ((VirtualChannelID << DSI_GVCIDR_VCIDRX_Pos) | \
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	6b19      	ldr	r1, [r3, #48]	; 0x30
                             (VirtualChannelID << DSI_GVCIDR_VCIDTX_Pos));
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	041a      	lsls	r2, r3, #16
  hdsi->Instance->GVCIDR |= ((VirtualChannelID << DSI_GVCIDR_VCIDRX_Pos) | \
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	431a      	orrs	r2, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	430a      	orrs	r2, r1
 8004970:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	761a      	strb	r2, [r3, #24]

  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <HAL_DSI_ConfigAdaptedCommandMode>:
  * @param  CmdCfg  pointer to a DSI_CmdCfgTypeDef structure that contains
  *                 the DSI command mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
{
 8004986:	b480      	push	{r7}
 8004988:	b083      	sub	sp, #12
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
 800498e:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	7e1b      	ldrb	r3, [r3, #24]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d101      	bne.n	800499c <HAL_DSI_ConfigAdaptedCommandMode+0x16>
 8004998:	2302      	movs	r3, #2
 800499a:	e0c5      	b.n	8004b28 <HAL_DSI_ConfigAdaptedCommandMode+0x1a2>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	761a      	strb	r2, [r3, #24]
  assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
  assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
  assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));

  /* Select command mode by setting CMDM and DSIM bits */
  hdsi->Instance->MCR |= DSI_MCR_CMDM;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f042 0201 	orr.w	r2, r2, #1
 80049b0:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0201 	bic.w	r2, r2, #1
 80049c2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68da      	ldr	r2, [r3, #12]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0203 	bic.w	r2, r2, #3
 80049e8:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68d9      	ldr	r1, [r3, #12]
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	430a      	orrs	r2, r1
 80049fa:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	695a      	ldr	r2, [r3, #20]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f022 0207 	bic.w	r2, r2, #7
 8004a0a:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	6959      	ldr	r1, [r3, #20]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	69da      	ldr	r2, [r3, #28]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	431a      	orrs	r2, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	691a      	ldr	r2, [r3, #16]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 020f 	bic.w	r2, r2, #15
 8004a38:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	6919      	ldr	r1, [r3, #16]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 020e 	bic.w	r2, r2, #14
 8004a5c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding) << 1U);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	005a      	lsls	r2, r3, #1
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the maximum allowed size for write memory command */
  hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	6812      	ldr	r2, [r2, #0]
 8004a82:	0c1b      	lsrs	r3, r3, #16
 8004a84:	041b      	lsls	r3, r3, #16
 8004a86:	6653      	str	r3, [r2, #100]	; 0x64
  hdsi->Instance->LCCR |= CmdCfg->CommandSize;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	689a      	ldr	r2, [r3, #8]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure the tearing effect source and polarity and select the refresh mode */
  hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004aaa:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac4:	431a      	orrs	r2, r3
                            CmdCfg->VSyncPol);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 8004aca:	431a      	orrs	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the tearing effect acknowledge request */
  hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f022 0201 	bic.w	r2, r2, #1
 8004ae4:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	430a      	orrs	r2, r1
 8004af6:	669a      	str	r2, [r3, #104]	; 0x68

  /* Enable the Tearing Effect interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f042 0201 	orr.w	r2, r2, #1
 8004b08:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Enable the End of Refresh interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0202 	orr.w	r2, r2, #2
 8004b1c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	761a      	strb	r2, [r3, #24]

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <HAL_DSI_ConfigCommand>:
  * @param  LPCmd  pointer to a DSI_LPCmdTypeDef structure that contains
  *                the DSI command transmission mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	7e1b      	ldrb	r3, [r3, #24]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d101      	bne.n	8004b4a <HAL_DSI_ConfigCommand+0x16>
 8004b46:	2302      	movs	r3, #2
 8004b48:	e049      	b.n	8004bde <HAL_DSI_ConfigCommand+0xaa>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	761a      	strb	r2, [r3, #24]
  assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
  assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
  assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));

  /* Select High-speed or Low-power for command transmission */
  hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX | \
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	4b24      	ldr	r3, [pc, #144]	; (8004bec <HAL_DSI_ConfigCommand+0xb8>)
 8004b5c:	400b      	ands	r3, r1
 8004b5e:	6693      	str	r3, [r2, #104]	; 0x68
                            DSI_CMCR_DSW0TX | \
                            DSI_CMCR_DSW1TX | \
                            DSI_CMCR_DSR0TX | \
                            DSI_CMCR_DLWTX  | \
                            DSI_CMCR_MRDPS);
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
                           LPCmd->LPGenShortWriteOneP | \
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 8004b6e:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortWriteTwoP | \
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
                           LPCmd->LPGenShortWriteOneP | \
 8004b74:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadNoP   | \
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
                           LPCmd->LPGenShortWriteTwoP | \
 8004b7a:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadOneP  | \
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	691b      	ldr	r3, [r3, #16]
                           LPCmd->LPGenShortReadNoP   | \
 8004b80:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadTwoP  | \
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
                           LPCmd->LPGenShortReadOneP  | \
 8004b86:	431a      	orrs	r2, r3
                           LPCmd->LPGenLongWrite      | \
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	699b      	ldr	r3, [r3, #24]
                           LPCmd->LPGenShortReadTwoP  | \
 8004b8c:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteNoP  | \
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	69db      	ldr	r3, [r3, #28]
                           LPCmd->LPGenLongWrite      | \
 8004b92:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteOneP | \
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	6a1b      	ldr	r3, [r3, #32]
                           LPCmd->LPDcsShortWriteNoP  | \
 8004b98:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortReadNoP   | \
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           LPCmd->LPDcsShortWriteOneP | \
 8004b9e:	431a      	orrs	r2, r3
                           LPCmd->LPDcsLongWrite      | \
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                           LPCmd->LPDcsShortReadNoP   | \
 8004ba4:	431a      	orrs	r2, r3
                           LPCmd->LPMaxReadPacket);
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                           LPCmd->LPDcsLongWrite      | \
 8004baa:	431a      	orrs	r2, r3
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	430a      	orrs	r2, r1
 8004bb2:	669a      	str	r2, [r3, #104]	; 0x68

  /* Configure the acknowledge request after each packet transmission */
  hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f022 0202 	bic.w	r2, r2, #2
 8004bc2:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	430a      	orrs	r2, r1
 8004bd4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	761a      	strb	r2, [r3, #24]

  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	fef080ff 	.word	0xfef080ff

08004bf0 <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @arg DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	7e1b      	ldrb	r3, [r3, #24]
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d101      	bne.n	8004c06 <HAL_DSI_ConfigFlowControl+0x16>
 8004c02:	2302      	movs	r3, #2
 8004c04:	e016      	b.n	8004c34 <HAL_DSI_ConfigFlowControl+0x44>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004c1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	761a      	strb	r2, [r3, #24]

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	7e1b      	ldrb	r3, [r3, #24]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d101      	bne.n	8004c56 <HAL_DSI_ConfigPhyTimer+0x16>
 8004c52:	2302      	movs	r3, #2
 8004c54:	e084      	b.n	8004d60 <HAL_DSI_ConfigPhyTimer+0x120>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	761a      	strb	r2, [r3, #24]

  /* Insert LPX Offset into the timings */
  PhyTimers->ClockLaneHS2LPTime = PhyTimers->ClockLaneHS2LPTime + hdsi->Init.PHYLowPowerOffset;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	441a      	add	r2, r3
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	601a      	str	r2, [r3, #0]
  PhyTimers->ClockLaneLP2HSTime = PhyTimers->ClockLaneLP2HSTime + (3U * hdsi->Init.PHYLowPowerOffset);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	6859      	ldr	r1, [r3, #4]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	695a      	ldr	r2, [r3, #20]
 8004c72:	4613      	mov	r3, r2
 8004c74:	005b      	lsls	r3, r3, #1
 8004c76:	4413      	add	r3, r2
 8004c78:	18ca      	adds	r2, r1, r3
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	605a      	str	r2, [r3, #4]
  PhyTimers->DataLaneLP2HSTime  = PhyTimers->DataLaneLP2HSTime + (2U * hdsi->Init.PHYLowPowerOffset);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	68da      	ldr	r2, [r3, #12]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	441a      	add	r2, r3
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	60da      	str	r2, [r3, #12]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	4293      	cmp	r3, r2
 8004c98:	bf38      	it	cc
 8004c9a:	4613      	movcc	r3, r2
 8004c9c:	60fb      	str	r3, [r7, #12]
     Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 8004cae:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	041a      	lsls	r2, r3, #16
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	431a      	orrs	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 8004cdc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneLP2HSTime | ((PhyTimers->DataLaneHS2LPTime) << 16U));
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	68da      	ldr	r2, [r3, #12]
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	041b      	lsls	r3, r3, #16
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTRCR &= ~DSI_DLTRCR_MRD_TIME;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	6812      	ldr	r2, [r2, #0]
 8004d0a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004d0e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004d12:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
  hdsi->Instance->DLTRCR |= PhyTimers->DataLaneMaxReadTime;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	691a      	ldr	r2, [r3, #16]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	430a      	orrs	r2, r1
 8004d28:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004d3c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	021a      	lsls	r2, r3, #8
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	430a      	orrs	r2, r1
 8004d54:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	761a      	strb	r2, [r3, #24]

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	7e1b      	ldrb	r3, [r3, #24]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d101      	bne.n	8004d82 <HAL_DSI_ConfigHostTimeouts+0x16>
 8004d7e:	2302      	movs	r3, #2
 8004d80:	e0b4      	b.n	8004eec <HAL_DSI_ConfigHostTimeouts+0x180>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	761a      	strb	r2, [r3, #24]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	689a      	ldr	r2, [r3, #8]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004d96:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6899      	ldr	r1, [r3, #8]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	021a      	lsls	r2, r3, #8
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	b292      	uxth	r2, r2
 8004db8:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	041a      	lsls	r2, r3, #16
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6812      	ldr	r2, [r2, #0]
 8004dd8:	0c1b      	lsrs	r3, r3, #16
 8004dda:	041b      	lsls	r3, r3, #16
 8004ddc:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	430a      	orrs	r2, r1
 8004dee:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	6812      	ldr	r2, [r2, #0]
 8004dfa:	0c1b      	lsrs	r3, r3, #16
 8004dfc:	041b      	lsls	r3, r3, #16
 8004dfe:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	68da      	ldr	r2, [r3, #12]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	6812      	ldr	r2, [r2, #0]
 8004e1e:	0c1b      	lsrs	r3, r3, #16
 8004e20:	041b      	lsls	r3, r3, #16
 8004e22:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	691a      	ldr	r2, [r3, #16]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	430a      	orrs	r2, r1
 8004e38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	6812      	ldr	r2, [r2, #0]
 8004e48:	0c1b      	lsrs	r3, r3, #16
 8004e4a:	041b      	lsls	r3, r3, #16
 8004e4c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	695a      	ldr	r2, [r3, #20]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004e76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	699a      	ldr	r2, [r3, #24]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	6812      	ldr	r2, [r2, #0]
 8004e9c:	0c1b      	lsrs	r3, r3, #16
 8004e9e:	041b      	lsls	r3, r3, #16
 8004ea0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	69da      	ldr	r2, [r3, #28]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	6812      	ldr	r2, [r2, #0]
 8004ec6:	0c1b      	lsrs	r3, r3, #16
 8004ec8:	041b      	lsls	r3, r3, #16
 8004eca:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	6a1a      	ldr	r2, [r3, #32]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	761a      	strb	r2, [r3, #24]

  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HAL_GFXMMU_Init>:
  *         GFXMMU_InitTypeDef structure and initialize the associated handle.
  * @param  hgfxmmu GFXMMU handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GFXMMU_Init(GFXMMU_HandleTypeDef *hgfxmmu)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f00:	2300      	movs	r3, #0
 8004f02:	73fb      	strb	r3, [r7, #15]

  /* Check GFXMMU handle */
  if (hgfxmmu == NULL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d102      	bne.n	8004f10 <HAL_GFXMMU_Init+0x18>
  {
    status = HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	73fb      	strb	r3, [r7, #15]
 8004f0e:	e06e      	b.n	8004fee <HAL_GFXMMU_Init+0xf6>
      hgfxmmu->MspInitCallback = HAL_GFXMMU_MspInit;
    }
    hgfxmmu->MspInitCallback(hgfxmmu);
#else
    /* Call GFXMMU MSP init function */
    HAL_GFXMMU_MspInit(hgfxmmu);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f7fd fc03 	bl	800271c <HAL_GFXMMU_MspInit>
#endif /* USE_HAL_GFXMMU_REGISTER_CALLBACKS == 1 */

    /* Configure GFXMMU_CR register */
    hgfxmmu->Instance->CR = 0U;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	601a      	str	r2, [r3, #0]
    hgfxmmu->Instance->CR |= (hgfxmmu->Init.BlocksPerLine);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6819      	ldr	r1, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	601a      	str	r2, [r3, #0]
#if defined(GFXMMU_CR_CE)
    if (hgfxmmu->Init.CachePrefetch.Activation == ENABLE)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	7f1b      	ldrb	r3, [r3, #28]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d12c      	bne.n	8004f92 <HAL_GFXMMU_Init+0x9a>
    {
      assert_param(IS_GFXMMU_CACHE_LOCK(hgfxmmu->Init.CachePrefetch.CacheLock));
      assert_param(IS_GFXMMU_PREFETCH(hgfxmmu->Init.CachePrefetch.Prefetch));
      assert_param(IS_GFXMMU_OUTTER_BUFFERABILITY(hgfxmmu->Init.CachePrefetch.OutterBufferability));
      assert_param(IS_GFXMMU_OUTTER_CACHABILITY(hgfxmmu->Init.CachePrefetch.OutterCachability));
      hgfxmmu->Instance->CR |= (GFXMMU_CR_CE |
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
                                hgfxmmu->Init.CachePrefetch.CacheLock |
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a19      	ldr	r1, [r3, #32]
                                hgfxmmu->Init.CachePrefetch.Prefetch |
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                hgfxmmu->Init.CachePrefetch.CacheLock |
 8004f46:	4319      	orrs	r1, r3
                                hgfxmmu->Init.CachePrefetch.OutterBufferability |
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                                hgfxmmu->Init.CachePrefetch.Prefetch |
 8004f4c:	4319      	orrs	r1, r3
                                hgfxmmu->Init.CachePrefetch.OutterCachability);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                hgfxmmu->Init.CachePrefetch.OutterBufferability |
 8004f52:	430b      	orrs	r3, r1
      hgfxmmu->Instance->CR |= (GFXMMU_CR_CE |
 8004f54:	431a      	orrs	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004f5e:	601a      	str	r2, [r3, #0]
      if (hgfxmmu->Init.CachePrefetch.CacheLock == GFXMMU_CACHE_LOCK_ENABLE)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f68:	d10b      	bne.n	8004f82 <HAL_GFXMMU_Init+0x8a>
      {
        assert_param(IS_GFXMMU_CACHE_LOCK_BUFFER(hgfxmmu->Init.CachePrefetch.CacheLockBuffer));
        assert_param(IS_GFXMMU_CACHE_FORCE(hgfxmmu->Init.CachePrefetch.CacheForce));
        hgfxmmu->Instance->CR |= (hgfxmmu->Init.CachePrefetch.CacheLockBuffer |
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	6819      	ldr	r1, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                  hgfxmmu->Init.CachePrefetch.CacheForce);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        hgfxmmu->Instance->CR |= (hgfxmmu->Init.CachePrefetch.CacheLockBuffer |
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]
      }

      /* Force invalidate cache if cache is enabled */
      hgfxmmu->Instance->CCR |= GFXMMU_CACHE_FORCE_INVALIDATE;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68da      	ldr	r2, [r3, #12]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f042 0202 	orr.w	r2, r2, #2
 8004f90:	60da      	str	r2, [r3, #12]
      assert_param(IS_GFXMMU_ADDRESSCACHE_LOCK_BUFFER(hgfxmmu->Init.AddressCache.AddressCacheLockBuffer));
      hgfxmmu->Instance->CR |= GFXMMU_CR_ACE |
                               hgfxmmu->Init.AddressCache.AddressCacheLockBuffer;
    }
#endif /* GFXMMU_CR_ACE */
    if (hgfxmmu->Init.Interrupts.Activation == ENABLE)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d108      	bne.n	8004fae <HAL_GFXMMU_Init+0xb6>
    {
      assert_param(IS_GFXMMU_INTERRUPTS(hgfxmmu->Init.Interrupts.UsedInterrupts));
      hgfxmmu->Instance->CR |= hgfxmmu->Init.Interrupts.UsedInterrupts;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	6819      	ldr	r1, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	430a      	orrs	r2, r1
 8004fac:	601a      	str	r2, [r3, #0]
    }

    /* Configure default value on GFXMMU_DVR register */
    hgfxmmu->Instance->DVR = hgfxmmu->Init.DefaultValue;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	6892      	ldr	r2, [r2, #8]
 8004fb6:	611a      	str	r2, [r3, #16]

    /* Configure physical buffer addresses on GFXMMU_BxCR registers */
    hgfxmmu->Instance->B0CR = hgfxmmu->Init.Buffers.Buf0Address;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	68d2      	ldr	r2, [r2, #12]
 8004fc0:	621a      	str	r2, [r3, #32]
    hgfxmmu->Instance->B1CR = hgfxmmu->Init.Buffers.Buf1Address;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	6912      	ldr	r2, [r2, #16]
 8004fca:	625a      	str	r2, [r3, #36]	; 0x24
    hgfxmmu->Instance->B2CR = hgfxmmu->Init.Buffers.Buf2Address;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	6952      	ldr	r2, [r2, #20]
 8004fd4:	629a      	str	r2, [r3, #40]	; 0x28
    hgfxmmu->Instance->B3CR = hgfxmmu->Init.Buffers.Buf3Address;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6992      	ldr	r2, [r2, #24]
 8004fde:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Reset GFXMMU error code */
    hgfxmmu->ErrorCode = GFXMMU_ERROR_NONE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set GFXMMU to ready state */
    hgfxmmu->State = HAL_GFXMMU_STATE_READY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }
  /* Return function status */
  return status;
 8004fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_GFXMMU_ConfigLut>:
  */
HAL_StatusTypeDef HAL_GFXMMU_ConfigLut(GFXMMU_HandleTypeDef *hgfxmmu,
                                       uint32_t FirstLine,
                                       uint32_t LinesNumber,
                                       uint32_t Address)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b08b      	sub	sp, #44	; 0x2c
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005006:	2300      	movs	r3, #0
 8005008:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  assert_param(IS_GFXMMU_ALL_INSTANCE(hgfxmmu->Instance));
  assert_param(IS_GFXMMU_LUT_LINE(FirstLine));
  assert_param(IS_GFXMMU_LUT_LINES_NUMBER(LinesNumber));

  /* Check GFXMMU state and coherent parameters */
  if ((hgfxmmu->State != HAL_GFXMMU_STATE_READY) || ((FirstLine + LinesNumber) > 1024U))
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005012:	2b01      	cmp	r3, #1
 8005014:	d105      	bne.n	8005022 <HAL_GFXMMU_ConfigLut+0x2a>
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4413      	add	r3, r2
 800501c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005020:	d903      	bls.n	800502a <HAL_GFXMMU_ConfigLut+0x32>
  {
    status = HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005028:	e032      	b.n	8005090 <HAL_GFXMMU_ConfigLut+0x98>
    uint32_t current_line;
    uint32_t lutxl_address;
    uint32_t lutxh_address;

    /* Initialize local variables */
    current_address = Address;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	623b      	str	r3, [r7, #32]
    current_line    = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	61fb      	str	r3, [r7, #28]
    lutxl_address   = (uint32_t) &(hgfxmmu->Instance->LUT[2U * FirstLine]);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	4413      	add	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
    lutxh_address   = (uint32_t) &(hgfxmmu->Instance->LUT[(2U * FirstLine) + 1U]);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	005b      	lsls	r3, r3, #1
 800504c:	3301      	adds	r3, #1
 800504e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4413      	add	r3, r2
 8005056:	617b      	str	r3, [r7, #20]

    /* Copy LUT from flash to look up RAM */
    while (current_line < LinesNumber)
 8005058:	e016      	b.n	8005088 <HAL_GFXMMU_ConfigLut+0x90>
    {
      *((uint32_t *)lutxl_address) = *((uint32_t *)current_address);
 800505a:	6a3a      	ldr	r2, [r7, #32]
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	6812      	ldr	r2, [r2, #0]
 8005060:	601a      	str	r2, [r3, #0]
      current_address += 4U;
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	3304      	adds	r3, #4
 8005066:	623b      	str	r3, [r7, #32]
      *((uint32_t *)lutxh_address) = *((uint32_t *)current_address);
 8005068:	6a3a      	ldr	r2, [r7, #32]
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	6812      	ldr	r2, [r2, #0]
 800506e:	601a      	str	r2, [r3, #0]
      current_address += 4U;
 8005070:	6a3b      	ldr	r3, [r7, #32]
 8005072:	3304      	adds	r3, #4
 8005074:	623b      	str	r3, [r7, #32]
      lutxl_address += 8U;
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	3308      	adds	r3, #8
 800507a:	61bb      	str	r3, [r7, #24]
      lutxh_address += 8U;
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	3308      	adds	r3, #8
 8005080:	617b      	str	r3, [r7, #20]
      current_line++;
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	3301      	adds	r3, #1
 8005086:	61fb      	str	r3, [r7, #28]
    while (current_line < LinesNumber)
 8005088:	69fa      	ldr	r2, [r7, #28]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	429a      	cmp	r2, r3
 800508e:	d3e4      	bcc.n	800505a <HAL_GFXMMU_ConfigLut+0x62>
    }
  }
  /* Return function status */
  return status;
 8005090:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005094:	4618      	mov	r0, r3
 8005096:	372c      	adds	r7, #44	; 0x2c
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <HAL_GFXMMU_IRQHandler>:
  * @brief  This function handles the GFXMMU interrupts.
  * @param  hgfxmmu GFXMMU handle.
  * @retval None.
  */
void HAL_GFXMMU_IRQHandler(GFXMMU_HandleTypeDef *hgfxmmu)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b086      	sub	sp, #24
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  uint32_t flags, interrupts, error;

  /* Read current flags and interrupts and determine which error occurs */
  flags = hgfxmmu->Instance->SR;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	617b      	str	r3, [r7, #20]
  interrupts = (hgfxmmu->Instance->CR & GFXMMU_CR_ITS_MASK);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 031f 	and.w	r3, r3, #31
 80050ba:	613b      	str	r3, [r7, #16]
  error = (flags & interrupts);
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	4013      	ands	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]

  if (error != 0U)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00c      	beq.n	80050e4 <HAL_GFXMMU_IRQHandler+0x44>
  {
    /* Clear flags on GFXMMU_FCR register */
    hgfxmmu->Instance->FCR = error;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	609a      	str	r2, [r3, #8]

    /* Update GFXMMU error code */
    hgfxmmu->ErrorCode |= error;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	431a      	orrs	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Call GFXMMU error callback */
#if (USE_HAL_GFXMMU_REGISTER_CALLBACKS == 1)
    hgfxmmu->ErrorCallback(hgfxmmu);
#else
    HAL_GFXMMU_ErrorCallback(hgfxmmu);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f804 	bl	80050ec <HAL_GFXMMU_ErrorCallback>
#endif /* USE_HAL_GFXMMU_REGISTER_CALLBACKS == 1 */
  }
}
 80050e4:	bf00      	nop
 80050e6:	3718      	adds	r7, #24
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <HAL_GFXMMU_ErrorCallback>:
  * @brief  Error callback.
  * @param  hgfxmmu GFXMMU handle.
  * @retval None.
  */
__weak void HAL_GFXMMU_ErrorCallback(GFXMMU_HandleTypeDef *hgfxmmu)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  UNUSED(hgfxmmu);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_GFXMMU_ErrorCallback could be implemented in the user file.
   */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8005100:	b480      	push	{r7}
 8005102:	b089      	sub	sp, #36	; 0x24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800510a:	2300      	movs	r3, #0
 800510c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005112:	e1ba      	b.n	800548a <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	2101      	movs	r1, #1
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	fa01 f303 	lsl.w	r3, r1, r3
 8005120:	4013      	ands	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2b00      	cmp	r3, #0
 800512c:	f000 81aa 	beq.w	8005484 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a55      	ldr	r2, [pc, #340]	; (8005288 <HAL_GPIO_Init+0x188>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d15d      	bne.n	80051f4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800513e:	2201      	movs	r2, #1
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	fa02 f303 	lsl.w	r3, r2, r3
 8005146:	43db      	mvns	r3, r3
 8005148:	69fa      	ldr	r2, [r7, #28]
 800514a:	4013      	ands	r3, r2
 800514c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f003 0201 	and.w	r2, r3, #1
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	fa02 f303 	lsl.w	r3, r2, r3
 800515c:	69fa      	ldr	r2, [r7, #28]
 800515e:	4313      	orrs	r3, r2
 8005160:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69fa      	ldr	r2, [r7, #28]
 8005166:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8005168:	4a48      	ldr	r2, [pc, #288]	; (800528c <HAL_GPIO_Init+0x18c>)
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005170:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8005172:	4a46      	ldr	r2, [pc, #280]	; (800528c <HAL_GPIO_Init+0x18c>)
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	4413      	add	r3, r2
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	08da      	lsrs	r2, r3, #3
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	3208      	adds	r2, #8
 8005186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800518a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	f003 0307 	and.w	r3, r3, #7
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	220f      	movs	r2, #15
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	43db      	mvns	r3, r3
 800519c:	69fa      	ldr	r2, [r7, #28]
 800519e:	4013      	ands	r3, r2
 80051a0:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	f003 0307 	and.w	r3, r3, #7
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	220b      	movs	r2, #11
 80051ac:	fa02 f303 	lsl.w	r3, r2, r3
 80051b0:	69fa      	ldr	r2, [r7, #28]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	08da      	lsrs	r2, r3, #3
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	3208      	adds	r2, #8
 80051be:	69f9      	ldr	r1, [r7, #28]
 80051c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	2203      	movs	r2, #3
 80051d0:	fa02 f303 	lsl.w	r3, r2, r3
 80051d4:	43db      	mvns	r3, r3
 80051d6:	69fa      	ldr	r2, [r7, #28]
 80051d8:	4013      	ands	r3, r2
 80051da:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	005b      	lsls	r3, r3, #1
 80051e0:	2202      	movs	r2, #2
 80051e2:	fa02 f303 	lsl.w	r3, r2, r3
 80051e6:	69fa      	ldr	r2, [r7, #28]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	69fa      	ldr	r2, [r7, #28]
 80051f0:	601a      	str	r2, [r3, #0]
 80051f2:	e067      	b.n	80052c4 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d003      	beq.n	8005204 <HAL_GPIO_Init+0x104>
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	2b12      	cmp	r3, #18
 8005202:	d145      	bne.n	8005290 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	08da      	lsrs	r2, r3, #3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	3208      	adds	r2, #8
 800520c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005210:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f003 0307 	and.w	r3, r3, #7
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	220f      	movs	r2, #15
 800521c:	fa02 f303 	lsl.w	r3, r2, r3
 8005220:	43db      	mvns	r3, r3
 8005222:	69fa      	ldr	r2, [r7, #28]
 8005224:	4013      	ands	r3, r2
 8005226:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	f003 020f 	and.w	r2, r3, #15
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f003 0307 	and.w	r3, r3, #7
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	fa02 f303 	lsl.w	r3, r2, r3
 800523c:	69fa      	ldr	r2, [r7, #28]
 800523e:	4313      	orrs	r3, r2
 8005240:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	08da      	lsrs	r2, r3, #3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	3208      	adds	r2, #8
 800524a:	69f9      	ldr	r1, [r7, #28]
 800524c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	2203      	movs	r2, #3
 800525c:	fa02 f303 	lsl.w	r3, r2, r3
 8005260:	43db      	mvns	r3, r3
 8005262:	69fa      	ldr	r2, [r7, #28]
 8005264:	4013      	ands	r3, r2
 8005266:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	f003 0203 	and.w	r2, r3, #3
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	fa02 f303 	lsl.w	r3, r2, r3
 8005278:	69fa      	ldr	r2, [r7, #28]
 800527a:	4313      	orrs	r3, r2
 800527c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	69fa      	ldr	r2, [r7, #28]
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	e01e      	b.n	80052c4 <HAL_GPIO_Init+0x1c4>
 8005286:	bf00      	nop
 8005288:	46020000 	.word	0x46020000
 800528c:	0800e33c 	.word	0x0800e33c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	005b      	lsls	r3, r3, #1
 800529a:	2203      	movs	r2, #3
 800529c:	fa02 f303 	lsl.w	r3, r2, r3
 80052a0:	43db      	mvns	r3, r3
 80052a2:	69fa      	ldr	r2, [r7, #28]
 80052a4:	4013      	ands	r3, r2
 80052a6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	f003 0203 	and.w	r2, r3, #3
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	005b      	lsls	r3, r3, #1
 80052b4:	fa02 f303 	lsl.w	r3, r2, r3
 80052b8:	69fa      	ldr	r2, [r7, #28]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	69fa      	ldr	r2, [r7, #28]
 80052c2:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d00b      	beq.n	80052e4 <HAL_GPIO_Init+0x1e4>
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d007      	beq.n	80052e4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80052d8:	2b11      	cmp	r3, #17
 80052da:	d003      	beq.n	80052e4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	2b12      	cmp	r3, #18
 80052e2:	d130      	bne.n	8005346 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	2203      	movs	r2, #3
 80052f0:	fa02 f303 	lsl.w	r3, r2, r3
 80052f4:	43db      	mvns	r3, r3
 80052f6:	69fa      	ldr	r2, [r7, #28]
 80052f8:	4013      	ands	r3, r2
 80052fa:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	68da      	ldr	r2, [r3, #12]
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	005b      	lsls	r3, r3, #1
 8005304:	fa02 f303 	lsl.w	r3, r2, r3
 8005308:	69fa      	ldr	r2, [r7, #28]
 800530a:	4313      	orrs	r3, r2
 800530c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	69fa      	ldr	r2, [r7, #28]
 8005312:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800531a:	2201      	movs	r2, #1
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	43db      	mvns	r3, r3
 8005324:	69fa      	ldr	r2, [r7, #28]
 8005326:	4013      	ands	r3, r2
 8005328:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	091b      	lsrs	r3, r3, #4
 8005330:	f003 0201 	and.w	r2, r3, #1
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	fa02 f303 	lsl.w	r3, r2, r3
 800533a:	69fa      	ldr	r2, [r7, #28]
 800533c:	4313      	orrs	r3, r2
 800533e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	69fa      	ldr	r2, [r7, #28]
 8005344:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	2b03      	cmp	r3, #3
 800534c:	d017      	beq.n	800537e <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	2203      	movs	r2, #3
 800535a:	fa02 f303 	lsl.w	r3, r2, r3
 800535e:	43db      	mvns	r3, r3
 8005360:	69fa      	ldr	r2, [r7, #28]
 8005362:	4013      	ands	r3, r2
 8005364:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	689a      	ldr	r2, [r3, #8]
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	fa02 f303 	lsl.w	r3, r2, r3
 8005372:	69fa      	ldr	r2, [r7, #28]
 8005374:	4313      	orrs	r3, r2
 8005376:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	69fa      	ldr	r2, [r7, #28]
 800537c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d07c      	beq.n	8005484 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800538a:	4a47      	ldr	r2, [pc, #284]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	089b      	lsrs	r3, r3, #2
 8005390:	3318      	adds	r3, #24
 8005392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005396:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	f003 0303 	and.w	r3, r3, #3
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	220f      	movs	r2, #15
 80053a2:	fa02 f303 	lsl.w	r3, r2, r3
 80053a6:	43db      	mvns	r3, r3
 80053a8:	69fa      	ldr	r2, [r7, #28]
 80053aa:	4013      	ands	r3, r2
 80053ac:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	0a9a      	lsrs	r2, r3, #10
 80053b2:	4b3e      	ldr	r3, [pc, #248]	; (80054ac <HAL_GPIO_Init+0x3ac>)
 80053b4:	4013      	ands	r3, r2
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	f002 0203 	and.w	r2, r2, #3
 80053bc:	00d2      	lsls	r2, r2, #3
 80053be:	4093      	lsls	r3, r2
 80053c0:	69fa      	ldr	r2, [r7, #28]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80053c6:	4938      	ldr	r1, [pc, #224]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	089b      	lsrs	r3, r3, #2
 80053cc:	3318      	adds	r3, #24
 80053ce:	69fa      	ldr	r2, [r7, #28]
 80053d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80053d4:	4b34      	ldr	r3, [pc, #208]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	43db      	mvns	r3, r3
 80053de:	69fa      	ldr	r2, [r7, #28]
 80053e0:	4013      	ands	r3, r2
 80053e2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d003      	beq.n	80053f8 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80053f0:	69fa      	ldr	r2, [r7, #28]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80053f8:	4a2b      	ldr	r2, [pc, #172]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80053fe:	4b2a      	ldr	r3, [pc, #168]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	43db      	mvns	r3, r3
 8005408:	69fa      	ldr	r2, [r7, #28]
 800540a:	4013      	ands	r3, r2
 800540c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800541a:	69fa      	ldr	r2, [r7, #28]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	4313      	orrs	r3, r2
 8005420:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8005422:	4a21      	ldr	r2, [pc, #132]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005428:	4b1f      	ldr	r3, [pc, #124]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 800542a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800542e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	43db      	mvns	r3, r3
 8005434:	69fa      	ldr	r2, [r7, #28]
 8005436:	4013      	ands	r3, r2
 8005438:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d003      	beq.n	800544e <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8005446:	69fa      	ldr	r2, [r7, #28]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	4313      	orrs	r3, r2
 800544c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800544e:	4a16      	ldr	r2, [pc, #88]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 8005456:	4b14      	ldr	r3, [pc, #80]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 8005458:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800545c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	43db      	mvns	r3, r3
 8005462:	69fa      	ldr	r2, [r7, #28]
 8005464:	4013      	ands	r3, r2
 8005466:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d003      	beq.n	800547c <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8005474:	69fa      	ldr	r2, [r7, #28]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	4313      	orrs	r3, r2
 800547a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 800547c:	4a0a      	ldr	r2, [pc, #40]	; (80054a8 <HAL_GPIO_Init+0x3a8>)
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	3301      	adds	r3, #1
 8005488:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	fa22 f303 	lsr.w	r3, r2, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	f47f ae3d 	bne.w	8005114 <HAL_GPIO_Init+0x14>
  }
}
 800549a:	bf00      	nop
 800549c:	bf00      	nop
 800549e:	3724      	adds	r7, #36	; 0x24
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr
 80054a8:	46022000 	.word	0x46022000
 80054ac:	002f7f7f 	.word	0x002f7f7f

080054b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	460b      	mov	r3, r1
 80054ba:	807b      	strh	r3, [r7, #2]
 80054bc:	4613      	mov	r3, r2
 80054be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80054c0:	787b      	ldrb	r3, [r7, #1]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d003      	beq.n	80054ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80054c6:	887a      	ldrh	r2, [r7, #2]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80054cc:	e002      	b.n	80054d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80054ce:	887a      	ldrh	r2, [r7, #2]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_GPU2D_Init>:
  * @param  hgpu2d pointer to a GPU2D_HandleTypeDef structure that contains
  *                the configuration information for the GPU2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_GPU2D_Init(GPU2D_HandleTypeDef *hgpu2d)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  /* Check the GPU2D handle validity */
  if (hgpu2d == NULL)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_GPU2D_Init+0x12>
  {
    return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e01c      	b.n	800552c <HAL_GPU2D_Init+0x4c>
  }

  /* Check the parameters */
  assert_param(IS_GPU2D_ALL_INSTANCE(hgpu2d->Instance));

  if (hgpu2d->State == HAL_GPU2D_STATE_RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	795b      	ldrb	r3, [r3, #5]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d105      	bne.n	8005506 <HAL_GPU2D_Init+0x26>

    /* Init the low level hardware */
    hgpu2d->MspInitCallback(hgpu2d);
#else /* USE_HAL_GPU2D_REGISTER_CALLBACKS = 0 */
    /* Init the low level hardware */
    HAL_GPU2D_MspInit(hgpu2d);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7fd f936 	bl	800276c <HAL_GPU2D_MspInit>
#endif /* USE_HAL_GPU2D_REGISTER_CALLBACKS = 1 */

    /* Allocate lock resource and initialize it */
    hgpu2d->Lock = HAL_UNLOCKED;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	711a      	strb	r2, [r3, #4]
  }

  /* Process locked */
  __HAL_LOCK(hgpu2d);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	791b      	ldrb	r3, [r3, #4]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d101      	bne.n	8005512 <HAL_GPU2D_Init+0x32>
 800550e:	2302      	movs	r3, #2
 8005510:	e00c      	b.n	800552c <HAL_GPU2D_Init+0x4c>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2201      	movs	r2, #1
 8005516:	711a      	strb	r2, [r3, #4]
  /* Reset the CommandListCpltCallback handler */
  hgpu2d->CommandListCpltCallback = NULL;
#endif /* USE_HAL_GPU2D_REGISTER_CALLBACKS = 1 */

  /* Update error code */
  hgpu2d->ErrorCode = HAL_GPU2D_ERROR_NONE;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	609a      	str	r2, [r3, #8]

  /* Initialize the GPU2D state*/
  hgpu2d->State = HAL_GPU2D_STATE_READY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2201      	movs	r2, #1
 8005522:	715a      	strb	r2, [r3, #5]

  /* Release Lock */
  __HAL_UNLOCK(hgpu2d);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
 800552a:	2300      	movs	r3, #0
}
 800552c:	4618      	mov	r0, r3
 800552e:	3708      	adds	r7, #8
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_GPU2D_IRQHandler>:
  * @param  hgpu2d Pointer to a GPU2D_HandleTypeDef structure that contains
  *                the configuration information for the GPU2D.
  * @retval None
  */
void HAL_GPU2D_IRQHandler(GPU2D_HandleTypeDef *hgpu2d)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b086      	sub	sp, #24
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t isr_flags = GPU2D_ReadReg(hgpu2d->Instance, GPU2D_ITCTRL);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	33f8      	adds	r3, #248	; 0xf8
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	617b      	str	r3, [r7, #20]

  /* Command List Complete Interrupt management */
  if ((isr_flags & GPU2D_FLAG_CLC) != 0U)
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b00      	cmp	r3, #0
 800554e:	d013      	beq.n	8005578 <HAL_GPU2D_IRQHandler+0x44>
  {
    uint32_t last_cl_id;

    /* Clear the completion flag */
    __HAL_GPU2D_CLEAR_FLAG(hgpu2d, GPU2D_FLAG_CLC);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	33f8      	adds	r3, #248	; 0xf8
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f023 0201 	bic.w	r2, r3, #1
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	601a      	str	r2, [r3, #0]

    last_cl_id = GPU2D_ReadReg(hgpu2d->Instance, GPU2D_CLID);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	60fb      	str	r3, [r7, #12]
    if (hgpu2d->CommandListCpltCallback != NULL)
    {
      hgpu2d->CommandListCpltCallback(hgpu2d, last_cl_id);
    }
#else /* USE_HAL_GPU2D_REGISTER_CALLBACKS = 0 */
    HAL_GPU2D_CommandListCpltCallback(hgpu2d, last_cl_id);
 8005570:	68f9      	ldr	r1, [r7, #12]
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f80f 	bl	8005596 <HAL_GPU2D_CommandListCpltCallback>
#endif /* USE_HAL_GPU2D_REGISTER_CALLBACKS = 1 */
  }
}
 8005578:	bf00      	nop
 800557a:	3718      	adds	r7, #24
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <HAL_GPU2D_ER_IRQHandler>:
  * @param  hgpu2d Pointer to a GPU2D_HandleTypeDef structure that contains
  *                the configuration information for the GPU2D.
  * @retval None
  */
void HAL_GPU2D_ER_IRQHandler(GPU2D_HandleTypeDef *hgpu2d)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  HAL_GPU2D_ErrorCallback(hgpu2d);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 f80f 	bl	80055ac <HAL_GPU2D_ErrorCallback>
}
 800558e:	bf00      	nop
 8005590:	3708      	adds	r7, #8
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <HAL_GPU2D_CommandListCpltCallback>:
  *                the configuration information for the GPU2D.
  * @param  CmdListID Command list ID that got completed.
  * @retval None
  */
__weak void HAL_GPU2D_CommandListCpltCallback(GPU2D_HandleTypeDef *hgpu2d, uint32_t CmdListID)
{
 8005596:	b480      	push	{r7}
 8005598:	b083      	sub	sp, #12
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
 800559e:	6039      	str	r1, [r7, #0]
  UNUSED(CmdListID);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_GPU2D_CommandListCpltCallback can be implemented in the user file.
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_GPU2D_ErrorCallback>:
  * @param  hgpu2d pointer to a GPU2D_HandleTypeDef structure that contains
  *                the configuration information for the GPU2D.
  * @retval None
  */
__weak void HAL_GPU2D_ErrorCallback(GPU2D_HandleTypeDef *hgpu2d)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
            the HAL_GPU2D_ErrorCallback can be implemented in the user file.
            The default implementation stops the execution as an error is considered
            fatal and non recoverable.
   */

  for (;;)
 80055b4:	e7fe      	b.n	80055b4 <HAL_GPU2D_ErrorCallback+0x8>

080055b6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d101      	bne.n	80055c8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e08d      	b.n	80056e4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d106      	bne.n	80055e2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f7fd f905 	bl	80027ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2224      	movs	r2, #36	; 0x24
 80055e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 0201 	bic.w	r2, r2, #1
 80055f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005606:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689a      	ldr	r2, [r3, #8]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005616:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d107      	bne.n	8005630 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800562c:	609a      	str	r2, [r3, #8]
 800562e:	e006      	b.n	800563e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689a      	ldr	r2, [r3, #8]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800563c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	2b02      	cmp	r3, #2
 8005644:	d108      	bne.n	8005658 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005654:	605a      	str	r2, [r3, #4]
 8005656:	e007      	b.n	8005668 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005666:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6812      	ldr	r2, [r2, #0]
 8005672:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005676:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800567a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68da      	ldr	r2, [r3, #12]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800568a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	691a      	ldr	r2, [r3, #16]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	699b      	ldr	r3, [r3, #24]
 800569c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	430a      	orrs	r2, r1
 80056a4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	69d9      	ldr	r1, [r3, #28]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1a      	ldr	r2, [r3, #32]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	430a      	orrs	r2, r1
 80056b4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f042 0201 	orr.w	r2, r2, #1
 80056c4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2220      	movs	r2, #32
 80056d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3708      	adds	r7, #8
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b088      	sub	sp, #32
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	4608      	mov	r0, r1
 80056f6:	4611      	mov	r1, r2
 80056f8:	461a      	mov	r2, r3
 80056fa:	4603      	mov	r3, r0
 80056fc:	817b      	strh	r3, [r7, #10]
 80056fe:	460b      	mov	r3, r1
 8005700:	813b      	strh	r3, [r7, #8]
 8005702:	4613      	mov	r3, r2
 8005704:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b20      	cmp	r3, #32
 8005710:	f040 80f9 	bne.w	8005906 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d002      	beq.n	8005720 <HAL_I2C_Mem_Write+0x34>
 800571a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800571c:	2b00      	cmp	r3, #0
 800571e:	d105      	bne.n	800572c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005726:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e0ed      	b.n	8005908 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005732:	2b01      	cmp	r3, #1
 8005734:	d101      	bne.n	800573a <HAL_I2C_Mem_Write+0x4e>
 8005736:	2302      	movs	r3, #2
 8005738:	e0e6      	b.n	8005908 <HAL_I2C_Mem_Write+0x21c>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005742:	f7fd fff7 	bl	8003734 <HAL_GetTick>
 8005746:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	9300      	str	r3, [sp, #0]
 800574c:	2319      	movs	r3, #25
 800574e:	2201      	movs	r2, #1
 8005750:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 fac3 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e0d1      	b.n	8005908 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2221      	movs	r2, #33	; 0x21
 8005768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2240      	movs	r2, #64	; 0x40
 8005770:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a3a      	ldr	r2, [r7, #32]
 800577e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005784:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800578c:	88f8      	ldrh	r0, [r7, #6]
 800578e:	893a      	ldrh	r2, [r7, #8]
 8005790:	8979      	ldrh	r1, [r7, #10]
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	9301      	str	r3, [sp, #4]
 8005796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005798:	9300      	str	r3, [sp, #0]
 800579a:	4603      	mov	r3, r0
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 f9d3 	bl	8005b48 <I2C_RequestMemoryWrite>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d005      	beq.n	80057b4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e0a9      	b.n	8005908 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	2bff      	cmp	r3, #255	; 0xff
 80057bc:	d90e      	bls.n	80057dc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	22ff      	movs	r2, #255	; 0xff
 80057c2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	8979      	ldrh	r1, [r7, #10]
 80057cc:	2300      	movs	r3, #0
 80057ce:	9300      	str	r3, [sp, #0]
 80057d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f000 fc3d 	bl	8006054 <I2C_TransferConfig>
 80057da:	e00f      	b.n	80057fc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e0:	b29a      	uxth	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ea:	b2da      	uxtb	r2, r3
 80057ec:	8979      	ldrh	r1, [r7, #10]
 80057ee:	2300      	movs	r3, #0
 80057f0:	9300      	str	r3, [sp, #0]
 80057f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f000 fc2c 	bl	8006054 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 fabc 	bl	8005d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e07b      	b.n	8005908 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005814:	781a      	ldrb	r2, [r3, #0]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	1c5a      	adds	r2, r3, #1
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800582a:	b29b      	uxth	r3, r3
 800582c:	3b01      	subs	r3, #1
 800582e:	b29a      	uxth	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005838:	3b01      	subs	r3, #1
 800583a:	b29a      	uxth	r2, r3
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005844:	b29b      	uxth	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d034      	beq.n	80058b4 <HAL_I2C_Mem_Write+0x1c8>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800584e:	2b00      	cmp	r3, #0
 8005850:	d130      	bne.n	80058b4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005858:	2200      	movs	r2, #0
 800585a:	2180      	movs	r1, #128	; 0x80
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f000 fa3f 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d001      	beq.n	800586c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e04d      	b.n	8005908 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005870:	b29b      	uxth	r3, r3
 8005872:	2bff      	cmp	r3, #255	; 0xff
 8005874:	d90e      	bls.n	8005894 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	22ff      	movs	r2, #255	; 0xff
 800587a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005880:	b2da      	uxtb	r2, r3
 8005882:	8979      	ldrh	r1, [r7, #10]
 8005884:	2300      	movs	r3, #0
 8005886:	9300      	str	r3, [sp, #0]
 8005888:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 fbe1 	bl	8006054 <I2C_TransferConfig>
 8005892:	e00f      	b.n	80058b4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005898:	b29a      	uxth	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a2:	b2da      	uxtb	r2, r3
 80058a4:	8979      	ldrh	r1, [r7, #10]
 80058a6:	2300      	movs	r3, #0
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f000 fbd0 	bl	8006054 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d19e      	bne.n	80057fc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 faa2 	bl	8005e0c <I2C_WaitOnSTOPFlagUntilTimeout>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d001      	beq.n	80058d2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e01a      	b.n	8005908 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2220      	movs	r2, #32
 80058d8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	6859      	ldr	r1, [r3, #4]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	4b0a      	ldr	r3, [pc, #40]	; (8005910 <HAL_I2C_Mem_Write+0x224>)
 80058e6:	400b      	ands	r3, r1
 80058e8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005902:	2300      	movs	r3, #0
 8005904:	e000      	b.n	8005908 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005906:	2302      	movs	r3, #2
  }
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	fe00e800 	.word	0xfe00e800

08005914 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b088      	sub	sp, #32
 8005918:	af02      	add	r7, sp, #8
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	4608      	mov	r0, r1
 800591e:	4611      	mov	r1, r2
 8005920:	461a      	mov	r2, r3
 8005922:	4603      	mov	r3, r0
 8005924:	817b      	strh	r3, [r7, #10]
 8005926:	460b      	mov	r3, r1
 8005928:	813b      	strh	r3, [r7, #8]
 800592a:	4613      	mov	r3, r2
 800592c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b20      	cmp	r3, #32
 8005938:	f040 80fd 	bne.w	8005b36 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800593c:	6a3b      	ldr	r3, [r7, #32]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <HAL_I2C_Mem_Read+0x34>
 8005942:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005944:	2b00      	cmp	r3, #0
 8005946:	d105      	bne.n	8005954 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800594e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e0f1      	b.n	8005b38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800595a:	2b01      	cmp	r3, #1
 800595c:	d101      	bne.n	8005962 <HAL_I2C_Mem_Read+0x4e>
 800595e:	2302      	movs	r3, #2
 8005960:	e0ea      	b.n	8005b38 <HAL_I2C_Mem_Read+0x224>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800596a:	f7fd fee3 	bl	8003734 <HAL_GetTick>
 800596e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	2319      	movs	r3, #25
 8005976:	2201      	movs	r2, #1
 8005978:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f000 f9af 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d001      	beq.n	800598c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e0d5      	b.n	8005b38 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2222      	movs	r2, #34	; 0x22
 8005990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2240      	movs	r2, #64	; 0x40
 8005998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6a3a      	ldr	r2, [r7, #32]
 80059a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80059ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80059b4:	88f8      	ldrh	r0, [r7, #6]
 80059b6:	893a      	ldrh	r2, [r7, #8]
 80059b8:	8979      	ldrh	r1, [r7, #10]
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	9301      	str	r3, [sp, #4]
 80059be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	4603      	mov	r3, r0
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f000 f913 	bl	8005bf0 <I2C_RequestMemoryRead>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d005      	beq.n	80059dc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e0ad      	b.n	8005b38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	2bff      	cmp	r3, #255	; 0xff
 80059e4:	d90e      	bls.n	8005a04 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	22ff      	movs	r2, #255	; 0xff
 80059ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	8979      	ldrh	r1, [r7, #10]
 80059f4:	4b52      	ldr	r3, [pc, #328]	; (8005b40 <HAL_I2C_Mem_Read+0x22c>)
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 fb29 	bl	8006054 <I2C_TransferConfig>
 8005a02:	e00f      	b.n	8005a24 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a12:	b2da      	uxtb	r2, r3
 8005a14:	8979      	ldrh	r1, [r7, #10]
 8005a16:	4b4a      	ldr	r3, [pc, #296]	; (8005b40 <HAL_I2C_Mem_Read+0x22c>)
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fb18 	bl	8006054 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	2104      	movs	r1, #4
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 f956 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d001      	beq.n	8005a3e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e07c      	b.n	8005b38 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a48:	b2d2      	uxtb	r2, r2
 8005a4a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	b29a      	uxth	r2, r3
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d034      	beq.n	8005ae4 <HAL_I2C_Mem_Read+0x1d0>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d130      	bne.n	8005ae4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	9300      	str	r3, [sp, #0]
 8005a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a88:	2200      	movs	r2, #0
 8005a8a:	2180      	movs	r1, #128	; 0x80
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f000 f927 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d001      	beq.n	8005a9c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e04d      	b.n	8005b38 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	2bff      	cmp	r3, #255	; 0xff
 8005aa4:	d90e      	bls.n	8005ac4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	22ff      	movs	r2, #255	; 0xff
 8005aaa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	8979      	ldrh	r1, [r7, #10]
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	9300      	str	r3, [sp, #0]
 8005ab8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 fac9 	bl	8006054 <I2C_TransferConfig>
 8005ac2:	e00f      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad2:	b2da      	uxtb	r2, r3
 8005ad4:	8979      	ldrh	r1, [r7, #10]
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	9300      	str	r3, [sp, #0]
 8005ada:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 fab8 	bl	8006054 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d19a      	bne.n	8005a24 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f000 f98a 	bl	8005e0c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e01a      	b.n	8005b38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2220      	movs	r2, #32
 8005b08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6859      	ldr	r1, [r3, #4]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	4b0b      	ldr	r3, [pc, #44]	; (8005b44 <HAL_I2C_Mem_Read+0x230>)
 8005b16:	400b      	ands	r3, r1
 8005b18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2220      	movs	r2, #32
 8005b1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005b32:	2300      	movs	r3, #0
 8005b34:	e000      	b.n	8005b38 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005b36:	2302      	movs	r3, #2
  }
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	80002400 	.word	0x80002400
 8005b44:	fe00e800 	.word	0xfe00e800

08005b48 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	4608      	mov	r0, r1
 8005b52:	4611      	mov	r1, r2
 8005b54:	461a      	mov	r2, r3
 8005b56:	4603      	mov	r3, r0
 8005b58:	817b      	strh	r3, [r7, #10]
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	813b      	strh	r3, [r7, #8]
 8005b5e:	4613      	mov	r3, r2
 8005b60:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005b62:	88fb      	ldrh	r3, [r7, #6]
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	8979      	ldrh	r1, [r7, #10]
 8005b68:	4b20      	ldr	r3, [pc, #128]	; (8005bec <I2C_RequestMemoryWrite+0xa4>)
 8005b6a:	9300      	str	r3, [sp, #0]
 8005b6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f000 fa6f 	bl	8006054 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b76:	69fa      	ldr	r2, [r7, #28]
 8005b78:	69b9      	ldr	r1, [r7, #24]
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 f8ff 	bl	8005d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e02c      	b.n	8005be4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b8a:	88fb      	ldrh	r3, [r7, #6]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d105      	bne.n	8005b9c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005b90:	893b      	ldrh	r3, [r7, #8]
 8005b92:	b2da      	uxtb	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	629a      	str	r2, [r3, #40]	; 0x28
 8005b9a:	e015      	b.n	8005bc8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005b9c:	893b      	ldrh	r3, [r7, #8]
 8005b9e:	0a1b      	lsrs	r3, r3, #8
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005baa:	69fa      	ldr	r2, [r7, #28]
 8005bac:	69b9      	ldr	r1, [r7, #24]
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 f8e5 	bl	8005d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e012      	b.n	8005be4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005bbe:	893b      	ldrh	r3, [r7, #8]
 8005bc0:	b2da      	uxtb	r2, r3
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2180      	movs	r1, #128	; 0x80
 8005bd2:	68f8      	ldr	r0, [r7, #12]
 8005bd4:	f000 f884 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d001      	beq.n	8005be2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e000      	b.n	8005be4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	80002000 	.word	0x80002000

08005bf0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af02      	add	r7, sp, #8
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	4608      	mov	r0, r1
 8005bfa:	4611      	mov	r1, r2
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	4603      	mov	r3, r0
 8005c00:	817b      	strh	r3, [r7, #10]
 8005c02:	460b      	mov	r3, r1
 8005c04:	813b      	strh	r3, [r7, #8]
 8005c06:	4613      	mov	r3, r2
 8005c08:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005c0a:	88fb      	ldrh	r3, [r7, #6]
 8005c0c:	b2da      	uxtb	r2, r3
 8005c0e:	8979      	ldrh	r1, [r7, #10]
 8005c10:	4b20      	ldr	r3, [pc, #128]	; (8005c94 <I2C_RequestMemoryRead+0xa4>)
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	2300      	movs	r3, #0
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f000 fa1c 	bl	8006054 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c1c:	69fa      	ldr	r2, [r7, #28]
 8005c1e:	69b9      	ldr	r1, [r7, #24]
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f000 f8ac 	bl	8005d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d001      	beq.n	8005c30 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e02c      	b.n	8005c8a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005c30:	88fb      	ldrh	r3, [r7, #6]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d105      	bne.n	8005c42 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005c36:	893b      	ldrh	r3, [r7, #8]
 8005c38:	b2da      	uxtb	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	629a      	str	r2, [r3, #40]	; 0x28
 8005c40:	e015      	b.n	8005c6e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005c42:	893b      	ldrh	r3, [r7, #8]
 8005c44:	0a1b      	lsrs	r3, r3, #8
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	b2da      	uxtb	r2, r3
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c50:	69fa      	ldr	r2, [r7, #28]
 8005c52:	69b9      	ldr	r1, [r7, #24]
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f000 f892 	bl	8005d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d001      	beq.n	8005c64 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e012      	b.n	8005c8a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005c64:	893b      	ldrh	r3, [r7, #8]
 8005c66:	b2da      	uxtb	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	2200      	movs	r2, #0
 8005c76:	2140      	movs	r1, #64	; 0x40
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f000 f831 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d001      	beq.n	8005c88 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e000      	b.n	8005c8a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	80002000 	.word	0x80002000

08005c98 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d103      	bne.n	8005cb6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d007      	beq.n	8005cd4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699a      	ldr	r2, [r3, #24]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f042 0201 	orr.w	r2, r2, #1
 8005cd2:	619a      	str	r2, [r3, #24]
  }
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	603b      	str	r3, [r7, #0]
 8005cec:	4613      	mov	r3, r2
 8005cee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cf0:	e031      	b.n	8005d56 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf8:	d02d      	beq.n	8005d56 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cfa:	f7fd fd1b 	bl	8003734 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	683a      	ldr	r2, [r7, #0]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d302      	bcc.n	8005d10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d122      	bne.n	8005d56 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	699a      	ldr	r2, [r3, #24]
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	4013      	ands	r3, r2
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	bf0c      	ite	eq
 8005d20:	2301      	moveq	r3, #1
 8005d22:	2300      	movne	r3, #0
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	461a      	mov	r2, r3
 8005d28:	79fb      	ldrb	r3, [r7, #7]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d113      	bne.n	8005d56 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d32:	f043 0220 	orr.w	r2, r3, #32
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e00f      	b.n	8005d76 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	699a      	ldr	r2, [r3, #24]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	bf0c      	ite	eq
 8005d66:	2301      	moveq	r3, #1
 8005d68:	2300      	movne	r3, #0
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	79fb      	ldrb	r3, [r7, #7]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d0be      	beq.n	8005cf2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b084      	sub	sp, #16
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	60f8      	str	r0, [r7, #12]
 8005d86:	60b9      	str	r1, [r7, #8]
 8005d88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d8a:	e033      	b.n	8005df4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	68b9      	ldr	r1, [r7, #8]
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 f87f 	bl	8005e94 <I2C_IsErrorOccurred>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e031      	b.n	8005e04 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da6:	d025      	beq.n	8005df4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005da8:	f7fd fcc4 	bl	8003734 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d302      	bcc.n	8005dbe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d11a      	bne.n	8005df4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	699b      	ldr	r3, [r3, #24]
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d013      	beq.n	8005df4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd0:	f043 0220 	orr.w	r2, r3, #32
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2220      	movs	r2, #32
 8005ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e007      	b.n	8005e04 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d1c4      	bne.n	8005d8c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e18:	e02f      	b.n	8005e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	68b9      	ldr	r1, [r7, #8]
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f000 f838 	bl	8005e94 <I2C_IsErrorOccurred>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e02d      	b.n	8005e8a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e2e:	f7fd fc81 	bl	8003734 <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	68ba      	ldr	r2, [r7, #8]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d302      	bcc.n	8005e44 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d11a      	bne.n	8005e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	f003 0320 	and.w	r3, r3, #32
 8005e4e:	2b20      	cmp	r3, #32
 8005e50:	d013      	beq.n	8005e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e56:	f043 0220 	orr.w	r2, r3, #32
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2220      	movs	r2, #32
 8005e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e007      	b.n	8005e8a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	699b      	ldr	r3, [r3, #24]
 8005e80:	f003 0320 	and.w	r3, r3, #32
 8005e84:	2b20      	cmp	r3, #32
 8005e86:	d1c8      	bne.n	8005e1a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
	...

08005e94 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08a      	sub	sp, #40	; 0x28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	f003 0310 	and.w	r3, r3, #16
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d068      	beq.n	8005f92 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2210      	movs	r2, #16
 8005ec6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005ec8:	e049      	b.n	8005f5e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed0:	d045      	beq.n	8005f5e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ed2:	f7fd fc2f 	bl	8003734 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	68ba      	ldr	r2, [r7, #8]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d302      	bcc.n	8005ee8 <I2C_IsErrorOccurred+0x54>
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d13a      	bne.n	8005f5e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ef2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005efa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f0a:	d121      	bne.n	8005f50 <I2C_IsErrorOccurred+0xbc>
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f12:	d01d      	beq.n	8005f50 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005f14:	7cfb      	ldrb	r3, [r7, #19]
 8005f16:	2b20      	cmp	r3, #32
 8005f18:	d01a      	beq.n	8005f50 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f28:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005f2a:	f7fd fc03 	bl	8003734 <HAL_GetTick>
 8005f2e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f30:	e00e      	b.n	8005f50 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005f32:	f7fd fbff 	bl	8003734 <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	2b19      	cmp	r3, #25
 8005f3e:	d907      	bls.n	8005f50 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005f40:	6a3b      	ldr	r3, [r7, #32]
 8005f42:	f043 0320 	orr.w	r3, r3, #32
 8005f46:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005f4e:	e006      	b.n	8005f5e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	f003 0320 	and.w	r3, r3, #32
 8005f5a:	2b20      	cmp	r3, #32
 8005f5c:	d1e9      	bne.n	8005f32 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	699b      	ldr	r3, [r3, #24]
 8005f64:	f003 0320 	and.w	r3, r3, #32
 8005f68:	2b20      	cmp	r3, #32
 8005f6a:	d003      	beq.n	8005f74 <I2C_IsErrorOccurred+0xe0>
 8005f6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d0aa      	beq.n	8005eca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005f74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d103      	bne.n	8005f84 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2220      	movs	r2, #32
 8005f82:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005f84:	6a3b      	ldr	r3, [r7, #32]
 8005f86:	f043 0304 	orr.w	r3, r3, #4
 8005f8a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d00b      	beq.n	8005fbc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	f043 0301 	orr.w	r3, r3, #1
 8005faa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fb4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005fbc:	69bb      	ldr	r3, [r7, #24]
 8005fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00b      	beq.n	8005fde <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005fc6:	6a3b      	ldr	r3, [r7, #32]
 8005fc8:	f043 0308 	orr.w	r3, r3, #8
 8005fcc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005fd6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d00b      	beq.n	8006000 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005fe8:	6a3b      	ldr	r3, [r7, #32]
 8005fea:	f043 0302 	orr.w	r3, r3, #2
 8005fee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ff8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006000:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006004:	2b00      	cmp	r3, #0
 8006006:	d01c      	beq.n	8006042 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f7ff fe45 	bl	8005c98 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	6859      	ldr	r1, [r3, #4]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	4b0d      	ldr	r3, [pc, #52]	; (8006050 <I2C_IsErrorOccurred+0x1bc>)
 800601a:	400b      	ands	r3, r1
 800601c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006022:	6a3b      	ldr	r3, [r7, #32]
 8006024:	431a      	orrs	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2220      	movs	r2, #32
 800602e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006042:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006046:	4618      	mov	r0, r3
 8006048:	3728      	adds	r7, #40	; 0x28
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	fe00e800 	.word	0xfe00e800

08006054 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	607b      	str	r3, [r7, #4]
 800605e:	460b      	mov	r3, r1
 8006060:	817b      	strh	r3, [r7, #10]
 8006062:	4613      	mov	r3, r2
 8006064:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006066:	897b      	ldrh	r3, [r7, #10]
 8006068:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800606c:	7a7b      	ldrb	r3, [r7, #9]
 800606e:	041b      	lsls	r3, r3, #16
 8006070:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006074:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800607a:	6a3b      	ldr	r3, [r7, #32]
 800607c:	4313      	orrs	r3, r2
 800607e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006082:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	685a      	ldr	r2, [r3, #4]
 800608a:	6a3b      	ldr	r3, [r7, #32]
 800608c:	0d5b      	lsrs	r3, r3, #21
 800608e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006092:	4b08      	ldr	r3, [pc, #32]	; (80060b4 <I2C_TransferConfig+0x60>)
 8006094:	430b      	orrs	r3, r1
 8006096:	43db      	mvns	r3, r3
 8006098:	ea02 0103 	and.w	r1, r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	430a      	orrs	r2, r1
 80060a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80060a6:	bf00      	nop
 80060a8:	371c      	adds	r7, #28
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	03ff63ff 	.word	0x03ff63ff

080060b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	2b20      	cmp	r3, #32
 80060cc:	d138      	bne.n	8006140 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d101      	bne.n	80060dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80060d8:	2302      	movs	r3, #2
 80060da:	e032      	b.n	8006142 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2224      	movs	r2, #36	; 0x24
 80060e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f022 0201 	bic.w	r2, r2, #1
 80060fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800610a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6819      	ldr	r1, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	683a      	ldr	r2, [r7, #0]
 8006118:	430a      	orrs	r2, r1
 800611a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f042 0201 	orr.w	r2, r2, #1
 800612a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2220      	movs	r2, #32
 8006130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800613c:	2300      	movs	r3, #0
 800613e:	e000      	b.n	8006142 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006140:	2302      	movs	r3, #2
  }
}
 8006142:	4618      	mov	r0, r3
 8006144:	370c      	adds	r7, #12
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr

0800614e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800614e:	b480      	push	{r7}
 8006150:	b085      	sub	sp, #20
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
 8006156:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b20      	cmp	r3, #32
 8006162:	d139      	bne.n	80061d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800616a:	2b01      	cmp	r3, #1
 800616c:	d101      	bne.n	8006172 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800616e:	2302      	movs	r3, #2
 8006170:	e033      	b.n	80061da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2224      	movs	r2, #36	; 0x24
 800617e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0201 	bic.w	r2, r2, #1
 8006190:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80061a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	021b      	lsls	r3, r3, #8
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f042 0201 	orr.w	r2, r2, #1
 80061c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2220      	movs	r2, #32
 80061c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80061d4:	2300      	movs	r3, #0
 80061d6:	e000      	b.n	80061da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80061d8:	2302      	movs	r3, #2
  }
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3714      	adds	r7, #20
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
	...

080061e8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80061e8:	b480      	push	{r7}
 80061ea:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80061ec:	4b05      	ldr	r3, [pc, #20]	; (8006204 <HAL_ICACHE_Enable+0x1c>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a04      	ldr	r2, [pc, #16]	; (8006204 <HAL_ICACHE_Enable+0x1c>)
 80061f2:	f043 0301 	orr.w	r3, r3, #1
 80061f6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	40030400 	.word	0x40030400

08006208 <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800620e:	2300      	movs	r3, #0
 8006210:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 8006212:	4b14      	ldr	r3, [pc, #80]	; (8006264 <HAL_ICACHE_Disable+0x5c>)
 8006214:	2202      	movs	r2, #2
 8006216:	60da      	str	r2, [r3, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 8006218:	4b12      	ldr	r3, [pc, #72]	; (8006264 <HAL_ICACHE_Disable+0x5c>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a11      	ldr	r2, [pc, #68]	; (8006264 <HAL_ICACHE_Disable+0x5c>)
 800621e:	f023 0301 	bic.w	r3, r3, #1
 8006222:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006224:	f7fd fa86 	bl	8003734 <HAL_GetTick>
 8006228:	6038      	str	r0, [r7, #0]

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800622a:	e00f      	b.n	800624c <HAL_ICACHE_Disable+0x44>
  {
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
 800622c:	f7fd fa82 	bl	8003734 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b01      	cmp	r3, #1
 8006238:	d908      	bls.n	800624c <HAL_ICACHE_Disable+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800623a:	4b0a      	ldr	r3, [pc, #40]	; (8006264 <HAL_ICACHE_Disable+0x5c>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0301 	and.w	r3, r3, #1
 8006242:	2b00      	cmp	r3, #0
 8006244:	d002      	beq.n	800624c <HAL_ICACHE_Disable+0x44>
      {
        status = HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	71fb      	strb	r3, [r7, #7]
        break;
 800624a:	e005      	b.n	8006258 <HAL_ICACHE_Disable+0x50>
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800624c:	4b05      	ldr	r3, [pc, #20]	; (8006264 <HAL_ICACHE_Disable+0x5c>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0301 	and.w	r3, r3, #1
 8006254:	2b00      	cmp	r3, #0
 8006256:	d1e9      	bne.n	800622c <HAL_ICACHE_Disable+0x24>
      }
    }
  }

  return status;
 8006258:	79fb      	ldrb	r3, [r7, #7]
}
 800625a:	4618      	mov	r0, r3
 800625c:	3708      	adds	r7, #8
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	40030400 	.word	0x40030400

08006268 <HAL_ICACHE_EnableRemapRegion>:
                     This parameter can be a value of @arg @ref ICACHE_Region
  * @param  pRegionConfig  Pointer to structure of ICACHE region configuration parameters
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef  HAL_ICACHE_EnableRemapRegion(uint32_t Region, const ICACHE_RegionConfigTypeDef *const pRegionConfig)
{
 8006268:	b480      	push	{r7}
 800626a:	b087      	sub	sp, #28
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006272:	2300      	movs	r3, #0
 8006274:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ICACHE_REGION_SIZE(pRegionConfig->Size));
  assert_param(IS_ICACHE_REGION_TRAFFIC_ROUTE(pRegionConfig->TrafficRoute));
  assert_param(IS_ICACHE_REGION_OUTPUT_BURST_TYPE(pRegionConfig->OutputBurstType));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8006276:	4b22      	ldr	r3, [pc, #136]	; (8006300 <HAL_ICACHE_EnableRemapRegion+0x98>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <HAL_ICACHE_EnableRemapRegion+0x20>
  {
    status = HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	75fb      	strb	r3, [r7, #23]
 8006286:	e034      	b.n	80062f2 <HAL_ICACHE_EnableRemapRegion+0x8a>
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	009a      	lsls	r2, r3, #2
 800628c:	4b1d      	ldr	r3, [pc, #116]	; (8006304 <HAL_ICACHE_EnableRemapRegion+0x9c>)
 800628e:	4413      	add	r3, r2
 8006290:	613b      	str	r3, [r7, #16]

    /* Check region is not already enabled */
    if ((*p_reg & ICACHE_CRRx_REN) != 0U)
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800629a:	2b00      	cmp	r3, #0
 800629c:	d002      	beq.n	80062a4 <HAL_ICACHE_EnableRemapRegion+0x3c>
    {
      status = HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	75fb      	strb	r3, [r7, #23]
 80062a2:	e026      	b.n	80062f2 <HAL_ICACHE_EnableRemapRegion+0x8a>
      /* Region 8MB:   BaseAddress size 6 bits, RemapAddress size 9 bits  */
      /* Region 16MB:  BaseAddress size 5 bits, RemapAddress size 8 bits  */
      /* Region 32MB:  BaseAddress size 4 bits, RemapAddress size 7 bits  */
      /* Region 64MB:  BaseAddress size 3 bits, RemapAddress size 6 bits  */
      /* Region 128MB: BaseAddress size 2 bits, RemapAddress size 5 bits  */
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	0d5a      	lsrs	r2, r3, #21
               (0xFFU & ~(pRegionConfig->Size - 1U));
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	425b      	negs	r3, r3
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
 80062b0:	4013      	ands	r3, r2
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	60fb      	str	r3, [r7, #12]
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	095a      	lsrs	r2, r3, #5
                ((uint32_t)(0x7FFU & ~(pRegionConfig->Size - 1U)) << ICACHE_CRRx_REMAPADDR_Pos));
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	425b      	negs	r3, r3
 80062c2:	041b      	lsls	r3, r3, #16
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
 80062c4:	401a      	ands	r2, r3
 80062c6:	4b10      	ldr	r3, [pc, #64]	; (8006308 <HAL_ICACHE_EnableRemapRegion+0xa0>)
 80062c8:	4013      	ands	r3, r2
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	60fb      	str	r3, [r7, #12]
      value |= (pRegionConfig->Size << ICACHE_CRRx_RSIZE_Pos) | pRegionConfig->TrafficRoute | \
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	025a      	lsls	r2, r3, #9
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	431a      	orrs	r2, r3
               pRegionConfig->OutputBurstType;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	691b      	ldr	r3, [r3, #16]
      value |= (pRegionConfig->Size << ICACHE_CRRx_RSIZE_Pos) | pRegionConfig->TrafficRoute | \
 80062e0:	4313      	orrs	r3, r2
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	60fb      	str	r3, [r7, #12]
      *p_reg = (value | ICACHE_CRRx_REN);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	601a      	str	r2, [r3, #0]
    }
  }

  return status;
 80062f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	371c      	adds	r7, #28
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr
 8006300:	40030400 	.word	0x40030400
 8006304:	40030420 	.word	0x40030420
 8006308:	07ff0000 	.word	0x07ff0000

0800630c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e0bf      	b.n	800649e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d106      	bne.n	8006338 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f7fc fda0 	bl	8002e78 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2202      	movs	r2, #2
 800633c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	699a      	ldr	r2, [r3, #24]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800634e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	6999      	ldr	r1, [r3, #24]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006364:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	430a      	orrs	r2, r1
 8006372:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6899      	ldr	r1, [r3, #8]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	4b4a      	ldr	r3, [pc, #296]	; (80064a8 <HAL_LTDC_Init+0x19c>)
 8006380:	400b      	ands	r3, r1
 8006382:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	695b      	ldr	r3, [r3, #20]
 8006388:	041b      	lsls	r3, r3, #16
 800638a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	6899      	ldr	r1, [r3, #8]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	699a      	ldr	r2, [r3, #24]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	431a      	orrs	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68d9      	ldr	r1, [r3, #12]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	4b3e      	ldr	r3, [pc, #248]	; (80064a8 <HAL_LTDC_Init+0x19c>)
 80063ae:	400b      	ands	r3, r1
 80063b0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	69db      	ldr	r3, [r3, #28]
 80063b6:	041b      	lsls	r3, r3, #16
 80063b8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68d9      	ldr	r1, [r3, #12]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a1a      	ldr	r2, [r3, #32]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	431a      	orrs	r2, r3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	430a      	orrs	r2, r1
 80063ce:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	6919      	ldr	r1, [r3, #16]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	4b33      	ldr	r3, [pc, #204]	; (80064a8 <HAL_LTDC_Init+0x19c>)
 80063dc:	400b      	ands	r3, r1
 80063de:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e4:	041b      	lsls	r3, r3, #16
 80063e6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6919      	ldr	r1, [r3, #16]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	431a      	orrs	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	6959      	ldr	r1, [r3, #20]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	4b27      	ldr	r3, [pc, #156]	; (80064a8 <HAL_LTDC_Init+0x19c>)
 800640a:	400b      	ands	r3, r1
 800640c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006412:	041b      	lsls	r3, r3, #16
 8006414:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6959      	ldr	r1, [r3, #20]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	431a      	orrs	r2, r3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	430a      	orrs	r2, r1
 800642a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006432:	021b      	lsls	r3, r3, #8
 8006434:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800643c:	041b      	lsls	r3, r3, #16
 800643e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800644e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4313      	orrs	r3, r2
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8006462:	431a      	orrs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	430a      	orrs	r2, r1
 800646a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f042 0206 	orr.w	r2, r2, #6
 800647a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	699a      	ldr	r2, [r3, #24]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f042 0201 	orr.w	r2, r2, #1
 800648a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3710      	adds	r7, #16
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	f000f800 	.word	0xf000f800

080064ac <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ba:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064c2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f003 0304 	and.w	r3, r3, #4
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d023      	beq.n	8006516 <HAL_LTDC_IRQHandler+0x6a>
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	f003 0304 	and.w	r3, r3, #4
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d01e      	beq.n	8006516 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f022 0204 	bic.w	r2, r2, #4
 80064e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2204      	movs	r2, #4
 80064ee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80064f6:	f043 0201 	orr.w	r2, r3, #1
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2204      	movs	r2, #4
 8006504:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 f86f 	bl	80065f4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f003 0302 	and.w	r3, r3, #2
 800651c:	2b00      	cmp	r3, #0
 800651e:	d023      	beq.n	8006568 <HAL_LTDC_IRQHandler+0xbc>
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b00      	cmp	r3, #0
 8006528:	d01e      	beq.n	8006568 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f022 0202 	bic.w	r2, r2, #2
 8006538:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2202      	movs	r2, #2
 8006540:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006548:	f043 0202 	orr.w	r2, r3, #2
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2204      	movs	r2, #4
 8006556:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f846 	bl	80065f4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f003 0301 	and.w	r3, r3, #1
 800656e:	2b00      	cmp	r3, #0
 8006570:	d01b      	beq.n	80065aa <HAL_LTDC_IRQHandler+0xfe>
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	f003 0301 	and.w	r3, r3, #1
 8006578:	2b00      	cmp	r3, #0
 800657a:	d016      	beq.n	80065aa <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f022 0201 	bic.w	r2, r2, #1
 800658a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2201      	movs	r2, #1
 8006592:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 f82f 	bl	8006608 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f003 0308 	and.w	r3, r3, #8
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d01b      	beq.n	80065ec <HAL_LTDC_IRQHandler+0x140>
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	f003 0308 	and.w	r3, r3, #8
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d016      	beq.n	80065ec <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f022 0208 	bic.w	r2, r2, #8
 80065cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2208      	movs	r2, #8
 80065d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 f818 	bl	800661c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80065ec:	bf00      	nop
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006624:	bf00      	nop
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006630:	b5b0      	push	{r4, r5, r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006642:	2b01      	cmp	r3, #1
 8006644:	d101      	bne.n	800664a <HAL_LTDC_ConfigLayer+0x1a>
 8006646:	2302      	movs	r3, #2
 8006648:	e02c      	b.n	80066a4 <HAL_LTDC_ConfigLayer+0x74>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2202      	movs	r2, #2
 8006656:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2134      	movs	r1, #52	; 0x34
 8006660:	fb01 f303 	mul.w	r3, r1, r3
 8006664:	4413      	add	r3, r2
 8006666:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	4614      	mov	r4, r2
 800666e:	461d      	mov	r5, r3
 8006670:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006678:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800667a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800667c:	682b      	ldr	r3, [r5, #0]
 800667e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	68b9      	ldr	r1, [r7, #8]
 8006684:	68f8      	ldr	r0, [r7, #12]
 8006686:	f000 f811 	bl	80066ac <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2201      	movs	r2, #1
 8006690:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80066a2:	2300      	movs	r3, #0
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3710      	adds	r7, #16
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bdb0      	pop	{r4, r5, r7, pc}

080066ac <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b089      	sub	sp, #36	; 0x24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	685a      	ldr	r2, [r3, #4]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	0c1b      	lsrs	r3, r3, #16
 80066c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066c8:	4413      	add	r3, r2
 80066ca:	041b      	lsls	r3, r3, #16
 80066cc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	01db      	lsls	r3, r3, #7
 80066d8:	4413      	add	r3, r2
 80066da:	3384      	adds	r3, #132	; 0x84
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	6812      	ldr	r2, [r2, #0]
 80066e2:	4611      	mov	r1, r2
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	01d2      	lsls	r2, r2, #7
 80066e8:	440a      	add	r2, r1
 80066ea:	3284      	adds	r2, #132	; 0x84
 80066ec:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 80066f0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006702:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006704:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4619      	mov	r1, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	01db      	lsls	r3, r3, #7
 8006710:	440b      	add	r3, r1
 8006712:	3384      	adds	r3, #132	; 0x84
 8006714:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800671a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	68da      	ldr	r2, [r3, #12]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800672a:	4413      	add	r3, r2
 800672c:	041b      	lsls	r3, r3, #16
 800672e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	461a      	mov	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	01db      	lsls	r3, r3, #7
 800673a:	4413      	add	r3, r2
 800673c:	3384      	adds	r3, #132	; 0x84
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	6812      	ldr	r2, [r2, #0]
 8006744:	4611      	mov	r1, r2
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	01d2      	lsls	r2, r2, #7
 800674a:	440a      	add	r2, r1
 800674c:	3284      	adds	r2, #132	; 0x84
 800674e:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 8006752:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006762:	4413      	add	r3, r2
 8006764:	1c5a      	adds	r2, r3, #1
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4619      	mov	r1, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	01db      	lsls	r3, r3, #7
 8006770:	440b      	add	r3, r1
 8006772:	3384      	adds	r3, #132	; 0x84
 8006774:	4619      	mov	r1, r3
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	4313      	orrs	r3, r2
 800677a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	461a      	mov	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	01db      	lsls	r3, r3, #7
 8006786:	4413      	add	r3, r2
 8006788:	3384      	adds	r3, #132	; 0x84
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	6812      	ldr	r2, [r2, #0]
 8006790:	4611      	mov	r1, r2
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	01d2      	lsls	r2, r2, #7
 8006796:	440a      	add	r2, r1
 8006798:	3284      	adds	r2, #132	; 0x84
 800679a:	f023 0307 	bic.w	r3, r3, #7
 800679e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	461a      	mov	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	01db      	lsls	r3, r3, #7
 80067aa:	4413      	add	r3, r2
 80067ac:	3384      	adds	r3, #132	; 0x84
 80067ae:	461a      	mov	r2, r3
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80067bc:	021b      	lsls	r3, r3, #8
 80067be:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80067c6:	041b      	lsls	r3, r3, #16
 80067c8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	699b      	ldr	r3, [r3, #24]
 80067ce:	061b      	lsls	r3, r3, #24
 80067d0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	461a      	mov	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	01db      	lsls	r3, r3, #7
 80067dc:	4413      	add	r3, r2
 80067de:	3384      	adds	r3, #132	; 0x84
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	01db      	lsls	r3, r3, #7
 80067ec:	4413      	add	r3, r2
 80067ee:	3384      	adds	r3, #132	; 0x84
 80067f0:	461a      	mov	r2, r3
 80067f2:	2300      	movs	r3, #0
 80067f4:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80067fc:	461a      	mov	r2, r3
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	431a      	orrs	r2, r3
 8006802:	69bb      	ldr	r3, [r7, #24]
 8006804:	431a      	orrs	r2, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4619      	mov	r1, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	01db      	lsls	r3, r3, #7
 8006810:	440b      	add	r3, r1
 8006812:	3384      	adds	r3, #132	; 0x84
 8006814:	4619      	mov	r1, r3
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	4313      	orrs	r3, r2
 800681a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	461a      	mov	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	01db      	lsls	r3, r3, #7
 8006826:	4413      	add	r3, r2
 8006828:	3384      	adds	r3, #132	; 0x84
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	6812      	ldr	r2, [r2, #0]
 8006830:	4611      	mov	r1, r2
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	01d2      	lsls	r2, r2, #7
 8006836:	440a      	add	r2, r1
 8006838:	3284      	adds	r2, #132	; 0x84
 800683a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800683e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	461a      	mov	r2, r3
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	01db      	lsls	r3, r3, #7
 800684a:	4413      	add	r3, r2
 800684c:	3384      	adds	r3, #132	; 0x84
 800684e:	461a      	mov	r2, r3
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	695b      	ldr	r3, [r3, #20]
 8006854:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	461a      	mov	r2, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	01db      	lsls	r3, r3, #7
 8006860:	4413      	add	r3, r2
 8006862:	3384      	adds	r3, #132	; 0x84
 8006864:	69db      	ldr	r3, [r3, #28]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	6812      	ldr	r2, [r2, #0]
 800686a:	4611      	mov	r1, r2
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	01d2      	lsls	r2, r2, #7
 8006870:	440a      	add	r2, r1
 8006872:	3284      	adds	r2, #132	; 0x84
 8006874:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006878:	f023 0307 	bic.w	r3, r3, #7
 800687c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	69da      	ldr	r2, [r3, #28]
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	68f9      	ldr	r1, [r7, #12]
 8006888:	6809      	ldr	r1, [r1, #0]
 800688a:	4608      	mov	r0, r1
 800688c:	6879      	ldr	r1, [r7, #4]
 800688e:	01c9      	lsls	r1, r1, #7
 8006890:	4401      	add	r1, r0
 8006892:	3184      	adds	r1, #132	; 0x84
 8006894:	4313      	orrs	r3, r2
 8006896:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	461a      	mov	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	01db      	lsls	r3, r3, #7
 80068a2:	4413      	add	r3, r2
 80068a4:	3384      	adds	r3, #132	; 0x84
 80068a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	461a      	mov	r2, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	01db      	lsls	r3, r3, #7
 80068b2:	4413      	add	r3, r2
 80068b4:	3384      	adds	r3, #132	; 0x84
 80068b6:	461a      	mov	r2, r3
 80068b8:	2300      	movs	r3, #0
 80068ba:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	461a      	mov	r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	01db      	lsls	r3, r3, #7
 80068c6:	4413      	add	r3, r2
 80068c8:	3384      	adds	r3, #132	; 0x84
 80068ca:	461a      	mov	r2, r3
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d0:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d102      	bne.n	80068e0 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80068da:	2304      	movs	r3, #4
 80068dc:	61fb      	str	r3, [r7, #28]
 80068de:	e01b      	b.n	8006918 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	691b      	ldr	r3, [r3, #16]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d102      	bne.n	80068ee <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80068e8:	2303      	movs	r3, #3
 80068ea:	61fb      	str	r3, [r7, #28]
 80068ec:	e014      	b.n	8006918 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	2b04      	cmp	r3, #4
 80068f4:	d00b      	beq.n	800690e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	d007      	beq.n	800690e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006902:	2b03      	cmp	r3, #3
 8006904:	d003      	beq.n	800690e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800690a:	2b07      	cmp	r3, #7
 800690c:	d102      	bne.n	8006914 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800690e:	2302      	movs	r3, #2
 8006910:	61fb      	str	r3, [r7, #28]
 8006912:	e001      	b.n	8006918 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006914:	2301      	movs	r3, #1
 8006916:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	461a      	mov	r2, r3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	01db      	lsls	r3, r3, #7
 8006922:	4413      	add	r3, r2
 8006924:	3384      	adds	r3, #132	; 0x84
 8006926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	6812      	ldr	r2, [r2, #0]
 800692c:	4611      	mov	r1, r2
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	01d2      	lsls	r2, r2, #7
 8006932:	440a      	add	r2, r1
 8006934:	3284      	adds	r2, #132	; 0x84
 8006936:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800693a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006940:	69fa      	ldr	r2, [r7, #28]
 8006942:	fb02 f303 	mul.w	r3, r2, r3
 8006946:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	6859      	ldr	r1, [r3, #4]
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	1acb      	subs	r3, r1, r3
 8006952:	69f9      	ldr	r1, [r7, #28]
 8006954:	fb01 f303 	mul.w	r3, r1, r3
 8006958:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800695a:	68f9      	ldr	r1, [r7, #12]
 800695c:	6809      	ldr	r1, [r1, #0]
 800695e:	4608      	mov	r0, r1
 8006960:	6879      	ldr	r1, [r7, #4]
 8006962:	01c9      	lsls	r1, r1, #7
 8006964:	4401      	add	r1, r0
 8006966:	3184      	adds	r1, #132	; 0x84
 8006968:	4313      	orrs	r3, r2
 800696a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	461a      	mov	r2, r3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	01db      	lsls	r3, r3, #7
 8006976:	4413      	add	r3, r2
 8006978:	3384      	adds	r3, #132	; 0x84
 800697a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	6812      	ldr	r2, [r2, #0]
 8006980:	4611      	mov	r1, r2
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	01d2      	lsls	r2, r2, #7
 8006986:	440a      	add	r2, r1
 8006988:	3284      	adds	r2, #132	; 0x84
 800698a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800698e:	f023 0307 	bic.w	r3, r3, #7
 8006992:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	461a      	mov	r2, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	01db      	lsls	r3, r3, #7
 800699e:	4413      	add	r3, r2
 80069a0:	3384      	adds	r3, #132	; 0x84
 80069a2:	461a      	mov	r2, r3
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a8:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	461a      	mov	r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	01db      	lsls	r3, r3, #7
 80069b4:	4413      	add	r3, r2
 80069b6:	3384      	adds	r3, #132	; 0x84
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	6812      	ldr	r2, [r2, #0]
 80069be:	4611      	mov	r1, r2
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	01d2      	lsls	r2, r2, #7
 80069c4:	440a      	add	r2, r1
 80069c6:	3284      	adds	r2, #132	; 0x84
 80069c8:	f043 0301 	orr.w	r3, r3, #1
 80069cc:	6013      	str	r3, [r2, #0]
}
 80069ce:	bf00      	nop
 80069d0:	3724      	adds	r7, #36	; 0x24
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
	...

080069dc <HAL_MDF_Init>:
  *         in the MDF_InitTypeDef structure and initialize the associated handle.
  * @param  hmdf MDF handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_MDF_Init(MDF_HandleTypeDef *hmdf)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069e4:	2300      	movs	r3, #0
 80069e6:	73fb      	strb	r3, [r7, #15]

  /* Check MDF handle */
  if (hmdf == NULL)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d102      	bne.n	80069f4 <HAL_MDF_Init+0x18>
  {
    status = HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	73fb      	strb	r3, [r7, #15]
 80069f2:	e141      	b.n	8006c78 <HAL_MDF_Init+0x29c>
    assert_param(IS_MDF_ALL_INSTANCE(hmdf->Instance));
    assert_param(IS_MDF_FILTER_BITSTREAM(hmdf->Init.FilterBistream));
    assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.SerialInterface.Activation));

    /* Check that instance has not been already initialized */
    if (a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] != NULL)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4618      	mov	r0, r3
 80069fa:	f000 f947 	bl	8006c8c <MDF_GetHandleNumberFromInstance>
 80069fe:	4603      	mov	r3, r0
 8006a00:	4a86      	ldr	r2, [pc, #536]	; (8006c1c <HAL_MDF_Init+0x240>)
 8006a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d002      	beq.n	8006a10 <HAL_MDF_Init+0x34>
    {
      status = HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	73fb      	strb	r3, [r7, #15]
 8006a0e:	e133      	b.n	8006c78 <HAL_MDF_Init+0x29c>
        hmdf->MspInitCallback = HAL_MDF_MspInit;
      }
      hmdf->MspInitCallback(hmdf);
#else /* USE_HAL_MDF_REGISTER_CALLBACKS */
      /* Call MDF MSP init function */
      HAL_MDF_MspInit(hmdf);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7fb fd01 	bl	8002418 <HAL_MDF_MspInit>
#endif /* USE_HAL_MDF_REGISTER_CALLBACKS */

      /* Configure common parameters only for first MDF or ADF instance */
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8006a16:	4b82      	ldr	r3, [pc, #520]	; (8006c20 <HAL_MDF_Init+0x244>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d11d      	bne.n	8006a5a <HAL_MDF_Init+0x7e>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a80      	ldr	r2, [pc, #512]	; (8006c24 <HAL_MDF_Init+0x248>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d023      	beq.n	8006a70 <HAL_MDF_Init+0x94>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a7e      	ldr	r2, [pc, #504]	; (8006c28 <HAL_MDF_Init+0x24c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d01e      	beq.n	8006a70 <HAL_MDF_Init+0x94>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a7d      	ldr	r2, [pc, #500]	; (8006c2c <HAL_MDF_Init+0x250>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d019      	beq.n	8006a70 <HAL_MDF_Init+0x94>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a7b      	ldr	r2, [pc, #492]	; (8006c30 <HAL_MDF_Init+0x254>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d014      	beq.n	8006a70 <HAL_MDF_Init+0x94>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a7a      	ldr	r2, [pc, #488]	; (8006c34 <HAL_MDF_Init+0x258>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d00f      	beq.n	8006a70 <HAL_MDF_Init+0x94>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a78      	ldr	r2, [pc, #480]	; (8006c38 <HAL_MDF_Init+0x25c>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d00a      	beq.n	8006a70 <HAL_MDF_Init+0x94>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8006a5a:	4b78      	ldr	r3, [pc, #480]	; (8006c3c <HAL_MDF_Init+0x260>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	f040 8090 	bne.w	8006b84 <HAL_MDF_Init+0x1a8>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a75      	ldr	r2, [pc, #468]	; (8006c40 <HAL_MDF_Init+0x264>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	f040 808a 	bne.w	8006b84 <HAL_MDF_Init+0x1a8>
      {
        MDF_TypeDef *mdfBase;
        /* Get MDF base according instance */
        mdfBase = (IS_ADF_INSTANCE(hmdf->Instance)) ? ADF1 : MDF1;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a72      	ldr	r2, [pc, #456]	; (8006c40 <HAL_MDF_Init+0x264>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d101      	bne.n	8006a7e <HAL_MDF_Init+0xa2>
 8006a7a:	4b72      	ldr	r3, [pc, #456]	; (8006c44 <HAL_MDF_Init+0x268>)
 8006a7c:	e000      	b.n	8006a80 <HAL_MDF_Init+0xa4>
 8006a7e:	4b72      	ldr	r3, [pc, #456]	; (8006c48 <HAL_MDF_Init+0x26c>)
 8006a80:	60bb      	str	r3, [r7, #8]

        /* Check clock generator status */
        if ((mdfBase->CKGCR & MDF_CKGCR_CCKACTIVE) != 0U)
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	da02      	bge.n	8006a90 <HAL_MDF_Init+0xb4>
        {
          status = HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	73fb      	strb	r3, [r7, #15]
 8006a8e:	e079      	b.n	8006b84 <HAL_MDF_Init+0x1a8>
        }
        else
        {
          /* Configure number of interleaved filters for MDF instance */
          if (IS_MDF_INSTANCE(hmdf->Instance))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a63      	ldr	r2, [pc, #396]	; (8006c24 <HAL_MDF_Init+0x248>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d018      	beq.n	8006acc <HAL_MDF_Init+0xf0>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a62      	ldr	r2, [pc, #392]	; (8006c28 <HAL_MDF_Init+0x24c>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d013      	beq.n	8006acc <HAL_MDF_Init+0xf0>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a60      	ldr	r2, [pc, #384]	; (8006c2c <HAL_MDF_Init+0x250>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d00e      	beq.n	8006acc <HAL_MDF_Init+0xf0>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a5f      	ldr	r2, [pc, #380]	; (8006c30 <HAL_MDF_Init+0x254>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d009      	beq.n	8006acc <HAL_MDF_Init+0xf0>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a5d      	ldr	r2, [pc, #372]	; (8006c34 <HAL_MDF_Init+0x258>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d004      	beq.n	8006acc <HAL_MDF_Init+0xf0>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a5c      	ldr	r2, [pc, #368]	; (8006c38 <HAL_MDF_Init+0x25c>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d10d      	bne.n	8006ae8 <HAL_MDF_Init+0x10c>
          {
            assert_param(IS_MDF_INTERLEAVED_FILTERS(hmdf->Init.CommonParam.InterleavedFilters));
            mdfBase->GCR &= ~(MDF_GCR_ILVNB);
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	601a      	str	r2, [r3, #0]
            mdfBase->GCR |= (hmdf->Init.CommonParam.InterleavedFilters << MDF_GCR_ILVNB_Pos);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	011b      	lsls	r3, r3, #4
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	601a      	str	r2, [r3, #0]

          /* Configure processing clock divider, output clock divider,
             output clock pins and output clock generation trigger */
          assert_param(IS_MDF_PROC_CLOCK_DIVIDER(hmdf->Init.CommonParam.ProcClockDivider));
          assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Activation));
          mdfBase->CKGCR = 0U;
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	2200      	movs	r2, #0
 8006aec:	605a      	str	r2, [r3, #4]
          mdfBase->CKGCR |= ((hmdf->Init.CommonParam.ProcClockDivider - 1U) << MDF_CKGCR_PROCDIV_Pos);
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	685a      	ldr	r2, [r3, #4]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	3b01      	subs	r3, #1
 8006af8:	061b      	lsls	r3, r3, #24
 8006afa:	431a      	orrs	r2, r3
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	605a      	str	r2, [r3, #4]
          if (hmdf->Init.CommonParam.OutputClock.Activation == ENABLE)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	7b1b      	ldrb	r3, [r3, #12]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d137      	bne.n	8006b78 <HAL_MDF_Init+0x19c>
          {
            assert_param(IS_MDF_OUTPUT_CLOCK_PINS(hmdf->Init.CommonParam.OutputClock.Pins));
            assert_param(IS_MDF_OUTPUT_CLOCK_DIVIDER(hmdf->Init.CommonParam.OutputClock.Divider));
            assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Trigger.Activation));
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	695b      	ldr	r3, [r3, #20]
 8006b10:	3b01      	subs	r3, #1
 8006b12:	0419      	lsls	r1, r3, #16
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	691b      	ldr	r3, [r3, #16]
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8006b18:	4319      	orrs	r1, r3
                               (hmdf->Init.CommonParam.OutputClock.Pins >> 4U));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	091b      	lsrs	r3, r3, #4
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8006b20:	430b      	orrs	r3, r1
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8006b22:	431a      	orrs	r2, r3
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	605a      	str	r2, [r3, #4]
            if (hmdf->Init.CommonParam.OutputClock.Trigger.Activation == ENABLE)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	7e1b      	ldrb	r3, [r3, #24]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d123      	bne.n	8006b78 <HAL_MDF_Init+0x19c>
            {
              if (IS_MDF_INSTANCE(hmdf->Instance))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a3b      	ldr	r2, [pc, #236]	; (8006c24 <HAL_MDF_Init+0x248>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d012      	beq.n	8006b60 <HAL_MDF_Init+0x184>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a3a      	ldr	r2, [pc, #232]	; (8006c28 <HAL_MDF_Init+0x24c>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d00d      	beq.n	8006b60 <HAL_MDF_Init+0x184>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a38      	ldr	r2, [pc, #224]	; (8006c2c <HAL_MDF_Init+0x250>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d008      	beq.n	8006b60 <HAL_MDF_Init+0x184>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a37      	ldr	r2, [pc, #220]	; (8006c30 <HAL_MDF_Init+0x254>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d003      	beq.n	8006b60 <HAL_MDF_Init+0x184>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a35      	ldr	r2, [pc, #212]	; (8006c34 <HAL_MDF_Init+0x258>)
 8006b5e:	4293      	cmp	r3, r2
              else /* ADF instance */
              {
                assert_param(IS_ADF_OUTPUT_CLOCK_TRIGGER_SOURCE(hmdf->Init.CommonParam.OutputClock.Trigger.Source));
              }
              assert_param(IS_MDF_OUTPUT_CLOCK_TRIGGER_EDGE(hmdf->Init.CommonParam.OutputClock.Trigger.Edge));
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	685a      	ldr	r2, [r3, #4]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	69d9      	ldr	r1, [r3, #28]
                                 hmdf->Init.CommonParam.OutputClock.Trigger.Edge |
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a1b      	ldr	r3, [r3, #32]
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8006b6c:	430b      	orrs	r3, r1
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	f043 0210 	orr.w	r2, r3, #16
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	605a      	str	r2, [r3, #4]
                                 MDF_CKGCR_CKGMOD);
            }
          }

          /* Activate clock generator */
          mdfBase->CKGCR |= MDF_CKGCR_CKDEN;
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	f043 0201 	orr.w	r2, r3, #1
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	605a      	str	r2, [r3, #4]
        }
      }

      /* Configure serial interface */
      if ((status == HAL_OK) && (hmdf->Init.SerialInterface.Activation == ENABLE))
 8006b84:	7bfb      	ldrb	r3, [r7, #15]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d128      	bne.n	8006bdc <HAL_MDF_Init+0x200>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d123      	bne.n	8006bdc <HAL_MDF_Init+0x200>
      {
        /* Check serial interface status */
        if ((hmdf->Instance->SITFCR & MDF_SITFCR_SITFACTIVE) != 0U)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	da02      	bge.n	8006ba4 <HAL_MDF_Init+0x1c8>
        {
          status = HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	73fb      	strb	r3, [r7, #15]
 8006ba2:	e01b      	b.n	8006bdc <HAL_MDF_Init+0x200>
        {
          /* Configure mode, clock source and threshold */
          assert_param(IS_MDF_SITF_MODE(hmdf->Init.SerialInterface.Mode));
          assert_param(IS_MDF_SITF_CLOCK_SOURCE(hmdf->Init.SerialInterface.ClockSource));
          assert_param(IS_MDF_SITF_THRESHOLD(hmdf->Init.SerialInterface.Threshold));
          hmdf->Instance->SITFCR = 0U;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	601a      	str	r2, [r3, #0]
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	6819      	ldr	r1, [r3, #0]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb6:	021a      	lsls	r2, r3, #8
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8006bbc:	431a      	orrs	r2, r3
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc2:	431a      	orrs	r2, r3
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	430a      	orrs	r2, r1
 8006bca:	601a      	str	r2, [r3, #0]

          /* Activate serial interface */
          hmdf->Instance->SITFCR |= MDF_SITFCR_SITFEN;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f042 0201 	orr.w	r2, r2, #1
 8006bda:	601a      	str	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8006bdc:	7bfb      	ldrb	r3, [r7, #15]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d14a      	bne.n	8006c78 <HAL_MDF_Init+0x29c>
      {
        /* Configure filter bitstream */
        hmdf->Instance->BSMXCR &= ~(MDF_BSMXCR_BSSEL);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f022 021f 	bic.w	r2, r2, #31
 8006bf0:	605a      	str	r2, [r3, #4]
        hmdf->Instance->BSMXCR |= hmdf->Init.FilterBistream;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	6859      	ldr	r1, [r3, #4]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	430a      	orrs	r2, r1
 8006c02:	605a      	str	r2, [r3, #4]

        /* Update instance counter and table */
        if (IS_ADF_INSTANCE(hmdf->Instance))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a0d      	ldr	r2, [pc, #52]	; (8006c40 <HAL_MDF_Init+0x264>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d11e      	bne.n	8006c4c <HAL_MDF_Init+0x270>
        {
          v_adf1InstanceCounter++;
 8006c0e:	4b0b      	ldr	r3, [pc, #44]	; (8006c3c <HAL_MDF_Init+0x260>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	3301      	adds	r3, #1
 8006c14:	4a09      	ldr	r2, [pc, #36]	; (8006c3c <HAL_MDF_Init+0x260>)
 8006c16:	6013      	str	r3, [r2, #0]
 8006c18:	e01d      	b.n	8006c56 <HAL_MDF_Init+0x27a>
 8006c1a:	bf00      	nop
 8006c1c:	2000147c 	.word	0x2000147c
 8006c20:	20001474 	.word	0x20001474
 8006c24:	40025080 	.word	0x40025080
 8006c28:	40025100 	.word	0x40025100
 8006c2c:	40025180 	.word	0x40025180
 8006c30:	40025200 	.word	0x40025200
 8006c34:	40025280 	.word	0x40025280
 8006c38:	40025300 	.word	0x40025300
 8006c3c:	20001478 	.word	0x20001478
 8006c40:	46024080 	.word	0x46024080
 8006c44:	46024000 	.word	0x46024000
 8006c48:	40025000 	.word	0x40025000
        }
        else /* MDF instance */
        {
          v_mdf1InstanceCounter++;
 8006c4c:	4b0d      	ldr	r3, [pc, #52]	; (8006c84 <HAL_MDF_Init+0x2a8>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	3301      	adds	r3, #1
 8006c52:	4a0c      	ldr	r2, [pc, #48]	; (8006c84 <HAL_MDF_Init+0x2a8>)
 8006c54:	6013      	str	r3, [r2, #0]
        }
        a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] = hmdf;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f000 f816 	bl	8006c8c <MDF_GetHandleNumberFromInstance>
 8006c60:	4602      	mov	r2, r0
 8006c62:	4909      	ldr	r1, [pc, #36]	; (8006c88 <HAL_MDF_Init+0x2ac>)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Update error code and state */
        hmdf->ErrorCode = MDF_ERROR_NONE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	641a      	str	r2, [r3, #64]	; 0x40
        hmdf->State     = HAL_MDF_STATE_READY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      }
    }
  }

  /* Return function status */
  return status;
 8006c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	20001474 	.word	0x20001474
 8006c88:	2000147c 	.word	0x2000147c

08006c8c <MDF_GetHandleNumberFromInstance>:
  * @brief  This function allows to get the handle number from instance.
  * @param  pInstance MDF instance.
  * @retval Instance number.
  */
static uint32_t MDF_GetHandleNumberFromInstance(const MDF_Filter_TypeDef *const pInstance)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b085      	sub	sp, #20
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t handle_number;

  /* Get handle number from instance */
  if (pInstance == MDF1_Filter0)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a19      	ldr	r2, [pc, #100]	; (8006cfc <MDF_GetHandleNumberFromInstance+0x70>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d102      	bne.n	8006ca2 <MDF_GetHandleNumberFromInstance+0x16>
  {
    handle_number = 0U;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	60fb      	str	r3, [r7, #12]
 8006ca0:	e024      	b.n	8006cec <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter1)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a16      	ldr	r2, [pc, #88]	; (8006d00 <MDF_GetHandleNumberFromInstance+0x74>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d102      	bne.n	8006cb0 <MDF_GetHandleNumberFromInstance+0x24>
  {
    handle_number = 1U;
 8006caa:	2301      	movs	r3, #1
 8006cac:	60fb      	str	r3, [r7, #12]
 8006cae:	e01d      	b.n	8006cec <MDF_GetHandleNumberFromInstance+0x60>
  }
#if !defined(STM32U535xx) && !defined(STM32U545xx)
  else if (pInstance == MDF1_Filter2)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a14      	ldr	r2, [pc, #80]	; (8006d04 <MDF_GetHandleNumberFromInstance+0x78>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d102      	bne.n	8006cbe <MDF_GetHandleNumberFromInstance+0x32>
  {
    handle_number = 2U;
 8006cb8:	2302      	movs	r3, #2
 8006cba:	60fb      	str	r3, [r7, #12]
 8006cbc:	e016      	b.n	8006cec <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter3)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a11      	ldr	r2, [pc, #68]	; (8006d08 <MDF_GetHandleNumberFromInstance+0x7c>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d102      	bne.n	8006ccc <MDF_GetHandleNumberFromInstance+0x40>
  {
    handle_number = 3U;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	60fb      	str	r3, [r7, #12]
 8006cca:	e00f      	b.n	8006cec <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter4)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a0f      	ldr	r2, [pc, #60]	; (8006d0c <MDF_GetHandleNumberFromInstance+0x80>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d102      	bne.n	8006cda <MDF_GetHandleNumberFromInstance+0x4e>
  {
    handle_number = 4U;
 8006cd4:	2304      	movs	r3, #4
 8006cd6:	60fb      	str	r3, [r7, #12]
 8006cd8:	e008      	b.n	8006cec <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter5)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a0c      	ldr	r2, [pc, #48]	; (8006d10 <MDF_GetHandleNumberFromInstance+0x84>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d102      	bne.n	8006ce8 <MDF_GetHandleNumberFromInstance+0x5c>
  {
    handle_number = 5U;
 8006ce2:	2305      	movs	r3, #5
 8006ce4:	60fb      	str	r3, [r7, #12]
 8006ce6:	e001      	b.n	8006cec <MDF_GetHandleNumberFromInstance+0x60>
  }
  else /* ADF1_Filter0 */
  {
    handle_number = 6U;
 8006ce8:	2306      	movs	r3, #6
 8006cea:	60fb      	str	r3, [r7, #12]
  {
    handle_number = 2U;
  }
#endif /* !defined(STM32U535xx) && !defined(STM32U545xx) */

  return handle_number;
 8006cec:	68fb      	ldr	r3, [r7, #12]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3714      	adds	r7, #20
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	40025080 	.word	0x40025080
 8006d00:	40025100 	.word	0x40025100
 8006d04:	40025180 	.word	0x40025180
 8006d08:	40025200 	.word	0x40025200
 8006d0c:	40025280 	.word	0x40025280
 8006d10:	40025300 	.word	0x40025300

08006d14 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f043 0201 	orr.w	r2, r3, #1
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	601a      	str	r2, [r3, #0]
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af02      	add	r7, sp, #8
 8006d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8006d40:	f7fc fcf8 	bl	8003734 <HAL_GetTick>
 8006d44:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d102      	bne.n	8006d52 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	73fb      	strb	r3, [r7, #15]
 8006d50:	e0a5      	b.n	8006e9e <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	655a      	str	r2, [r3, #84]	; 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f040 809e 	bne.w	8006e9e <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f7fc f8de 	bl	8002f24 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8006d68:	f241 3188 	movw	r1, #5000	; 0x1388
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f000 fae3 	bl	8007338 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	4b4b      	ldr	r3, [pc, #300]	; (8006ea8 <HAL_OSPI_Init+0x174>)
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	68d1      	ldr	r1, [r2, #12]
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6912      	ldr	r2, [r2, #16]
 8006d84:	3a01      	subs	r2, #1
 8006d86:	0412      	lsls	r2, r2, #16
 8006d88:	4311      	orrs	r1, r2
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	6952      	ldr	r2, [r2, #20]
 8006d8e:	3a01      	subs	r2, #1
 8006d90:	0212      	lsls	r2, r2, #8
 8006d92:	4311      	orrs	r1, r2
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006d98:	4311      	orrs	r1, r2
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	69d2      	ldr	r2, [r2, #28]
 8006d9e:	4311      	orrs	r1, r2
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	6812      	ldr	r2, [r2, #0]
 8006da4:	430b      	orrs	r3, r1
 8006da6:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a1a      	ldr	r2, [r3, #32]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dc2:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006dd8:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	3b01      	subs	r3, #1
 8006dea:	021a      	lsls	r2, r3, #8
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	430a      	orrs	r2, r1
 8006df2:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	2120      	movs	r1, #32
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 ffd7 	bl	8007db4 <OSPI_WaitFlagStateUntilTimeout>
 8006e06:	4603      	mov	r3, r0
 8006e08:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006e0a:	7bfb      	ldrb	r3, [r7, #15]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d146      	bne.n	8006e9e <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1e:	1e5a      	subs	r2, r3, #1
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	430a      	orrs	r2, r1
 8006e26:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	689a      	ldr	r2, [r3, #8]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006e46:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e52:	431a      	orrs	r2, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f042 0201 	orr.w	r2, r2, #1
 8006e6c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d107      	bne.n	8006e86 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	689a      	ldr	r2, [r3, #8]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f042 0202 	orr.w	r2, r2, #2
 8006e84:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e8e:	d103      	bne.n	8006e98 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	651a      	str	r2, [r3, #80]	; 0x50
 8006e96:	e002      	b.n	8006e9e <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	651a      	str	r2, [r3, #80]	; 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8006e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3710      	adds	r7, #16
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	f8e0c0f4 	.word	0xf8e0c0f4

08006eac <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b086      	sub	sp, #24
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	3350      	adds	r3, #80	; 0x50
 8006eba:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ed0:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	f003 0304 	and.w	r3, r3, #4
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d03a      	beq.n	8006f52 <HAL_OSPI_IRQHandler+0xa6>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d035      	beq.n	8006f52 <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	2b18      	cmp	r3, #24
 8006eea:	d10f      	bne.n	8006f0c <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef0:	781a      	ldrb	r2, [r3, #0]
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	641a      	str	r2, [r3, #64]	; 0x40
      hospi->XferCount--;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f04:	1e5a      	subs	r2, r3, #1
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	649a      	str	r2, [r3, #72]	; 0x48
 8006f0a:	e012      	b.n	8006f32 <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	2b28      	cmp	r3, #40	; 0x28
 8006f10:	d10f      	bne.n	8006f32 <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f16:	697a      	ldr	r2, [r7, #20]
 8006f18:	7812      	ldrb	r2, [r2, #0]
 8006f1a:	b2d2      	uxtb	r2, r2
 8006f1c:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f22:	1c5a      	adds	r2, r3, #1
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	641a      	str	r2, [r3, #64]	; 0x40
      hospi->XferCount--;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f2c:	1e5a      	subs	r2, r3, #1
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	649a      	str	r2, [r3, #72]	; 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d107      	bne.n	8006f4a <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006f48:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f943 	bl	80071d6 <HAL_OSPI_FifoThresholdCallback>
 8006f50:	e0e7      	b.n	8007122 <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f003 0302 	and.w	r3, r3, #2
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d067      	beq.n	800702c <HAL_OSPI_IRQHandler+0x180>
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d062      	beq.n	800702c <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	2b28      	cmp	r3, #40	; 0x28
 8006f6a:	d131      	bne.n	8006fd0 <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d015      	beq.n	8006fa0 <HAL_OSPI_IRQHandler+0xf4>
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d010      	beq.n	8006fa0 <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	7812      	ldrb	r2, [r2, #0]
 8006f86:	b2d2      	uxtb	r2, r2
 8006f88:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8e:	1c5a      	adds	r2, r3, #1
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	641a      	str	r2, [r3, #64]	; 0x40
        hospi->XferCount--;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f98:	1e5a      	subs	r2, r3, #1
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	649a      	str	r2, [r3, #72]	; 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 8006f9e:	e0bd      	b.n	800711c <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f040 80b9 	bne.w	800711c <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2202      	movs	r2, #2
 8006fb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8006fc0:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2202      	movs	r2, #2
 8006fc6:	651a      	str	r2, [r3, #80]	; 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 f918 	bl	80071fe <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 8006fce:	e0a5      	b.n	800711c <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	2202      	movs	r2, #2
 8006fd6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8006fe6:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2202      	movs	r2, #2
 8006fec:	651a      	str	r2, [r3, #80]	; 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	2b18      	cmp	r3, #24
 8006ff2:	d103      	bne.n	8006ffc <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 f90c 	bl	8007212 <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 8006ffa:	e08f      	b.n	800711c <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	2b08      	cmp	r3, #8
 8007000:	d103      	bne.n	800700a <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 f8f1 	bl	80071ea <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 8007008:	e088      	b.n	800711c <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007010:	f040 8084 	bne.w	800711c <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007018:	2b00      	cmp	r3, #0
 800701a:	d103      	bne.n	8007024 <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 f8d0 	bl	80071c2 <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 8007022:	e07b      	b.n	800711c <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 f8c2 	bl	80071ae <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800702a:	e077      	b.n	800711c <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d01e      	beq.n	8007074 <HAL_OSPI_IRQHandler+0x1c8>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800703c:	2b00      	cmp	r3, #0
 800703e:	d019      	beq.n	8007074 <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2208      	movs	r2, #8
 8007046:	625a      	str	r2, [r3, #36]	; 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00a      	beq.n	800706c <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8007064:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2202      	movs	r2, #2
 800706a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f8da 	bl	8007226 <HAL_OSPI_StatusMatchCallback>
 8007072:	e056      	b.n	8007122 <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	2b00      	cmp	r3, #0
 800707c:	d03c      	beq.n	80070f8 <HAL_OSPI_IRQHandler+0x24c>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007084:	2b00      	cmp	r3, #0
 8007086:	d037      	beq.n	80070f8 <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2201      	movs	r2, #1
 800708e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800709e:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2202      	movs	r2, #2
 80070a4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 0304 	and.w	r3, r3, #4
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d01a      	beq.n	80070ea <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f022 0204 	bic.w	r2, r2, #4
 80070c2:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hdma->XferAbortCallback = OSPI_DMAAbortCplt;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070c8:	4a18      	ldr	r2, [pc, #96]	; (800712c <HAL_OSPI_IRQHandler+0x280>)
 80070ca:	66da      	str	r2, [r3, #108]	; 0x6c
      if (HAL_DMA_Abort_IT(hospi->hdma) != HAL_OK)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7fc fe58 	bl	8003d86 <HAL_DMA_Abort_IT>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d021      	beq.n	8007120 <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2202      	movs	r2, #2
 80070e0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 f863 	bl	80071ae <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 80070e8:	e01a      	b.n	8007120 <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2202      	movs	r2, #2
 80070ee:	651a      	str	r2, [r3, #80]	; 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 f85c 	bl	80071ae <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 80070f6:	e013      	b.n	8007120 <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	f003 0310 	and.w	r3, r3, #16
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00f      	beq.n	8007122 <HAL_OSPI_IRQHandler+0x276>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d00a      	beq.n	8007122 <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2210      	movs	r2, #16
 8007112:	625a      	str	r2, [r3, #36]	; 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 f890 	bl	800723a <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800711a:	e002      	b.n	8007122 <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800711c:	bf00      	nop
 800711e:	e000      	b.n	8007122 <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 8007120:	bf00      	nop
}
 8007122:	bf00      	nop
 8007124:	3718      	adds	r7, #24
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	08007d3d 	.word	0x08007d3d

08007130 <HAL_OSPI_HyperbusCfg>:
  * @param  cfg     : Structure containing the Hyperbus configuration
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_HyperbusCfg(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCfgTypeDef *cfg, uint32_t Timeout)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b08a      	sub	sp, #40	; 0x28
 8007134:	af02      	add	r7, sp, #8
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800713c:	f7fc fafa 	bl	8003734 <HAL_GetTick>
 8007140:	61b8      	str	r0, [r7, #24]
  assert_param(IS_OSPI_ACCESS_TIME(cfg->AccessTime));
  assert_param(IS_OSPI_WRITE_ZERO_LATENCY(cfg->WriteZeroLatency));
  assert_param(IS_OSPI_LATENCY_MODE(cfg->LatencyMode));

  /* Check the state of the driver */
  state = hospi->State;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007146:	617b      	str	r3, [r7, #20]
  if ((state == HAL_OSPI_STATE_HYPERBUS_INIT) || (state == HAL_OSPI_STATE_READY))
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	2b01      	cmp	r3, #1
 800714c:	d002      	beq.n	8007154 <HAL_OSPI_HyperbusCfg+0x24>
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2b02      	cmp	r3, #2
 8007152:	d122      	bne.n	800719a <HAL_OSPI_HyperbusCfg+0x6a>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	9300      	str	r3, [sp, #0]
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	2200      	movs	r2, #0
 800715c:	2120      	movs	r1, #32
 800715e:	68f8      	ldr	r0, [r7, #12]
 8007160:	f000 fe28 	bl	8007db4 <OSPI_WaitFlagStateUntilTimeout>
 8007164:	4603      	mov	r3, r0
 8007166:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8007168:	7ffb      	ldrb	r3, [r7, #31]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d11a      	bne.n	80071a4 <HAL_OSPI_HyperbusCfg+0x74>
    {
      /* Configure Hyperbus configuration Latency register */
      WRITE_REG(hospi->Instance->HLCR, ((cfg->RWRecoveryTime << OCTOSPI_HLCR_TRWR_Pos) |
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	041a      	lsls	r2, r3, #16
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	021b      	lsls	r3, r3, #8
 800717a:	431a      	orrs	r2, r3
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	ea42 0103 	orr.w	r1, r2, r3
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	68da      	ldr	r2, [r3, #12]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	430a      	orrs	r2, r1
 800718e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                                        (cfg->AccessTime << OCTOSPI_HLCR_TACC_Pos)     |
                                        cfg->WriteZeroLatency | cfg->LatencyMode));

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_READY;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2202      	movs	r2, #2
 8007196:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8007198:	e004      	b.n	80071a4 <HAL_OSPI_HyperbusCfg+0x74>
    }
  }
  else
  {
    status = HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2210      	movs	r2, #16
 80071a2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Return function status */
  return status;
 80071a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3720      	adds	r7, #32
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b083      	sub	sp, #12
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
 80071b6:	bf00      	nop
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr

080071c2 <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b083      	sub	sp, #12
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
 80071ca:	bf00      	nop
 80071cc:	370c      	adds	r7, #12
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr

080071d6 <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b083      	sub	sp, #12
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 80071de:	bf00      	nop
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b083      	sub	sp, #12
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
 80071f2:	bf00      	nop
 80071f4:	370c      	adds	r7, #12
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr

080071fe <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 80071fe:	b480      	push	{r7}
 8007200:	b083      	sub	sp, #12
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
 8007206:	bf00      	nop
 8007208:	370c      	adds	r7, #12
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 8007212:	b480      	push	{r7}
 8007214:	b083      	sub	sp, #12
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
 800721a:	bf00      	nop
 800721c:	370c      	adds	r7, #12
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr

08007226 <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
 8007226:	b480      	push	{r7}
 8007228:	b083      	sub	sp, #12
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800722e:	bf00      	nop
 8007230:	370c      	adds	r7, #12
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr

0800723a <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
 800723a:	b480      	push	{r7}
 800723c:	b083      	sub	sp, #12
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
 8007242:	bf00      	nop
 8007244:	370c      	adds	r7, #12
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr

0800724e <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b088      	sub	sp, #32
 8007252:	af02      	add	r7, sp, #8
 8007254:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007256:	2300      	movs	r3, #0
 8007258:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800725a:	f7fc fa6b 	bl	8003734 <HAL_GetTick>
 800725e:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007264:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f003 0308 	and.w	r3, r3, #8
 800726c:	2b00      	cmp	r3, #0
 800726e:	d104      	bne.n	800727a <HAL_OSPI_Abort+0x2c>
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f003 0304 	and.w	r3, r3, #4
 8007276:	2b00      	cmp	r3, #0
 8007278:	d052      	beq.n	8007320 <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0304 	and.w	r3, r3, #4
 8007284:	2b00      	cmp	r3, #0
 8007286:	d014      	beq.n	80072b2 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 0204 	bic.w	r2, r2, #4
 8007296:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800729c:	4618      	mov	r0, r3
 800729e:	f7fc fcf6 	bl	8003c8e <HAL_DMA_Abort>
 80072a2:	4603      	mov	r3, r0
 80072a4:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 80072a6:	7dfb      	ldrb	r3, [r7, #23]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d002      	beq.n	80072b2 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2204      	movs	r2, #4
 80072b0:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6a1b      	ldr	r3, [r3, #32]
 80072b8:	f003 0320 	and.w	r3, r3, #32
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d02b      	beq.n	8007318 <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f042 0202 	orr.w	r2, r2, #2
 80072ce:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072d4:	9300      	str	r3, [sp, #0]
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	2201      	movs	r2, #1
 80072da:	2102      	movs	r1, #2
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 fd69 	bl	8007db4 <OSPI_WaitFlagStateUntilTimeout>
 80072e2:	4603      	mov	r3, r0
 80072e4:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80072e6:	7dfb      	ldrb	r3, [r7, #23]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d11f      	bne.n	800732c <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2202      	movs	r2, #2
 80072f2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	2200      	movs	r2, #0
 80072fe:	2120      	movs	r1, #32
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 fd57 	bl	8007db4 <OSPI_WaitFlagStateUntilTimeout>
 8007306:	4603      	mov	r3, r0
 8007308:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800730a:	7dfb      	ldrb	r3, [r7, #23]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d10d      	bne.n	800732c <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2202      	movs	r2, #2
 8007314:	651a      	str	r2, [r3, #80]	; 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8007316:	e009      	b.n	800732c <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2202      	movs	r2, #2
 800731c:	651a      	str	r2, [r3, #80]	; 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800731e:	e005      	b.n	800732c <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2210      	movs	r2, #16
 8007328:	655a      	str	r2, [r3, #84]	; 0x54
 800732a:	e000      	b.n	800732e <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800732c:	bf00      	nop
  }

  /* Return function status */
  return status;
 800732e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007330:	4618      	mov	r0, r3
 8007332:	3718      	adds	r7, #24
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	683a      	ldr	r2, [r7, #0]
 8007346:	659a      	str	r2, [r3, #88]	; 0x58
  return HAL_OK;
 8007348:	2300      	movs	r3, #0
}
 800734a:	4618      	mov	r0, r3
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr
	...

08007358 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b094      	sub	sp, #80	; 0x50
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007364:	2300      	movs	r3, #0
 8007366:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800736a:	2300      	movs	r3, #0
 800736c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a9d      	ldr	r2, [pc, #628]	; (80075ec <HAL_OSPIM_Config+0x294>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d105      	bne.n	8007386 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800737a:	2300      	movs	r3, #0
 800737c:	64bb      	str	r3, [r7, #72]	; 0x48
    other_instance = 1U;
 800737e:	2301      	movs	r3, #1
 8007380:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8007384:	e004      	b.n	8007390 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8007386:	2301      	movs	r3, #1
 8007388:	64bb      	str	r3, [r7, #72]	; 0x48
    other_instance = 0U;
 800738a:	2300      	movs	r3, #0
 800738c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8007390:	2300      	movs	r3, #0
 8007392:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007396:	e01d      	b.n	80073d4 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8007398:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800739c:	3301      	adds	r3, #1
 800739e:	b2d8      	uxtb	r0, r3
 80073a0:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80073a4:	f107 0114 	add.w	r1, r7, #20
 80073a8:	4613      	mov	r3, r2
 80073aa:	005b      	lsls	r3, r3, #1
 80073ac:	4413      	add	r3, r2
 80073ae:	00db      	lsls	r3, r3, #3
 80073b0:	440b      	add	r3, r1
 80073b2:	4619      	mov	r1, r3
 80073b4:	f000 fd3e 	bl	8007e34 <OSPIM_GetConfig>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d005      	beq.n	80073ca <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2208      	movs	r2, #8
 80073c8:	655a      	str	r2, [r3, #84]	; 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80073ca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80073ce:	3301      	adds	r3, #1
 80073d0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80073d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d9dd      	bls.n	8007398 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 80073dc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	f040 849e 	bne.w	8007d22 <HAL_OSPIM_Config+0x9ca>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80073e6:	4b81      	ldr	r3, [pc, #516]	; (80075ec <HAL_OSPIM_Config+0x294>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00b      	beq.n	800740a <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80073f2:	4b7e      	ldr	r3, [pc, #504]	; (80075ec <HAL_OSPIM_Config+0x294>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a7d      	ldr	r2, [pc, #500]	; (80075ec <HAL_OSPIM_Config+0x294>)
 80073f8:	f023 0301 	bic.w	r3, r3, #1
 80073fc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80073fe:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007402:	f043 0301 	orr.w	r3, r3, #1
 8007406:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800740a:	4b79      	ldr	r3, [pc, #484]	; (80075f0 <HAL_OSPIM_Config+0x298>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f003 0301 	and.w	r3, r3, #1
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00b      	beq.n	800742e <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8007416:	4b76      	ldr	r3, [pc, #472]	; (80075f0 <HAL_OSPIM_Config+0x298>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a75      	ldr	r2, [pc, #468]	; (80075f0 <HAL_OSPIM_Config+0x298>)
 800741c:	f023 0301 	bic.w	r3, r3, #1
 8007420:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8007422:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007426:	f043 0302 	orr.w	r3, r3, #2
 800742a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800742e:	4971      	ldr	r1, [pc, #452]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 8007430:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007432:	4613      	mov	r3, r2
 8007434:	005b      	lsls	r3, r3, #1
 8007436:	4413      	add	r3, r2
 8007438:	00db      	lsls	r3, r3, #3
 800743a:	3350      	adds	r3, #80	; 0x50
 800743c:	443b      	add	r3, r7
 800743e:	3b34      	subs	r3, #52	; 0x34
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	3b01      	subs	r3, #1
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	440b      	add	r3, r1
 8007448:	6859      	ldr	r1, [r3, #4]
 800744a:	486a      	ldr	r0, [pc, #424]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 800744c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800744e:	4613      	mov	r3, r2
 8007450:	005b      	lsls	r3, r3, #1
 8007452:	4413      	add	r3, r2
 8007454:	00db      	lsls	r3, r3, #3
 8007456:	3350      	adds	r3, #80	; 0x50
 8007458:	443b      	add	r3, r7
 800745a:	3b34      	subs	r3, #52	; 0x34
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	3b01      	subs	r3, #1
 8007460:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	4403      	add	r3, r0
 8007468:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800746a:	4b62      	ldr	r3, [pc, #392]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0301 	and.w	r3, r3, #1
 8007472:	2b00      	cmp	r3, #0
 8007474:	f000 80c0 	beq.w	80075f8 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8007478:	4b5e      	ldr	r3, [pc, #376]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a5d      	ldr	r2, [pc, #372]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 800747e:	f023 0301 	bic.w	r3, r3, #1
 8007482:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8007484:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8007488:	2b01      	cmp	r3, #1
 800748a:	f040 8162 	bne.w	8007752 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800748e:	4959      	ldr	r1, [pc, #356]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 8007490:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007494:	4613      	mov	r3, r2
 8007496:	005b      	lsls	r3, r3, #1
 8007498:	4413      	add	r3, r2
 800749a:	00db      	lsls	r3, r3, #3
 800749c:	3350      	adds	r3, #80	; 0x50
 800749e:	443b      	add	r3, r7
 80074a0:	3b3c      	subs	r3, #60	; 0x3c
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3b01      	subs	r3, #1
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	440b      	add	r3, r1
 80074aa:	6859      	ldr	r1, [r3, #4]
 80074ac:	4851      	ldr	r0, [pc, #324]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 80074ae:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80074b2:	4613      	mov	r3, r2
 80074b4:	005b      	lsls	r3, r3, #1
 80074b6:	4413      	add	r3, r2
 80074b8:	00db      	lsls	r3, r3, #3
 80074ba:	3350      	adds	r3, #80	; 0x50
 80074bc:	443b      	add	r3, r7
 80074be:	3b3c      	subs	r3, #60	; 0x3c
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	3b01      	subs	r3, #1
 80074c4:	f041 0202 	orr.w	r2, r1, #2
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	4403      	add	r3, r0
 80074cc:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80074ce:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80074d2:	4613      	mov	r3, r2
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	4413      	add	r3, r2
 80074d8:	00db      	lsls	r3, r3, #3
 80074da:	3350      	adds	r3, #80	; 0x50
 80074dc:	443b      	add	r3, r7
 80074de:	3b38      	subs	r3, #56	; 0x38
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d01f      	beq.n	8007526 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 80074e6:	4943      	ldr	r1, [pc, #268]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 80074e8:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80074ec:	4613      	mov	r3, r2
 80074ee:	005b      	lsls	r3, r3, #1
 80074f0:	4413      	add	r3, r2
 80074f2:	00db      	lsls	r3, r3, #3
 80074f4:	3350      	adds	r3, #80	; 0x50
 80074f6:	443b      	add	r3, r7
 80074f8:	3b38      	subs	r3, #56	; 0x38
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	3b01      	subs	r3, #1
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	440b      	add	r3, r1
 8007502:	6859      	ldr	r1, [r3, #4]
 8007504:	483b      	ldr	r0, [pc, #236]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 8007506:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800750a:	4613      	mov	r3, r2
 800750c:	005b      	lsls	r3, r3, #1
 800750e:	4413      	add	r3, r2
 8007510:	00db      	lsls	r3, r3, #3
 8007512:	3350      	adds	r3, #80	; 0x50
 8007514:	443b      	add	r3, r7
 8007516:	3b38      	subs	r3, #56	; 0x38
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	3b01      	subs	r3, #1
 800751c:	f041 0220 	orr.w	r2, r1, #32
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	4403      	add	r3, r0
 8007524:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8007526:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800752a:	4613      	mov	r3, r2
 800752c:	005b      	lsls	r3, r3, #1
 800752e:	4413      	add	r3, r2
 8007530:	00db      	lsls	r3, r3, #3
 8007532:	3350      	adds	r3, #80	; 0x50
 8007534:	443b      	add	r3, r7
 8007536:	3b30      	subs	r3, #48	; 0x30
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d023      	beq.n	8007586 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800753e:	492d      	ldr	r1, [pc, #180]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 8007540:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007544:	4613      	mov	r3, r2
 8007546:	005b      	lsls	r3, r3, #1
 8007548:	4413      	add	r3, r2
 800754a:	00db      	lsls	r3, r3, #3
 800754c:	3350      	adds	r3, #80	; 0x50
 800754e:	443b      	add	r3, r7
 8007550:	3b30      	subs	r3, #48	; 0x30
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	3b01      	subs	r3, #1
 8007556:	f003 0301 	and.w	r3, r3, #1
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	440b      	add	r3, r1
 800755e:	6859      	ldr	r1, [r3, #4]
 8007560:	4824      	ldr	r0, [pc, #144]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 8007562:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007566:	4613      	mov	r3, r2
 8007568:	005b      	lsls	r3, r3, #1
 800756a:	4413      	add	r3, r2
 800756c:	00db      	lsls	r3, r3, #3
 800756e:	3350      	adds	r3, #80	; 0x50
 8007570:	443b      	add	r3, r7
 8007572:	3b30      	subs	r3, #48	; 0x30
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	3b01      	subs	r3, #1
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	f441 2280 	orr.w	r2, r1, #262144	; 0x40000
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	4403      	add	r3, r0
 8007584:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007586:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800758a:	4613      	mov	r3, r2
 800758c:	005b      	lsls	r3, r3, #1
 800758e:	4413      	add	r3, r2
 8007590:	00db      	lsls	r3, r3, #3
 8007592:	3350      	adds	r3, #80	; 0x50
 8007594:	443b      	add	r3, r7
 8007596:	3b2c      	subs	r3, #44	; 0x2c
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	f000 80d9 	beq.w	8007752 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 80075a0:	4914      	ldr	r1, [pc, #80]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 80075a2:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80075a6:	4613      	mov	r3, r2
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	4413      	add	r3, r2
 80075ac:	00db      	lsls	r3, r3, #3
 80075ae:	3350      	adds	r3, #80	; 0x50
 80075b0:	443b      	add	r3, r7
 80075b2:	3b2c      	subs	r3, #44	; 0x2c
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	3b01      	subs	r3, #1
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	440b      	add	r3, r1
 80075c0:	6859      	ldr	r1, [r3, #4]
 80075c2:	480c      	ldr	r0, [pc, #48]	; (80075f4 <HAL_OSPIM_Config+0x29c>)
 80075c4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80075c8:	4613      	mov	r3, r2
 80075ca:	005b      	lsls	r3, r3, #1
 80075cc:	4413      	add	r3, r2
 80075ce:	00db      	lsls	r3, r3, #3
 80075d0:	3350      	adds	r3, #80	; 0x50
 80075d2:	443b      	add	r3, r7
 80075d4:	3b2c      	subs	r3, #44	; 0x2c
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3b01      	subs	r3, #1
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	f041 6280 	orr.w	r2, r1, #67108864	; 0x4000000
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4403      	add	r3, r0
 80075e6:	605a      	str	r2, [r3, #4]
 80075e8:	e0b3      	b.n	8007752 <HAL_OSPIM_Config+0x3fa>
 80075ea:	bf00      	nop
 80075ec:	420d1400 	.word	0x420d1400
 80075f0:	420d2400 	.word	0x420d2400
 80075f4:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 80075f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80075fa:	4613      	mov	r3, r2
 80075fc:	005b      	lsls	r3, r3, #1
 80075fe:	4413      	add	r3, r2
 8007600:	00db      	lsls	r3, r3, #3
 8007602:	3350      	adds	r3, #80	; 0x50
 8007604:	443b      	add	r3, r7
 8007606:	3b3c      	subs	r3, #60	; 0x3c
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	f000 80a1 	beq.w	8007752 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8007610:	4993      	ldr	r1, [pc, #588]	; (8007860 <HAL_OSPIM_Config+0x508>)
 8007612:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007614:	4613      	mov	r3, r2
 8007616:	005b      	lsls	r3, r3, #1
 8007618:	4413      	add	r3, r2
 800761a:	00db      	lsls	r3, r3, #3
 800761c:	3350      	adds	r3, #80	; 0x50
 800761e:	443b      	add	r3, r7
 8007620:	3b3c      	subs	r3, #60	; 0x3c
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	3b01      	subs	r3, #1
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	440b      	add	r3, r1
 800762a:	6859      	ldr	r1, [r3, #4]
 800762c:	488c      	ldr	r0, [pc, #560]	; (8007860 <HAL_OSPIM_Config+0x508>)
 800762e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007630:	4613      	mov	r3, r2
 8007632:	005b      	lsls	r3, r3, #1
 8007634:	4413      	add	r3, r2
 8007636:	00db      	lsls	r3, r3, #3
 8007638:	3350      	adds	r3, #80	; 0x50
 800763a:	443b      	add	r3, r7
 800763c:	3b3c      	subs	r3, #60	; 0x3c
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	3b01      	subs	r3, #1
 8007642:	f021 0201 	bic.w	r2, r1, #1
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	4403      	add	r3, r0
 800764a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800764c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800764e:	4613      	mov	r3, r2
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	4413      	add	r3, r2
 8007654:	00db      	lsls	r3, r3, #3
 8007656:	3350      	adds	r3, #80	; 0x50
 8007658:	443b      	add	r3, r7
 800765a:	3b38      	subs	r3, #56	; 0x38
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d01d      	beq.n	800769e <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8007662:	497f      	ldr	r1, [pc, #508]	; (8007860 <HAL_OSPIM_Config+0x508>)
 8007664:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007666:	4613      	mov	r3, r2
 8007668:	005b      	lsls	r3, r3, #1
 800766a:	4413      	add	r3, r2
 800766c:	00db      	lsls	r3, r3, #3
 800766e:	3350      	adds	r3, #80	; 0x50
 8007670:	443b      	add	r3, r7
 8007672:	3b38      	subs	r3, #56	; 0x38
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	3b01      	subs	r3, #1
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	440b      	add	r3, r1
 800767c:	6859      	ldr	r1, [r3, #4]
 800767e:	4878      	ldr	r0, [pc, #480]	; (8007860 <HAL_OSPIM_Config+0x508>)
 8007680:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007682:	4613      	mov	r3, r2
 8007684:	005b      	lsls	r3, r3, #1
 8007686:	4413      	add	r3, r2
 8007688:	00db      	lsls	r3, r3, #3
 800768a:	3350      	adds	r3, #80	; 0x50
 800768c:	443b      	add	r3, r7
 800768e:	3b38      	subs	r3, #56	; 0x38
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	3b01      	subs	r3, #1
 8007694:	f021 0210 	bic.w	r2, r1, #16
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	4403      	add	r3, r0
 800769c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800769e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076a0:	4613      	mov	r3, r2
 80076a2:	005b      	lsls	r3, r3, #1
 80076a4:	4413      	add	r3, r2
 80076a6:	00db      	lsls	r3, r3, #3
 80076a8:	3350      	adds	r3, #80	; 0x50
 80076aa:	443b      	add	r3, r7
 80076ac:	3b30      	subs	r3, #48	; 0x30
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d021      	beq.n	80076f8 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 80076b4:	496a      	ldr	r1, [pc, #424]	; (8007860 <HAL_OSPIM_Config+0x508>)
 80076b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076b8:	4613      	mov	r3, r2
 80076ba:	005b      	lsls	r3, r3, #1
 80076bc:	4413      	add	r3, r2
 80076be:	00db      	lsls	r3, r3, #3
 80076c0:	3350      	adds	r3, #80	; 0x50
 80076c2:	443b      	add	r3, r7
 80076c4:	3b30      	subs	r3, #48	; 0x30
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	3b01      	subs	r3, #1
 80076ca:	f003 0301 	and.w	r3, r3, #1
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	440b      	add	r3, r1
 80076d2:	6859      	ldr	r1, [r3, #4]
 80076d4:	4862      	ldr	r0, [pc, #392]	; (8007860 <HAL_OSPIM_Config+0x508>)
 80076d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076d8:	4613      	mov	r3, r2
 80076da:	005b      	lsls	r3, r3, #1
 80076dc:	4413      	add	r3, r2
 80076de:	00db      	lsls	r3, r3, #3
 80076e0:	3350      	adds	r3, #80	; 0x50
 80076e2:	443b      	add	r3, r7
 80076e4:	3b30      	subs	r3, #48	; 0x30
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	3b01      	subs	r3, #1
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	4403      	add	r3, r0
 80076f6:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80076f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076fa:	4613      	mov	r3, r2
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	4413      	add	r3, r2
 8007700:	00db      	lsls	r3, r3, #3
 8007702:	3350      	adds	r3, #80	; 0x50
 8007704:	443b      	add	r3, r7
 8007706:	3b2c      	subs	r3, #44	; 0x2c
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d021      	beq.n	8007752 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800770e:	4954      	ldr	r1, [pc, #336]	; (8007860 <HAL_OSPIM_Config+0x508>)
 8007710:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007712:	4613      	mov	r3, r2
 8007714:	005b      	lsls	r3, r3, #1
 8007716:	4413      	add	r3, r2
 8007718:	00db      	lsls	r3, r3, #3
 800771a:	3350      	adds	r3, #80	; 0x50
 800771c:	443b      	add	r3, r7
 800771e:	3b2c      	subs	r3, #44	; 0x2c
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3b01      	subs	r3, #1
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	440b      	add	r3, r1
 800772c:	6859      	ldr	r1, [r3, #4]
 800772e:	484c      	ldr	r0, [pc, #304]	; (8007860 <HAL_OSPIM_Config+0x508>)
 8007730:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007732:	4613      	mov	r3, r2
 8007734:	005b      	lsls	r3, r3, #1
 8007736:	4413      	add	r3, r2
 8007738:	00db      	lsls	r3, r3, #3
 800773a:	3350      	adds	r3, #80	; 0x50
 800773c:	443b      	add	r3, r7
 800773e:	3b2c      	subs	r3, #44	; 0x2c
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	3b01      	subs	r3, #1
 8007744:	f003 0301 	and.w	r3, r3, #1
 8007748:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4403      	add	r3, r0
 8007750:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	6819      	ldr	r1, [r3, #0]
 8007756:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800775a:	4613      	mov	r3, r2
 800775c:	005b      	lsls	r3, r3, #1
 800775e:	4413      	add	r3, r2
 8007760:	00db      	lsls	r3, r3, #3
 8007762:	3350      	adds	r3, #80	; 0x50
 8007764:	443b      	add	r3, r7
 8007766:	3b3c      	subs	r3, #60	; 0x3c
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4299      	cmp	r1, r3
 800776c:	d038      	beq.n	80077e0 <HAL_OSPIM_Config+0x488>
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	6859      	ldr	r1, [r3, #4]
 8007772:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007776:	4613      	mov	r3, r2
 8007778:	005b      	lsls	r3, r3, #1
 800777a:	4413      	add	r3, r2
 800777c:	00db      	lsls	r3, r3, #3
 800777e:	3350      	adds	r3, #80	; 0x50
 8007780:	443b      	add	r3, r7
 8007782:	3b38      	subs	r3, #56	; 0x38
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4299      	cmp	r1, r3
 8007788:	d02a      	beq.n	80077e0 <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	6899      	ldr	r1, [r3, #8]
 800778e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007792:	4613      	mov	r3, r2
 8007794:	005b      	lsls	r3, r3, #1
 8007796:	4413      	add	r3, r2
 8007798:	00db      	lsls	r3, r3, #3
 800779a:	3350      	adds	r3, #80	; 0x50
 800779c:	443b      	add	r3, r7
 800779e:	3b34      	subs	r3, #52	; 0x34
 80077a0:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80077a2:	4299      	cmp	r1, r3
 80077a4:	d01c      	beq.n	80077e0 <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	68d9      	ldr	r1, [r3, #12]
 80077aa:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80077ae:	4613      	mov	r3, r2
 80077b0:	005b      	lsls	r3, r3, #1
 80077b2:	4413      	add	r3, r2
 80077b4:	00db      	lsls	r3, r3, #3
 80077b6:	3350      	adds	r3, #80	; 0x50
 80077b8:	443b      	add	r3, r7
 80077ba:	3b30      	subs	r3, #48	; 0x30
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4299      	cmp	r1, r3
 80077c0:	d00e      	beq.n	80077e0 <HAL_OSPIM_Config+0x488>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	6919      	ldr	r1, [r3, #16]
 80077c6:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80077ca:	4613      	mov	r3, r2
 80077cc:	005b      	lsls	r3, r3, #1
 80077ce:	4413      	add	r3, r2
 80077d0:	00db      	lsls	r3, r3, #3
 80077d2:	3350      	adds	r3, #80	; 0x50
 80077d4:	443b      	add	r3, r7
 80077d6:	3b2c      	subs	r3, #44	; 0x2c
 80077d8:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80077da:	4299      	cmp	r1, r3
 80077dc:	f040 810e 	bne.w	80079fc <HAL_OSPIM_Config+0x6a4>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	6819      	ldr	r1, [r3, #0]
 80077e4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80077e8:	4613      	mov	r3, r2
 80077ea:	005b      	lsls	r3, r3, #1
 80077ec:	4413      	add	r3, r2
 80077ee:	00db      	lsls	r3, r3, #3
 80077f0:	3350      	adds	r3, #80	; 0x50
 80077f2:	443b      	add	r3, r7
 80077f4:	3b3c      	subs	r3, #60	; 0x3c
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4299      	cmp	r1, r3
 80077fa:	d133      	bne.n	8007864 <HAL_OSPIM_Config+0x50c>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	6859      	ldr	r1, [r3, #4]
 8007800:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007804:	4613      	mov	r3, r2
 8007806:	005b      	lsls	r3, r3, #1
 8007808:	4413      	add	r3, r2
 800780a:	00db      	lsls	r3, r3, #3
 800780c:	3350      	adds	r3, #80	; 0x50
 800780e:	443b      	add	r3, r7
 8007810:	3b38      	subs	r3, #56	; 0x38
 8007812:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8007814:	4299      	cmp	r1, r3
 8007816:	d125      	bne.n	8007864 <HAL_OSPIM_Config+0x50c>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	68d9      	ldr	r1, [r3, #12]
 800781c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007820:	4613      	mov	r3, r2
 8007822:	005b      	lsls	r3, r3, #1
 8007824:	4413      	add	r3, r2
 8007826:	00db      	lsls	r3, r3, #3
 8007828:	3350      	adds	r3, #80	; 0x50
 800782a:	443b      	add	r3, r7
 800782c:	3b30      	subs	r3, #48	; 0x30
 800782e:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8007830:	4299      	cmp	r1, r3
 8007832:	d117      	bne.n	8007864 <HAL_OSPIM_Config+0x50c>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	6919      	ldr	r1, [r3, #16]
 8007838:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800783c:	4613      	mov	r3, r2
 800783e:	005b      	lsls	r3, r3, #1
 8007840:	4413      	add	r3, r2
 8007842:	00db      	lsls	r3, r3, #3
 8007844:	3350      	adds	r3, #80	; 0x50
 8007846:	443b      	add	r3, r7
 8007848:	3b2c      	subs	r3, #44	; 0x2c
 800784a:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800784c:	4299      	cmp	r1, r3
 800784e:	d109      	bne.n	8007864 <HAL_OSPIM_Config+0x50c>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8007850:	4b03      	ldr	r3, [pc, #12]	; (8007860 <HAL_OSPIM_Config+0x508>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a02      	ldr	r2, [pc, #8]	; (8007860 <HAL_OSPIM_Config+0x508>)
 8007856:	f043 0301 	orr.w	r3, r3, #1
 800785a:	6013      	str	r3, [r2, #0]
 800785c:	e0ce      	b.n	80079fc <HAL_OSPIM_Config+0x6a4>
 800785e:	bf00      	nop
 8007860:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8007864:	49a4      	ldr	r1, [pc, #656]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007866:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800786a:	4613      	mov	r3, r2
 800786c:	005b      	lsls	r3, r3, #1
 800786e:	4413      	add	r3, r2
 8007870:	00db      	lsls	r3, r3, #3
 8007872:	3350      	adds	r3, #80	; 0x50
 8007874:	443b      	add	r3, r7
 8007876:	3b3c      	subs	r3, #60	; 0x3c
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3b01      	subs	r3, #1
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	440b      	add	r3, r1
 8007880:	6859      	ldr	r1, [r3, #4]
 8007882:	489d      	ldr	r0, [pc, #628]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007884:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007888:	4613      	mov	r3, r2
 800788a:	005b      	lsls	r3, r3, #1
 800788c:	4413      	add	r3, r2
 800788e:	00db      	lsls	r3, r3, #3
 8007890:	3350      	adds	r3, #80	; 0x50
 8007892:	443b      	add	r3, r7
 8007894:	3b3c      	subs	r3, #60	; 0x3c
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	3b01      	subs	r3, #1
 800789a:	f021 0201 	bic.w	r2, r1, #1
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4403      	add	r3, r0
 80078a2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80078a4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80078a8:	4613      	mov	r3, r2
 80078aa:	005b      	lsls	r3, r3, #1
 80078ac:	4413      	add	r3, r2
 80078ae:	00db      	lsls	r3, r3, #3
 80078b0:	3350      	adds	r3, #80	; 0x50
 80078b2:	443b      	add	r3, r7
 80078b4:	3b38      	subs	r3, #56	; 0x38
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d01f      	beq.n	80078fc <HAL_OSPIM_Config+0x5a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80078bc:	498e      	ldr	r1, [pc, #568]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 80078be:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80078c2:	4613      	mov	r3, r2
 80078c4:	005b      	lsls	r3, r3, #1
 80078c6:	4413      	add	r3, r2
 80078c8:	00db      	lsls	r3, r3, #3
 80078ca:	3350      	adds	r3, #80	; 0x50
 80078cc:	443b      	add	r3, r7
 80078ce:	3b38      	subs	r3, #56	; 0x38
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	3b01      	subs	r3, #1
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	440b      	add	r3, r1
 80078d8:	6859      	ldr	r1, [r3, #4]
 80078da:	4887      	ldr	r0, [pc, #540]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 80078dc:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80078e0:	4613      	mov	r3, r2
 80078e2:	005b      	lsls	r3, r3, #1
 80078e4:	4413      	add	r3, r2
 80078e6:	00db      	lsls	r3, r3, #3
 80078e8:	3350      	adds	r3, #80	; 0x50
 80078ea:	443b      	add	r3, r7
 80078ec:	3b38      	subs	r3, #56	; 0x38
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	3b01      	subs	r3, #1
 80078f2:	f021 0210 	bic.w	r2, r1, #16
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	4403      	add	r3, r0
 80078fa:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80078fc:	497e      	ldr	r1, [pc, #504]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 80078fe:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007902:	4613      	mov	r3, r2
 8007904:	005b      	lsls	r3, r3, #1
 8007906:	4413      	add	r3, r2
 8007908:	00db      	lsls	r3, r3, #3
 800790a:	3350      	adds	r3, #80	; 0x50
 800790c:	443b      	add	r3, r7
 800790e:	3b34      	subs	r3, #52	; 0x34
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	3b01      	subs	r3, #1
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	440b      	add	r3, r1
 8007918:	6859      	ldr	r1, [r3, #4]
 800791a:	4877      	ldr	r0, [pc, #476]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 800791c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007920:	4613      	mov	r3, r2
 8007922:	005b      	lsls	r3, r3, #1
 8007924:	4413      	add	r3, r2
 8007926:	00db      	lsls	r3, r3, #3
 8007928:	3350      	adds	r3, #80	; 0x50
 800792a:	443b      	add	r3, r7
 800792c:	3b34      	subs	r3, #52	; 0x34
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	3b01      	subs	r3, #1
 8007932:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	4403      	add	r3, r0
 800793a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800793c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8007940:	4613      	mov	r3, r2
 8007942:	005b      	lsls	r3, r3, #1
 8007944:	4413      	add	r3, r2
 8007946:	00db      	lsls	r3, r3, #3
 8007948:	3350      	adds	r3, #80	; 0x50
 800794a:	443b      	add	r3, r7
 800794c:	3b30      	subs	r3, #48	; 0x30
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d023      	beq.n	800799c <HAL_OSPIM_Config+0x644>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007954:	4968      	ldr	r1, [pc, #416]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007956:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800795a:	4613      	mov	r3, r2
 800795c:	005b      	lsls	r3, r3, #1
 800795e:	4413      	add	r3, r2
 8007960:	00db      	lsls	r3, r3, #3
 8007962:	3350      	adds	r3, #80	; 0x50
 8007964:	443b      	add	r3, r7
 8007966:	3b30      	subs	r3, #48	; 0x30
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	3b01      	subs	r3, #1
 800796c:	f003 0301 	and.w	r3, r3, #1
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	440b      	add	r3, r1
 8007974:	6859      	ldr	r1, [r3, #4]
 8007976:	4860      	ldr	r0, [pc, #384]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007978:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800797c:	4613      	mov	r3, r2
 800797e:	005b      	lsls	r3, r3, #1
 8007980:	4413      	add	r3, r2
 8007982:	00db      	lsls	r3, r3, #3
 8007984:	3350      	adds	r3, #80	; 0x50
 8007986:	443b      	add	r3, r7
 8007988:	3b30      	subs	r3, #48	; 0x30
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	3b01      	subs	r3, #1
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	4403      	add	r3, r0
 800799a:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800799c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80079a0:	4613      	mov	r3, r2
 80079a2:	005b      	lsls	r3, r3, #1
 80079a4:	4413      	add	r3, r2
 80079a6:	00db      	lsls	r3, r3, #3
 80079a8:	3350      	adds	r3, #80	; 0x50
 80079aa:	443b      	add	r3, r7
 80079ac:	3b2c      	subs	r3, #44	; 0x2c
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d023      	beq.n	80079fc <HAL_OSPIM_Config+0x6a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80079b4:	4950      	ldr	r1, [pc, #320]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 80079b6:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80079ba:	4613      	mov	r3, r2
 80079bc:	005b      	lsls	r3, r3, #1
 80079be:	4413      	add	r3, r2
 80079c0:	00db      	lsls	r3, r3, #3
 80079c2:	3350      	adds	r3, #80	; 0x50
 80079c4:	443b      	add	r3, r7
 80079c6:	3b2c      	subs	r3, #44	; 0x2c
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	3b01      	subs	r3, #1
 80079cc:	f003 0301 	and.w	r3, r3, #1
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	440b      	add	r3, r1
 80079d4:	6859      	ldr	r1, [r3, #4]
 80079d6:	4848      	ldr	r0, [pc, #288]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 80079d8:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80079dc:	4613      	mov	r3, r2
 80079de:	005b      	lsls	r3, r3, #1
 80079e0:	4413      	add	r3, r2
 80079e2:	00db      	lsls	r3, r3, #3
 80079e4:	3350      	adds	r3, #80	; 0x50
 80079e6:	443b      	add	r3, r7
 80079e8:	3b2c      	subs	r3, #44	; 0x2c
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	3b01      	subs	r3, #1
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	4403      	add	r3, r0
 80079fa:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80079fc:	4a3e      	ldr	r2, [pc, #248]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	3b01      	subs	r3, #1
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	4413      	add	r3, r2
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a10:	025b      	lsls	r3, r3, #9
 8007a12:	431a      	orrs	r2, r3
 8007a14:	4938      	ldr	r1, [pc, #224]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	440b      	add	r3, r1
 8007a24:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	695b      	ldr	r3, [r3, #20]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d018      	beq.n	8007a60 <HAL_OSPIM_Config+0x708>
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a36:	d813      	bhi.n	8007a60 <HAL_OSPIM_Config+0x708>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	695b      	ldr	r3, [r3, #20]
 8007a3c:	1e5a      	subs	r2, r3, #1
 8007a3e:	4b2e      	ldr	r3, [pc, #184]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	0c1b      	lsrs	r3, r3, #16
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d90a      	bls.n	8007a60 <HAL_OSPIM_Config+0x708>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 8007a4a:	4b2b      	ldr	r3, [pc, #172]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	3b01      	subs	r3, #1
 8007a58:	041b      	lsls	r3, r3, #16
 8007a5a:	4927      	ldr	r1, [pc, #156]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8007a60:	4b25      	ldr	r3, [pc, #148]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0301 	and.w	r3, r3, #1
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f000 809a 	beq.w	8007ba2 <HAL_OSPIM_Config+0x84a>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 8007a6e:	4a22      	ldr	r2, [pc, #136]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	3b01      	subs	r3, #1
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	4413      	add	r3, r2
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	f023 0203 	bic.w	r2, r3, #3
 8007a80:	491d      	ldr	r1, [pc, #116]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	3b01      	subs	r3, #1
 8007a88:	f042 0201 	orr.w	r2, r2, #1
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	440b      	add	r3, r1
 8007a90:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d011      	beq.n	8007abe <HAL_OSPIM_Config+0x766>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 8007a9a:	4a17      	ldr	r2, [pc, #92]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	3b01      	subs	r3, #1
 8007aa2:	009b      	lsls	r3, r3, #2
 8007aa4:	4413      	add	r3, r2
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007aac:	4912      	ldr	r1, [pc, #72]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	f042 0210 	orr.w	r2, r2, #16
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	440b      	add	r3, r1
 8007abc:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d018      	beq.n	8007afc <HAL_OSPIM_Config+0x7a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007aca:	4a0b      	ldr	r2, [pc, #44]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	f003 0301 	and.w	r3, r3, #1
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4413      	add	r3, r2
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007ae0:	4905      	ldr	r1, [pc, #20]	; (8007af8 <HAL_OSPIM_Config+0x7a0>)
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	68db      	ldr	r3, [r3, #12]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	f003 0301 	and.w	r3, r3, #1
 8007aec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007af0:	009b      	lsls	r3, r3, #2
 8007af2:	440b      	add	r3, r1
 8007af4:	605a      	str	r2, [r3, #4]
 8007af6:	e01b      	b.n	8007b30 <HAL_OSPIM_Config+0x7d8>
 8007af8:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d015      	beq.n	8007b30 <HAL_OSPIM_Config+0x7d8>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007b04:	4a8a      	ldr	r2, [pc, #552]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	f003 0301 	and.w	r3, r3, #1
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	4413      	add	r3, r2
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007b1a:	4985      	ldr	r1, [pc, #532]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	3b01      	subs	r3, #1
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	440b      	add	r3, r1
 8007b2e:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	691b      	ldr	r3, [r3, #16]
 8007b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d016      	beq.n	8007b6a <HAL_OSPIM_Config+0x812>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007b3c:	4a7c      	ldr	r2, [pc, #496]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	3b01      	subs	r3, #1
 8007b44:	f003 0301 	and.w	r3, r3, #1
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	4413      	add	r3, r2
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007b52:	4977      	ldr	r1, [pc, #476]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	691b      	ldr	r3, [r3, #16]
 8007b58:	3b01      	subs	r3, #1
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	440b      	add	r3, r1
 8007b66:	605a      	str	r2, [r3, #4]
 8007b68:	e0c3      	b.n	8007cf2 <HAL_OSPIM_Config+0x99a>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	f000 80bf 	beq.w	8007cf2 <HAL_OSPIM_Config+0x99a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007b74:	4a6e      	ldr	r2, [pc, #440]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	f003 0301 	and.w	r3, r3, #1
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	4413      	add	r3, r2
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007b8a:	4969      	ldr	r1, [pc, #420]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	3b01      	subs	r3, #1
 8007b92:	f003 0301 	and.w	r3, r3, #1
 8007b96:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	440b      	add	r3, r1
 8007b9e:	605a      	str	r2, [r3, #4]
 8007ba0:	e0a7      	b.n	8007cf2 <HAL_OSPIM_Config+0x99a>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8007ba2:	4a63      	ldr	r2, [pc, #396]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4413      	add	r3, r2
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f023 0203 	bic.w	r2, r3, #3
 8007bb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bb6:	005b      	lsls	r3, r3, #1
 8007bb8:	431a      	orrs	r2, r3
 8007bba:	495d      	ldr	r1, [pc, #372]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	3b01      	subs	r3, #1
 8007bc2:	f042 0201 	orr.w	r2, r2, #1
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	440b      	add	r3, r1
 8007bca:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d014      	beq.n	8007bfe <HAL_OSPIM_Config+0x8a6>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8007bd4:	4a56      	ldr	r2, [pc, #344]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	3b01      	subs	r3, #1
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	4413      	add	r3, r2
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007be6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007be8:	015b      	lsls	r3, r3, #5
 8007bea:	431a      	orrs	r2, r3
 8007bec:	4950      	ldr	r1, [pc, #320]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	f042 0210 	orr.w	r2, r2, #16
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	440b      	add	r3, r1
 8007bfc:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d019      	beq.n	8007c3e <HAL_OSPIM_Config+0x8e6>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007c0a:	4a49      	ldr	r2, [pc, #292]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	3b01      	subs	r3, #1
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4413      	add	r3, r2
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007c20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c22:	049b      	lsls	r3, r3, #18
 8007c24:	431a      	orrs	r2, r3
 8007c26:	4942      	ldr	r1, [pc, #264]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	f003 0301 	and.w	r3, r3, #1
 8007c32:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	440b      	add	r3, r1
 8007c3a:	605a      	str	r2, [r3, #4]
 8007c3c:	e01c      	b.n	8007c78 <HAL_OSPIM_Config+0x920>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d018      	beq.n	8007c78 <HAL_OSPIM_Config+0x920>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007c46:	4a3a      	ldr	r2, [pc, #232]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	f003 0301 	and.w	r3, r3, #1
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007c5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c5e:	069b      	lsls	r3, r3, #26
 8007c60:	431a      	orrs	r2, r3
 8007c62:	4933      	ldr	r1, [pc, #204]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	f003 0301 	and.w	r3, r3, #1
 8007c6e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	440b      	add	r3, r1
 8007c76:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	691b      	ldr	r3, [r3, #16]
 8007c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d019      	beq.n	8007cb8 <HAL_OSPIM_Config+0x960>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007c84:	4a2a      	ldr	r2, [pc, #168]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	f003 0301 	and.w	r3, r3, #1
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	4413      	add	r3, r2
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007c9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c9c:	049b      	lsls	r3, r3, #18
 8007c9e:	431a      	orrs	r2, r3
 8007ca0:	4923      	ldr	r1, [pc, #140]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	440b      	add	r3, r1
 8007cb4:	605a      	str	r2, [r3, #4]
 8007cb6:	e01c      	b.n	8007cf2 <HAL_OSPIM_Config+0x99a>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	691b      	ldr	r3, [r3, #16]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d018      	beq.n	8007cf2 <HAL_OSPIM_Config+0x99a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007cc0:	4a1b      	ldr	r2, [pc, #108]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	f003 0301 	and.w	r3, r3, #1
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	4413      	add	r3, r2
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007cd8:	069b      	lsls	r3, r3, #26
 8007cda:	431a      	orrs	r2, r3
 8007cdc:	4914      	ldr	r1, [pc, #80]	; (8007d30 <HAL_OSPIM_Config+0x9d8>)
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	f003 0301 	and.w	r3, r3, #1
 8007ce8:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	440b      	add	r3, r1
 8007cf0:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8007cf2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007cf6:	f003 0301 	and.w	r3, r3, #1
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d005      	beq.n	8007d0a <HAL_OSPIM_Config+0x9b2>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8007cfe:	4b0d      	ldr	r3, [pc, #52]	; (8007d34 <HAL_OSPIM_Config+0x9dc>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a0c      	ldr	r2, [pc, #48]	; (8007d34 <HAL_OSPIM_Config+0x9dc>)
 8007d04:	f043 0301 	orr.w	r3, r3, #1
 8007d08:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8007d0a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007d0e:	f003 0302 	and.w	r3, r3, #2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d005      	beq.n	8007d22 <HAL_OSPIM_Config+0x9ca>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8007d16:	4b08      	ldr	r3, [pc, #32]	; (8007d38 <HAL_OSPIM_Config+0x9e0>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a07      	ldr	r2, [pc, #28]	; (8007d38 <HAL_OSPIM_Config+0x9e0>)
 8007d1c:	f043 0301 	orr.w	r3, r3, #1
 8007d20:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8007d22:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3750      	adds	r7, #80	; 0x50
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
 8007d2e:	bf00      	nop
 8007d30:	420c4000 	.word	0x420c4000
 8007d34:	420d1400 	.word	0x420d1400
 8007d38:	420d2400 	.word	0x420d2400

08007d3c <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d48:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	649a      	str	r2, [r3, #72]	; 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d58:	d122      	bne.n	8007da0 <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	6a1b      	ldr	r3, [r3, #32]
 8007d60:	f003 0320 	and.w	r3, r3, #32
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d014      	beq.n	8007d92 <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007d7e:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f042 0202 	orr.w	r2, r2, #2
 8007d8e:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
 8007d90:	e00c      	b.n	8007dac <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2202      	movs	r2, #2
 8007d96:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
 8007d98:	68f8      	ldr	r0, [r7, #12]
 8007d9a:	f7ff fa12 	bl	80071c2 <HAL_OSPI_AbortCpltCallback>
}
 8007d9e:	e005      	b.n	8007dac <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2202      	movs	r2, #2
 8007da4:	651a      	str	r2, [r3, #80]	; 0x50
    HAL_OSPI_ErrorCallback(hospi);
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f7ff fa01 	bl	80071ae <HAL_OSPI_ErrorCallback>
}
 8007dac:	bf00      	nop
 8007dae:	3710      	adds	r7, #16
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	60f8      	str	r0, [r7, #12]
 8007dbc:	60b9      	str	r1, [r7, #8]
 8007dbe:	603b      	str	r3, [r7, #0]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8007dc4:	e022      	b.n	8007e0c <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dc6:	69bb      	ldr	r3, [r7, #24]
 8007dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dcc:	d01e      	beq.n	8007e0c <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dce:	f7fb fcb1 	bl	8003734 <HAL_GetTick>
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	1ad3      	subs	r3, r2, r3
 8007dd8:	69ba      	ldr	r2, [r7, #24]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d302      	bcc.n	8007de4 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d113      	bne.n	8007e0c <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	6a1a      	ldr	r2, [r3, #32]
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	401a      	ands	r2, r3
 8007dee:	79fb      	ldrb	r3, [r7, #7]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d00b      	beq.n	8007e0c <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dfa:	651a      	str	r2, [r3, #80]	; 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e00:	f043 0201 	orr.w	r2, r3, #1
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	655a      	str	r2, [r3, #84]	; 0x54

          return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e00e      	b.n	8007e2a <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6a1a      	ldr	r2, [r3, #32]
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	4013      	ands	r3, r2
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	bf14      	ite	ne
 8007e1a:	2301      	movne	r3, #1
 8007e1c:	2300      	moveq	r3, #0
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	461a      	mov	r2, r3
 8007e22:	79fb      	ldrb	r3, [r7, #7]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d1ce      	bne.n	8007dc6 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
	...

08007e34 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b087      	sub	sp, #28
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	6039      	str	r1, [r7, #0]
 8007e3e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8007e44:	2300      	movs	r3, #0
 8007e46:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8007e48:	79fb      	ldrb	r3, [r7, #7]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d005      	beq.n	8007e5a <OSPIM_GetConfig+0x26>
 8007e4e:	79fb      	ldrb	r3, [r7, #7]
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d802      	bhi.n	8007e5a <OSPIM_GetConfig+0x26>
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d102      	bne.n	8007e60 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	75fb      	strb	r3, [r7, #23]
 8007e5e:	e098      	b.n	8007f92 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	2200      	movs	r2, #0
 8007e64:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	2200      	movs	r2, #0
 8007e76:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8007e7e:	79fb      	ldrb	r3, [r7, #7]
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	d10b      	bne.n	8007e9c <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8007e84:	4b46      	ldr	r3, [pc, #280]	; (8007fa0 <OSPIM_GetConfig+0x16c>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 0301 	and.w	r3, r3, #1
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d102      	bne.n	8007e96 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8007e90:	4b44      	ldr	r3, [pc, #272]	; (8007fa4 <OSPIM_GetConfig+0x170>)
 8007e92:	613b      	str	r3, [r7, #16]
 8007e94:	e002      	b.n	8007e9c <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8007e96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e9a:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	60fb      	str	r3, [r7, #12]
 8007ea0:	e074      	b.n	8007f8c <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8007ea2:	4a3f      	ldr	r2, [pc, #252]	; (8007fa0 <OSPIM_GetConfig+0x16c>)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	009b      	lsls	r3, r3, #2
 8007ea8:	4413      	add	r3, r2
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	f003 0301 	and.w	r3, r3, #1
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00a      	beq.n	8007ece <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8007eb8:	68ba      	ldr	r2, [r7, #8]
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	4053      	eors	r3, r2
 8007ebe:	f003 0302 	and.w	r3, r3, #2
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d103      	bne.n	8007ece <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	1c5a      	adds	r2, r3, #1
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	f003 0310 	and.w	r3, r3, #16
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d00a      	beq.n	8007eee <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8007ed8:	68ba      	ldr	r2, [r7, #8]
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	4053      	eors	r3, r2
 8007ede:	f003 0320 	and.w	r3, r3, #32
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d103      	bne.n	8007eee <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	1c5a      	adds	r2, r3, #1
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00a      	beq.n	8007f0e <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8007ef8:	68ba      	ldr	r2, [r7, #8]
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	4053      	eors	r3, r2
 8007efe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d103      	bne.n	8007f0e <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	1c5a      	adds	r2, r3, #1
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d018      	beq.n	8007f4a <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8007f18:	68ba      	ldr	r2, [r7, #8]
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	4053      	eors	r3, r2
 8007f1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d111      	bne.n	8007f4a <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d106      	bne.n	8007f3e <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	3301      	adds	r3, #1
 8007f34:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	60da      	str	r2, [r3, #12]
 8007f3c:	e005      	b.n	8007f4a <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	3301      	adds	r3, #1
 8007f42:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d018      	beq.n	8007f86 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8007f54:	68ba      	ldr	r2, [r7, #8]
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	4053      	eors	r3, r2
 8007f5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d111      	bne.n	8007f86 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d106      	bne.n	8007f7a <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	611a      	str	r2, [r3, #16]
 8007f78:	e005      	b.n	8007f86 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	3301      	adds	r3, #1
 8007f7e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	60fb      	str	r3, [r7, #12]
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d987      	bls.n	8007ea2 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8007f92:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	371c      	adds	r7, #28
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr
 8007fa0:	420c4000 	.word	0x420c4000
 8007fa4:	04040222 	.word	0x04040222

08007fa8 <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b084      	sub	sp, #16
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	689a      	ldr	r2, [r3, #8]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f042 0202 	orr.w	r2, r2, #2
 8007fc4:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2208      	movs	r2, #8
 8007fca:	651a      	str	r2, [r3, #80]	; 0x50

  if (hospi->Instance == OCTOSPI1)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a15      	ldr	r2, [pc, #84]	; (8008028 <HAL_OSPI_DLYB_SetConfig+0x80>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d109      	bne.n	8007fea <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8007fd6:	4815      	ldr	r0, [pc, #84]	; (800802c <HAL_OSPI_DLYB_SetConfig+0x84>)
 8007fd8:	f7fe fe9c 	bl	8006d14 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 8007fdc:	6839      	ldr	r1, [r7, #0]
 8007fde:	4813      	ldr	r0, [pc, #76]	; (800802c <HAL_OSPI_DLYB_SetConfig+0x84>)
 8007fe0:	f006 f928 	bl	800e234 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	73fb      	strb	r3, [r7, #15]
 8007fe8:	e00d      	b.n	8008006 <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a10      	ldr	r2, [pc, #64]	; (8008030 <HAL_OSPI_DLYB_SetConfig+0x88>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d108      	bne.n	8008006 <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 8007ff4:	480f      	ldr	r0, [pc, #60]	; (8008034 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8007ff6:	f7fe fe8d 	bl	8006d14 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 8007ffa:	6839      	ldr	r1, [r7, #0]
 8007ffc:	480d      	ldr	r0, [pc, #52]	; (8008034 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8007ffe:	f006 f919 	bl	800e234 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8008002:	2300      	movs	r3, #0
 8008004:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f7ff f921 	bl	800724e <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	689a      	ldr	r2, [r3, #8]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f022 0202 	bic.w	r2, r2, #2
 800801a:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 800801c:	7bfb      	ldrb	r3, [r7, #15]
}
 800801e:	4618      	mov	r0, r3
 8008020:	3710      	adds	r7, #16
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop
 8008028:	420d1400 	.word	0x420d1400
 800802c:	420cf000 	.word	0x420cf000
 8008030:	420d2400 	.word	0x420d2400
 8008034:	420cf400 	.word	0x420cf400

08008038 <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008038:	b480      	push	{r7}
 800803a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800803c:	4b05      	ldr	r3, [pc, #20]	; (8008054 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800803e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008040:	4a04      	ldr	r2, [pc, #16]	; (8008054 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008042:	f043 0301 	orr.w	r3, r3, #1
 8008046:	6293      	str	r3, [r2, #40]	; 0x28
}
 8008048:	bf00      	nop
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	46020800 	.word	0x46020800

08008058 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008058:	b480      	push	{r7}
 800805a:	b085      	sub	sp, #20
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8008060:	4b39      	ldr	r3, [pc, #228]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8008062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008064:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008068:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800806a:	68ba      	ldr	r2, [r7, #8]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	429a      	cmp	r2, r3
 8008070:	d10b      	bne.n	800808a <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008078:	d905      	bls.n	8008086 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800807a:	4b33      	ldr	r3, [pc, #204]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	4a32      	ldr	r2, [pc, #200]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8008080:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008084:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8008086:	2300      	movs	r3, #0
 8008088:	e057      	b.n	800813a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008090:	d90a      	bls.n	80080a8 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8008092:	4b2d      	ldr	r3, [pc, #180]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4313      	orrs	r3, r2
 800809e:	4a2a      	ldr	r2, [pc, #168]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80080a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80080a4:	60d3      	str	r3, [r2, #12]
 80080a6:	e007      	b.n	80080b8 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80080a8:	4b27      	ldr	r3, [pc, #156]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80080b0:	4925      	ldr	r1, [pc, #148]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80080b8:	4b24      	ldr	r3, [pc, #144]	; (800814c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a24      	ldr	r2, [pc, #144]	; (8008150 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80080be:	fba2 2303 	umull	r2, r3, r2, r3
 80080c2:	099b      	lsrs	r3, r3, #6
 80080c4:	2232      	movs	r2, #50	; 0x32
 80080c6:	fb02 f303 	mul.w	r3, r2, r3
 80080ca:	4a21      	ldr	r2, [pc, #132]	; (8008150 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80080cc:	fba2 2303 	umull	r2, r3, r2, r3
 80080d0:	099b      	lsrs	r3, r3, #6
 80080d2:	3301      	adds	r3, #1
 80080d4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80080d6:	e002      	b.n	80080de <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	3b01      	subs	r3, #1
 80080dc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80080de:	4b1a      	ldr	r3, [pc, #104]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d102      	bne.n	80080f0 <HAL_PWREx_ControlVoltageScaling+0x98>
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1f3      	bne.n	80080d8 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d01b      	beq.n	800812e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80080f6:	4b15      	ldr	r3, [pc, #84]	; (800814c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a15      	ldr	r2, [pc, #84]	; (8008150 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80080fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008100:	099b      	lsrs	r3, r3, #6
 8008102:	2232      	movs	r2, #50	; 0x32
 8008104:	fb02 f303 	mul.w	r3, r2, r3
 8008108:	4a11      	ldr	r2, [pc, #68]	; (8008150 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800810a:	fba2 2303 	umull	r2, r3, r2, r3
 800810e:	099b      	lsrs	r3, r3, #6
 8008110:	3301      	adds	r3, #1
 8008112:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8008114:	e002      	b.n	800811c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	3b01      	subs	r3, #1
 800811a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800811c:	4b0a      	ldr	r3, [pc, #40]	; (8008148 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800811e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008120:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008124:	2b00      	cmp	r3, #0
 8008126:	d102      	bne.n	800812e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1f3      	bne.n	8008116 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d101      	bne.n	8008138 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8008134:	2303      	movs	r3, #3
 8008136:	e000      	b.n	800813a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3714      	adds	r7, #20
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	46020800 	.word	0x46020800
 800814c:	20000d00 	.word	0x20000d00
 8008150:	10624dd3 	.word	0x10624dd3

08008154 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008154:	b480      	push	{r7}
 8008156:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8008158:	4b04      	ldr	r3, [pc, #16]	; (800816c <HAL_PWREx_GetVoltageRange+0x18>)
 800815a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800815c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8008160:	4618      	mov	r0, r3
 8008162:	46bd      	mov	sp, r7
 8008164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008168:	4770      	bx	lr
 800816a:	bf00      	nop
 800816c:	46020800 	.word	0x46020800

08008170 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8008170:	b480      	push	{r7}
 8008172:	b085      	sub	sp, #20
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8008178:	4b22      	ldr	r3, [pc, #136]	; (8008204 <HAL_PWREx_ConfigSupply+0x94>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a22      	ldr	r2, [pc, #136]	; (8008208 <HAL_PWREx_ConfigSupply+0x98>)
 800817e:	fba2 2303 	umull	r2, r3, r2, r3
 8008182:	099b      	lsrs	r3, r3, #6
 8008184:	2232      	movs	r2, #50	; 0x32
 8008186:	fb02 f303 	mul.w	r3, r2, r3
 800818a:	4a1f      	ldr	r2, [pc, #124]	; (8008208 <HAL_PWREx_ConfigSupply+0x98>)
 800818c:	fba2 2303 	umull	r2, r3, r2, r3
 8008190:	099b      	lsrs	r3, r3, #6
 8008192:	3301      	adds	r3, #1
 8008194:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d113      	bne.n	80081c4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800819c:	4b1b      	ldr	r3, [pc, #108]	; (800820c <HAL_PWREx_ConfigSupply+0x9c>)
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	4a1a      	ldr	r2, [pc, #104]	; (800820c <HAL_PWREx_ConfigSupply+0x9c>)
 80081a2:	f023 0302 	bic.w	r3, r3, #2
 80081a6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80081a8:	e002      	b.n	80081b0 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	3b01      	subs	r3, #1
 80081ae:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80081b0:	4b16      	ldr	r3, [pc, #88]	; (800820c <HAL_PWREx_ConfigSupply+0x9c>)
 80081b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081b4:	f003 0302 	and.w	r3, r3, #2
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d116      	bne.n	80081ea <HAL_PWREx_ConfigSupply+0x7a>
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d1f3      	bne.n	80081aa <HAL_PWREx_ConfigSupply+0x3a>
 80081c2:	e012      	b.n	80081ea <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80081c4:	4b11      	ldr	r3, [pc, #68]	; (800820c <HAL_PWREx_ConfigSupply+0x9c>)
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	4a10      	ldr	r2, [pc, #64]	; (800820c <HAL_PWREx_ConfigSupply+0x9c>)
 80081ca:	f043 0302 	orr.w	r3, r3, #2
 80081ce:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80081d0:	e002      	b.n	80081d8 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	3b01      	subs	r3, #1
 80081d6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80081d8:	4b0c      	ldr	r3, [pc, #48]	; (800820c <HAL_PWREx_ConfigSupply+0x9c>)
 80081da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081dc:	f003 0302 	and.w	r3, r3, #2
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d102      	bne.n	80081ea <HAL_PWREx_ConfigSupply+0x7a>
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1f3      	bne.n	80081d2 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d101      	bne.n	80081f4 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	e000      	b.n	80081f6 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 80081f4:	2300      	movs	r3, #0
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3714      	adds	r7, #20
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	20000d00 	.word	0x20000d00
 8008208:	10624dd3 	.word	0x10624dd3
 800820c:	46020800 	.word	0x46020800

08008210 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8008210:	b480      	push	{r7}
 8008212:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8008214:	4b05      	ldr	r3, [pc, #20]	; (800822c <HAL_PWREx_EnableVddIO2+0x1c>)
 8008216:	691b      	ldr	r3, [r3, #16]
 8008218:	4a04      	ldr	r2, [pc, #16]	; (800822c <HAL_PWREx_EnableVddIO2+0x1c>)
 800821a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800821e:	6113      	str	r3, [r2, #16]
}
 8008220:	bf00      	nop
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr
 800822a:	bf00      	nop
 800822c:	46020800 	.word	0x46020800

08008230 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b08e      	sub	sp, #56	; 0x38
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8008238:	2300      	movs	r3, #0
 800823a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d102      	bne.n	800824a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	f000 bec8 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800824a:	4b99      	ldr	r3, [pc, #612]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800824c:	69db      	ldr	r3, [r3, #28]
 800824e:	f003 030c 	and.w	r3, r3, #12
 8008252:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008254:	4b96      	ldr	r3, [pc, #600]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008258:	f003 0303 	and.w	r3, r3, #3
 800825c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f003 0310 	and.w	r3, r3, #16
 8008266:	2b00      	cmp	r3, #0
 8008268:	f000 816c 	beq.w	8008544 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800826c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800826e:	2b00      	cmp	r3, #0
 8008270:	d007      	beq.n	8008282 <HAL_RCC_OscConfig+0x52>
 8008272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008274:	2b0c      	cmp	r3, #12
 8008276:	f040 80de 	bne.w	8008436 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800827a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827c:	2b01      	cmp	r3, #1
 800827e:	f040 80da 	bne.w	8008436 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	69db      	ldr	r3, [r3, #28]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d102      	bne.n	8008290 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	f000 bea5 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008294:	4b86      	ldr	r3, [pc, #536]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800829c:	2b00      	cmp	r3, #0
 800829e:	d004      	beq.n	80082aa <HAL_RCC_OscConfig+0x7a>
 80082a0:	4b83      	ldr	r3, [pc, #524]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80082a8:	e005      	b.n	80082b6 <HAL_RCC_OscConfig+0x86>
 80082aa:	4b81      	ldr	r3, [pc, #516]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80082ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80082b0:	041b      	lsls	r3, r3, #16
 80082b2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d255      	bcs.n	8008366 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80082ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d10a      	bne.n	80082d6 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c4:	4618      	mov	r0, r3
 80082c6:	f001 fa3d 	bl	8009744 <RCC_SetFlashLatencyFromMSIRange>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d002      	beq.n	80082d6 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	f000 be82 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80082d6:	4b76      	ldr	r3, [pc, #472]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	4a75      	ldr	r2, [pc, #468]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80082dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80082e0:	6093      	str	r3, [r2, #8]
 80082e2:	4b73      	ldr	r3, [pc, #460]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ee:	4970      	ldr	r1, [pc, #448]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80082f0:	4313      	orrs	r3, r2
 80082f2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f8:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80082fc:	d309      	bcc.n	8008312 <HAL_RCC_OscConfig+0xe2>
 80082fe:	4b6c      	ldr	r3, [pc, #432]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008300:	68db      	ldr	r3, [r3, #12]
 8008302:	f023 021f 	bic.w	r2, r3, #31
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a1b      	ldr	r3, [r3, #32]
 800830a:	4969      	ldr	r1, [pc, #420]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800830c:	4313      	orrs	r3, r2
 800830e:	60cb      	str	r3, [r1, #12]
 8008310:	e07e      	b.n	8008410 <HAL_RCC_OscConfig+0x1e0>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008316:	2b00      	cmp	r3, #0
 8008318:	da0a      	bge.n	8008330 <HAL_RCC_OscConfig+0x100>
 800831a:	4b65      	ldr	r3, [pc, #404]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	015b      	lsls	r3, r3, #5
 8008328:	4961      	ldr	r1, [pc, #388]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800832a:	4313      	orrs	r3, r2
 800832c:	60cb      	str	r3, [r1, #12]
 800832e:	e06f      	b.n	8008410 <HAL_RCC_OscConfig+0x1e0>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008338:	d30a      	bcc.n	8008350 <HAL_RCC_OscConfig+0x120>
 800833a:	4b5d      	ldr	r3, [pc, #372]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a1b      	ldr	r3, [r3, #32]
 8008346:	029b      	lsls	r3, r3, #10
 8008348:	4959      	ldr	r1, [pc, #356]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800834a:	4313      	orrs	r3, r2
 800834c:	60cb      	str	r3, [r1, #12]
 800834e:	e05f      	b.n	8008410 <HAL_RCC_OscConfig+0x1e0>
 8008350:	4b57      	ldr	r3, [pc, #348]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a1b      	ldr	r3, [r3, #32]
 800835c:	03db      	lsls	r3, r3, #15
 800835e:	4954      	ldr	r1, [pc, #336]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008360:	4313      	orrs	r3, r2
 8008362:	60cb      	str	r3, [r1, #12]
 8008364:	e054      	b.n	8008410 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8008366:	4b52      	ldr	r3, [pc, #328]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	4a51      	ldr	r2, [pc, #324]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800836c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008370:	6093      	str	r3, [r2, #8]
 8008372:	4b4f      	ldr	r3, [pc, #316]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800837e:	494c      	ldr	r1, [pc, #304]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008380:	4313      	orrs	r3, r2
 8008382:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008388:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800838c:	d309      	bcc.n	80083a2 <HAL_RCC_OscConfig+0x172>
 800838e:	4b48      	ldr	r3, [pc, #288]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	f023 021f 	bic.w	r2, r3, #31
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	4945      	ldr	r1, [pc, #276]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800839c:	4313      	orrs	r3, r2
 800839e:	60cb      	str	r3, [r1, #12]
 80083a0:	e028      	b.n	80083f4 <HAL_RCC_OscConfig+0x1c4>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	da0a      	bge.n	80083c0 <HAL_RCC_OscConfig+0x190>
 80083aa:	4b41      	ldr	r3, [pc, #260]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80083ac:	68db      	ldr	r3, [r3, #12]
 80083ae:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6a1b      	ldr	r3, [r3, #32]
 80083b6:	015b      	lsls	r3, r3, #5
 80083b8:	493d      	ldr	r1, [pc, #244]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80083ba:	4313      	orrs	r3, r2
 80083bc:	60cb      	str	r3, [r1, #12]
 80083be:	e019      	b.n	80083f4 <HAL_RCC_OscConfig+0x1c4>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083c8:	d30a      	bcc.n	80083e0 <HAL_RCC_OscConfig+0x1b0>
 80083ca:	4b39      	ldr	r3, [pc, #228]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a1b      	ldr	r3, [r3, #32]
 80083d6:	029b      	lsls	r3, r3, #10
 80083d8:	4935      	ldr	r1, [pc, #212]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80083da:	4313      	orrs	r3, r2
 80083dc:	60cb      	str	r3, [r1, #12]
 80083de:	e009      	b.n	80083f4 <HAL_RCC_OscConfig+0x1c4>
 80083e0:	4b33      	ldr	r3, [pc, #204]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6a1b      	ldr	r3, [r3, #32]
 80083ec:	03db      	lsls	r3, r3, #15
 80083ee:	4930      	ldr	r1, [pc, #192]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80083f0:	4313      	orrs	r3, r2
 80083f2:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80083f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d10a      	bne.n	8008410 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083fe:	4618      	mov	r0, r3
 8008400:	f001 f9a0 	bl	8009744 <RCC_SetFlashLatencyFromMSIRange>
 8008404:	4603      	mov	r3, r0
 8008406:	2b00      	cmp	r3, #0
 8008408:	d002      	beq.n	8008410 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	f000 bde5 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8008410:	f001 f8de 	bl	80095d0 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008414:	4b27      	ldr	r3, [pc, #156]	; (80084b4 <HAL_RCC_OscConfig+0x284>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4618      	mov	r0, r3
 800841a:	f7fa fff9 	bl	8003410 <HAL_InitTick>
 800841e:	4603      	mov	r3, r0
 8008420:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 8008424:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008428:	2b00      	cmp	r3, #0
 800842a:	f000 808a 	beq.w	8008542 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 800842e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008432:	f000 bdd2 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	69db      	ldr	r3, [r3, #28]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d066      	beq.n	800850c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800843e:	4b1c      	ldr	r3, [pc, #112]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a1b      	ldr	r2, [pc, #108]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008444:	f043 0301 	orr.w	r3, r3, #1
 8008448:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800844a:	f7fb f973 	bl	8003734 <HAL_GetTick>
 800844e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8008450:	e009      	b.n	8008466 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008452:	f7fb f96f 	bl	8003734 <HAL_GetTick>
 8008456:	4602      	mov	r2, r0
 8008458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800845a:	1ad3      	subs	r3, r2, r3
 800845c:	2b02      	cmp	r3, #2
 800845e:	d902      	bls.n	8008466 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8008460:	2303      	movs	r3, #3
 8008462:	f000 bdba 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8008466:	4b12      	ldr	r3, [pc, #72]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f003 0304 	and.w	r3, r3, #4
 800846e:	2b00      	cmp	r3, #0
 8008470:	d0ef      	beq.n	8008452 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8008472:	4b0f      	ldr	r3, [pc, #60]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	4a0e      	ldr	r2, [pc, #56]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008478:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800847c:	6093      	str	r3, [r2, #8]
 800847e:	4b0c      	ldr	r3, [pc, #48]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800848a:	4909      	ldr	r1, [pc, #36]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800848c:	4313      	orrs	r3, r2
 800848e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008494:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8008498:	d30e      	bcc.n	80084b8 <HAL_RCC_OscConfig+0x288>
 800849a:	4b05      	ldr	r3, [pc, #20]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	f023 021f 	bic.w	r2, r3, #31
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a1b      	ldr	r3, [r3, #32]
 80084a6:	4902      	ldr	r1, [pc, #8]	; (80084b0 <HAL_RCC_OscConfig+0x280>)
 80084a8:	4313      	orrs	r3, r2
 80084aa:	60cb      	str	r3, [r1, #12]
 80084ac:	e04a      	b.n	8008544 <HAL_RCC_OscConfig+0x314>
 80084ae:	bf00      	nop
 80084b0:	46020c00 	.word	0x46020c00
 80084b4:	20000d04 	.word	0x20000d04
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084bc:	2b00      	cmp	r3, #0
 80084be:	da0a      	bge.n	80084d6 <HAL_RCC_OscConfig+0x2a6>
 80084c0:	4b98      	ldr	r3, [pc, #608]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6a1b      	ldr	r3, [r3, #32]
 80084cc:	015b      	lsls	r3, r3, #5
 80084ce:	4995      	ldr	r1, [pc, #596]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80084d0:	4313      	orrs	r3, r2
 80084d2:	60cb      	str	r3, [r1, #12]
 80084d4:	e036      	b.n	8008544 <HAL_RCC_OscConfig+0x314>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084de:	d30a      	bcc.n	80084f6 <HAL_RCC_OscConfig+0x2c6>
 80084e0:	4b90      	ldr	r3, [pc, #576]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a1b      	ldr	r3, [r3, #32]
 80084ec:	029b      	lsls	r3, r3, #10
 80084ee:	498d      	ldr	r1, [pc, #564]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80084f0:	4313      	orrs	r3, r2
 80084f2:	60cb      	str	r3, [r1, #12]
 80084f4:	e026      	b.n	8008544 <HAL_RCC_OscConfig+0x314>
 80084f6:	4b8b      	ldr	r3, [pc, #556]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	03db      	lsls	r3, r3, #15
 8008504:	4987      	ldr	r1, [pc, #540]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008506:	4313      	orrs	r3, r2
 8008508:	60cb      	str	r3, [r1, #12]
 800850a:	e01b      	b.n	8008544 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800850c:	4b85      	ldr	r3, [pc, #532]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a84      	ldr	r2, [pc, #528]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008512:	f023 0301 	bic.w	r3, r3, #1
 8008516:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008518:	f7fb f90c 	bl	8003734 <HAL_GetTick>
 800851c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800851e:	e009      	b.n	8008534 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008520:	f7fb f908 	bl	8003734 <HAL_GetTick>
 8008524:	4602      	mov	r2, r0
 8008526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008528:	1ad3      	subs	r3, r2, r3
 800852a:	2b02      	cmp	r3, #2
 800852c:	d902      	bls.n	8008534 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	f000 bd53 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8008534:	4b7b      	ldr	r3, [pc, #492]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f003 0304 	and.w	r3, r3, #4
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1ef      	bne.n	8008520 <HAL_RCC_OscConfig+0x2f0>
 8008540:	e000      	b.n	8008544 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8008542:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0301 	and.w	r3, r3, #1
 800854c:	2b00      	cmp	r3, #0
 800854e:	f000 808b 	beq.w	8008668 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8008552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008554:	2b08      	cmp	r3, #8
 8008556:	d005      	beq.n	8008564 <HAL_RCC_OscConfig+0x334>
 8008558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800855a:	2b0c      	cmp	r3, #12
 800855c:	d109      	bne.n	8008572 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800855e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008560:	2b03      	cmp	r3, #3
 8008562:	d106      	bne.n	8008572 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d17d      	bne.n	8008668 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	f000 bd34 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800857a:	d106      	bne.n	800858a <HAL_RCC_OscConfig+0x35a>
 800857c:	4b69      	ldr	r3, [pc, #420]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a68      	ldr	r2, [pc, #416]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008582:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008586:	6013      	str	r3, [r2, #0]
 8008588:	e041      	b.n	800860e <HAL_RCC_OscConfig+0x3de>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008592:	d112      	bne.n	80085ba <HAL_RCC_OscConfig+0x38a>
 8008594:	4b63      	ldr	r3, [pc, #396]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a62      	ldr	r2, [pc, #392]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 800859a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800859e:	6013      	str	r3, [r2, #0]
 80085a0:	4b60      	ldr	r3, [pc, #384]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a5f      	ldr	r2, [pc, #380]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085a6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80085aa:	6013      	str	r3, [r2, #0]
 80085ac:	4b5d      	ldr	r3, [pc, #372]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a5c      	ldr	r2, [pc, #368]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085b6:	6013      	str	r3, [r2, #0]
 80085b8:	e029      	b.n	800860e <HAL_RCC_OscConfig+0x3de>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80085c2:	d112      	bne.n	80085ea <HAL_RCC_OscConfig+0x3ba>
 80085c4:	4b57      	ldr	r3, [pc, #348]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a56      	ldr	r2, [pc, #344]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80085ce:	6013      	str	r3, [r2, #0]
 80085d0:	4b54      	ldr	r3, [pc, #336]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a53      	ldr	r2, [pc, #332]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085da:	6013      	str	r3, [r2, #0]
 80085dc:	4b51      	ldr	r3, [pc, #324]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a50      	ldr	r2, [pc, #320]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085e6:	6013      	str	r3, [r2, #0]
 80085e8:	e011      	b.n	800860e <HAL_RCC_OscConfig+0x3de>
 80085ea:	4b4e      	ldr	r3, [pc, #312]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a4d      	ldr	r2, [pc, #308]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80085f4:	6013      	str	r3, [r2, #0]
 80085f6:	4b4b      	ldr	r3, [pc, #300]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a4a      	ldr	r2, [pc, #296]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80085fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008600:	6013      	str	r3, [r2, #0]
 8008602:	4b48      	ldr	r3, [pc, #288]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a47      	ldr	r2, [pc, #284]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008608:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800860c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d014      	beq.n	8008640 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8008616:	f7fb f88d 	bl	8003734 <HAL_GetTick>
 800861a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800861c:	e009      	b.n	8008632 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800861e:	f7fb f889 	bl	8003734 <HAL_GetTick>
 8008622:	4602      	mov	r2, r0
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	1ad3      	subs	r3, r2, r3
 8008628:	2b64      	cmp	r3, #100	; 0x64
 800862a:	d902      	bls.n	8008632 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 800862c:	2303      	movs	r3, #3
 800862e:	f000 bcd4 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008632:	4b3c      	ldr	r3, [pc, #240]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800863a:	2b00      	cmp	r3, #0
 800863c:	d0ef      	beq.n	800861e <HAL_RCC_OscConfig+0x3ee>
 800863e:	e013      	b.n	8008668 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8008640:	f7fb f878 	bl	8003734 <HAL_GetTick>
 8008644:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008646:	e009      	b.n	800865c <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008648:	f7fb f874 	bl	8003734 <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	2b64      	cmp	r3, #100	; 0x64
 8008654:	d902      	bls.n	800865c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8008656:	2303      	movs	r3, #3
 8008658:	f000 bcbf 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800865c:	4b31      	ldr	r3, [pc, #196]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1ef      	bne.n	8008648 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f003 0302 	and.w	r3, r3, #2
 8008670:	2b00      	cmp	r3, #0
 8008672:	d05f      	beq.n	8008734 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8008674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008676:	2b04      	cmp	r3, #4
 8008678:	d005      	beq.n	8008686 <HAL_RCC_OscConfig+0x456>
 800867a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867c:	2b0c      	cmp	r3, #12
 800867e:	d114      	bne.n	80086aa <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008682:	2b02      	cmp	r3, #2
 8008684:	d111      	bne.n	80086aa <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d102      	bne.n	8008694 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	f000 bca3 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8008694:	4b23      	ldr	r3, [pc, #140]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008696:	691b      	ldr	r3, [r3, #16]
 8008698:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	041b      	lsls	r3, r3, #16
 80086a2:	4920      	ldr	r1, [pc, #128]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80086a8:	e044      	b.n	8008734 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	68db      	ldr	r3, [r3, #12]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d024      	beq.n	80086fc <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80086b2:	4b1c      	ldr	r3, [pc, #112]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a1b      	ldr	r2, [pc, #108]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80086b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086bc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80086be:	f7fb f839 	bl	8003734 <HAL_GetTick>
 80086c2:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80086c4:	e009      	b.n	80086da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086c6:	f7fb f835 	bl	8003734 <HAL_GetTick>
 80086ca:	4602      	mov	r2, r0
 80086cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ce:	1ad3      	subs	r3, r2, r3
 80086d0:	2b02      	cmp	r3, #2
 80086d2:	d902      	bls.n	80086da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80086d4:	2303      	movs	r3, #3
 80086d6:	f000 bc80 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80086da:	4b12      	ldr	r3, [pc, #72]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d0ef      	beq.n	80086c6 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80086e6:	4b0f      	ldr	r3, [pc, #60]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80086e8:	691b      	ldr	r3, [r3, #16]
 80086ea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	041b      	lsls	r3, r3, #16
 80086f4:	490b      	ldr	r1, [pc, #44]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80086f6:	4313      	orrs	r3, r2
 80086f8:	610b      	str	r3, [r1, #16]
 80086fa:	e01b      	b.n	8008734 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80086fc:	4b09      	ldr	r3, [pc, #36]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a08      	ldr	r2, [pc, #32]	; (8008724 <HAL_RCC_OscConfig+0x4f4>)
 8008702:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008706:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008708:	f7fb f814 	bl	8003734 <HAL_GetTick>
 800870c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800870e:	e00b      	b.n	8008728 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008710:	f7fb f810 	bl	8003734 <HAL_GetTick>
 8008714:	4602      	mov	r2, r0
 8008716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	2b02      	cmp	r3, #2
 800871c:	d904      	bls.n	8008728 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800871e:	2303      	movs	r3, #3
 8008720:	f000 bc5b 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
 8008724:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008728:	4baf      	ldr	r3, [pc, #700]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008730:	2b00      	cmp	r3, #0
 8008732:	d1ed      	bne.n	8008710 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f003 0308 	and.w	r3, r3, #8
 800873c:	2b00      	cmp	r3, #0
 800873e:	f000 80c8 	beq.w	80088d2 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8008742:	2300      	movs	r3, #0
 8008744:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008748:	4ba7      	ldr	r3, [pc, #668]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 800874a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800874e:	f003 0304 	and.w	r3, r3, #4
 8008752:	2b00      	cmp	r3, #0
 8008754:	d111      	bne.n	800877a <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008756:	4ba4      	ldr	r3, [pc, #656]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008758:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800875c:	4aa2      	ldr	r2, [pc, #648]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 800875e:	f043 0304 	orr.w	r3, r3, #4
 8008762:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8008766:	4ba0      	ldr	r3, [pc, #640]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008768:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800876c:	f003 0304 	and.w	r3, r3, #4
 8008770:	617b      	str	r3, [r7, #20]
 8008772:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8008774:	2301      	movs	r3, #1
 8008776:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800877a:	4b9c      	ldr	r3, [pc, #624]	; (80089ec <HAL_RCC_OscConfig+0x7bc>)
 800877c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800877e:	f003 0301 	and.w	r3, r3, #1
 8008782:	2b00      	cmp	r3, #0
 8008784:	d119      	bne.n	80087ba <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8008786:	4b99      	ldr	r3, [pc, #612]	; (80089ec <HAL_RCC_OscConfig+0x7bc>)
 8008788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800878a:	4a98      	ldr	r2, [pc, #608]	; (80089ec <HAL_RCC_OscConfig+0x7bc>)
 800878c:	f043 0301 	orr.w	r3, r3, #1
 8008790:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008792:	f7fa ffcf 	bl	8003734 <HAL_GetTick>
 8008796:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008798:	e009      	b.n	80087ae <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800879a:	f7fa ffcb 	bl	8003734 <HAL_GetTick>
 800879e:	4602      	mov	r2, r0
 80087a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a2:	1ad3      	subs	r3, r2, r3
 80087a4:	2b02      	cmp	r3, #2
 80087a6:	d902      	bls.n	80087ae <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	f000 bc16 	b.w	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80087ae:	4b8f      	ldr	r3, [pc, #572]	; (80089ec <HAL_RCC_OscConfig+0x7bc>)
 80087b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d0ef      	beq.n	800879a <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	695b      	ldr	r3, [r3, #20]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d05f      	beq.n	8008882 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80087c2:	4b89      	ldr	r3, [pc, #548]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80087c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80087c8:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	699a      	ldr	r2, [r3, #24]
 80087ce:	6a3b      	ldr	r3, [r7, #32]
 80087d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d037      	beq.n	8008848 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80087d8:	6a3b      	ldr	r3, [r7, #32]
 80087da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d006      	beq.n	80087f0 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80087e2:	6a3b      	ldr	r3, [r7, #32]
 80087e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d101      	bne.n	80087f0 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80087ec:	2301      	movs	r3, #1
 80087ee:	e3f4      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80087f0:	6a3b      	ldr	r3, [r7, #32]
 80087f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d01b      	beq.n	8008832 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80087fa:	4b7b      	ldr	r3, [pc, #492]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80087fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008800:	4a79      	ldr	r2, [pc, #484]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008802:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8008806:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 800880a:	f7fa ff93 	bl	8003734 <HAL_GetTick>
 800880e:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008810:	e008      	b.n	8008824 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008812:	f7fa ff8f 	bl	8003734 <HAL_GetTick>
 8008816:	4602      	mov	r2, r0
 8008818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800881a:	1ad3      	subs	r3, r2, r3
 800881c:	2b05      	cmp	r3, #5
 800881e:	d901      	bls.n	8008824 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8008820:	2303      	movs	r3, #3
 8008822:	e3da      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008824:	4b70      	ldr	r3, [pc, #448]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008826:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800882a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1ef      	bne.n	8008812 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8008832:	4b6d      	ldr	r3, [pc, #436]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008834:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008838:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	699b      	ldr	r3, [r3, #24]
 8008840:	4969      	ldr	r1, [pc, #420]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008842:	4313      	orrs	r3, r2
 8008844:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8008848:	4b67      	ldr	r3, [pc, #412]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 800884a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800884e:	4a66      	ldr	r2, [pc, #408]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008850:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008854:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8008858:	f7fa ff6c 	bl	8003734 <HAL_GetTick>
 800885c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800885e:	e008      	b.n	8008872 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008860:	f7fa ff68 	bl	8003734 <HAL_GetTick>
 8008864:	4602      	mov	r2, r0
 8008866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008868:	1ad3      	subs	r3, r2, r3
 800886a:	2b05      	cmp	r3, #5
 800886c:	d901      	bls.n	8008872 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800886e:	2303      	movs	r3, #3
 8008870:	e3b3      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8008872:	4b5d      	ldr	r3, [pc, #372]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008874:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008878:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d0ef      	beq.n	8008860 <HAL_RCC_OscConfig+0x630>
 8008880:	e01b      	b.n	80088ba <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8008882:	4b59      	ldr	r3, [pc, #356]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008884:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008888:	4a57      	ldr	r2, [pc, #348]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 800888a:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800888e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8008892:	f7fa ff4f 	bl	8003734 <HAL_GetTick>
 8008896:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008898:	e008      	b.n	80088ac <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800889a:	f7fa ff4b 	bl	8003734 <HAL_GetTick>
 800889e:	4602      	mov	r2, r0
 80088a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088a2:	1ad3      	subs	r3, r2, r3
 80088a4:	2b05      	cmp	r3, #5
 80088a6:	d901      	bls.n	80088ac <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80088a8:	2303      	movs	r3, #3
 80088aa:	e396      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80088ac:	4b4e      	ldr	r3, [pc, #312]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80088ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80088b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1ef      	bne.n	800889a <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80088ba:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80088be:	2b01      	cmp	r3, #1
 80088c0:	d107      	bne.n	80088d2 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088c2:	4b49      	ldr	r3, [pc, #292]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80088c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80088c8:	4a47      	ldr	r2, [pc, #284]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80088ca:	f023 0304 	bic.w	r3, r3, #4
 80088ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f003 0304 	and.w	r3, r3, #4
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f000 8111 	beq.w	8008b02 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80088e0:	2300      	movs	r3, #0
 80088e2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80088e6:	4b40      	ldr	r3, [pc, #256]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80088e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80088ec:	f003 0304 	and.w	r3, r3, #4
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d111      	bne.n	8008918 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80088f4:	4b3c      	ldr	r3, [pc, #240]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80088f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80088fa:	4a3b      	ldr	r2, [pc, #236]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80088fc:	f043 0304 	orr.w	r3, r3, #4
 8008900:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8008904:	4b38      	ldr	r3, [pc, #224]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008906:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800890a:	f003 0304 	and.w	r3, r3, #4
 800890e:	613b      	str	r3, [r7, #16]
 8008910:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8008912:	2301      	movs	r3, #1
 8008914:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008918:	4b34      	ldr	r3, [pc, #208]	; (80089ec <HAL_RCC_OscConfig+0x7bc>)
 800891a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891c:	f003 0301 	and.w	r3, r3, #1
 8008920:	2b00      	cmp	r3, #0
 8008922:	d118      	bne.n	8008956 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8008924:	4b31      	ldr	r3, [pc, #196]	; (80089ec <HAL_RCC_OscConfig+0x7bc>)
 8008926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008928:	4a30      	ldr	r2, [pc, #192]	; (80089ec <HAL_RCC_OscConfig+0x7bc>)
 800892a:	f043 0301 	orr.w	r3, r3, #1
 800892e:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008930:	f7fa ff00 	bl	8003734 <HAL_GetTick>
 8008934:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008936:	e008      	b.n	800894a <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008938:	f7fa fefc 	bl	8003734 <HAL_GetTick>
 800893c:	4602      	mov	r2, r0
 800893e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008940:	1ad3      	subs	r3, r2, r3
 8008942:	2b02      	cmp	r3, #2
 8008944:	d901      	bls.n	800894a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8008946:	2303      	movs	r3, #3
 8008948:	e347      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800894a:	4b28      	ldr	r3, [pc, #160]	; (80089ec <HAL_RCC_OscConfig+0x7bc>)
 800894c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800894e:	f003 0301 	and.w	r3, r3, #1
 8008952:	2b00      	cmp	r3, #0
 8008954:	d0f0      	beq.n	8008938 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	f003 0301 	and.w	r3, r3, #1
 800895e:	2b00      	cmp	r3, #0
 8008960:	d01f      	beq.n	80089a2 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	f003 0304 	and.w	r3, r3, #4
 800896a:	2b00      	cmp	r3, #0
 800896c:	d010      	beq.n	8008990 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800896e:	4b1e      	ldr	r3, [pc, #120]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008970:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008974:	4a1c      	ldr	r2, [pc, #112]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008976:	f043 0304 	orr.w	r3, r3, #4
 800897a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800897e:	4b1a      	ldr	r3, [pc, #104]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008980:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008984:	4a18      	ldr	r2, [pc, #96]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008986:	f043 0301 	orr.w	r3, r3, #1
 800898a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800898e:	e018      	b.n	80089c2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008990:	4b15      	ldr	r3, [pc, #84]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008992:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008996:	4a14      	ldr	r2, [pc, #80]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 8008998:	f043 0301 	orr.w	r3, r3, #1
 800899c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80089a0:	e00f      	b.n	80089c2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80089a2:	4b11      	ldr	r3, [pc, #68]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80089a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80089a8:	4a0f      	ldr	r2, [pc, #60]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80089aa:	f023 0301 	bic.w	r3, r3, #1
 80089ae:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80089b2:	4b0d      	ldr	r3, [pc, #52]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80089b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80089b8:	4a0b      	ldr	r2, [pc, #44]	; (80089e8 <HAL_RCC_OscConfig+0x7b8>)
 80089ba:	f023 0304 	bic.w	r3, r3, #4
 80089be:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d057      	beq.n	8008a7a <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80089ca:	f7fa feb3 	bl	8003734 <HAL_GetTick>
 80089ce:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80089d0:	e00e      	b.n	80089f0 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089d2:	f7fa feaf 	bl	8003734 <HAL_GetTick>
 80089d6:	4602      	mov	r2, r0
 80089d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089da:	1ad3      	subs	r3, r2, r3
 80089dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d905      	bls.n	80089f0 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80089e4:	2303      	movs	r3, #3
 80089e6:	e2f8      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
 80089e8:	46020c00 	.word	0x46020c00
 80089ec:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80089f0:	4b9c      	ldr	r3, [pc, #624]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 80089f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80089f6:	f003 0302 	and.w	r3, r3, #2
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d0e9      	beq.n	80089d2 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	689b      	ldr	r3, [r3, #8]
 8008a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d01b      	beq.n	8008a42 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008a0a:	4b96      	ldr	r3, [pc, #600]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008a0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008a10:	4a94      	ldr	r2, [pc, #592]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008a12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a16:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8008a1a:	e00a      	b.n	8008a32 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a1c:	f7fa fe8a 	bl	8003734 <HAL_GetTick>
 8008a20:	4602      	mov	r2, r0
 8008a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a24:	1ad3      	subs	r3, r2, r3
 8008a26:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d901      	bls.n	8008a32 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	e2d3      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8008a32:	4b8c      	ldr	r3, [pc, #560]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008a34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008a38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d0ed      	beq.n	8008a1c <HAL_RCC_OscConfig+0x7ec>
 8008a40:	e053      	b.n	8008aea <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008a42:	4b88      	ldr	r3, [pc, #544]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008a44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008a48:	4a86      	ldr	r2, [pc, #536]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008a4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a4e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008a52:	e00a      	b.n	8008a6a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a54:	f7fa fe6e 	bl	8003734 <HAL_GetTick>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d901      	bls.n	8008a6a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8008a66:	2303      	movs	r3, #3
 8008a68:	e2b7      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008a6a:	4b7e      	ldr	r3, [pc, #504]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008a6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008a70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d1ed      	bne.n	8008a54 <HAL_RCC_OscConfig+0x824>
 8008a78:	e037      	b.n	8008aea <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8008a7a:	f7fa fe5b 	bl	8003734 <HAL_GetTick>
 8008a7e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008a80:	e00a      	b.n	8008a98 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a82:	f7fa fe57 	bl	8003734 <HAL_GetTick>
 8008a86:	4602      	mov	r2, r0
 8008a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a8a:	1ad3      	subs	r3, r2, r3
 8008a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d901      	bls.n	8008a98 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8008a94:	2303      	movs	r3, #3
 8008a96:	e2a0      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008a98:	4b72      	ldr	r3, [pc, #456]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008a9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008a9e:	f003 0302 	and.w	r3, r3, #2
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1ed      	bne.n	8008a82 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8008aa6:	4b6f      	ldr	r3, [pc, #444]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008aa8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008aac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d01a      	beq.n	8008aea <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008ab4:	4b6b      	ldr	r3, [pc, #428]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008ab6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008aba:	4a6a      	ldr	r2, [pc, #424]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008abc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ac0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008ac4:	e00a      	b.n	8008adc <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ac6:	f7fa fe35 	bl	8003734 <HAL_GetTick>
 8008aca:	4602      	mov	r2, r0
 8008acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ace:	1ad3      	subs	r3, r2, r3
 8008ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d901      	bls.n	8008adc <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8008ad8:	2303      	movs	r3, #3
 8008ada:	e27e      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008adc:	4b61      	ldr	r3, [pc, #388]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008ade:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008ae2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1ed      	bne.n	8008ac6 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008aea:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d107      	bne.n	8008b02 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008af2:	4b5c      	ldr	r3, [pc, #368]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008af8:	4a5a      	ldr	r2, [pc, #360]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008afa:	f023 0304 	bic.w	r3, r3, #4
 8008afe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f003 0320 	and.w	r3, r3, #32
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d036      	beq.n	8008b7c <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d019      	beq.n	8008b4a <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8008b16:	4b53      	ldr	r3, [pc, #332]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a52      	ldr	r2, [pc, #328]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008b1c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008b20:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008b22:	f7fa fe07 	bl	8003734 <HAL_GetTick>
 8008b26:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008b28:	e008      	b.n	8008b3c <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b2a:	f7fa fe03 	bl	8003734 <HAL_GetTick>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b32:	1ad3      	subs	r3, r2, r3
 8008b34:	2b02      	cmp	r3, #2
 8008b36:	d901      	bls.n	8008b3c <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8008b38:	2303      	movs	r3, #3
 8008b3a:	e24e      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008b3c:	4b49      	ldr	r3, [pc, #292]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d0f0      	beq.n	8008b2a <HAL_RCC_OscConfig+0x8fa>
 8008b48:	e018      	b.n	8008b7c <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8008b4a:	4b46      	ldr	r3, [pc, #280]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a45      	ldr	r2, [pc, #276]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008b50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b54:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008b56:	f7fa fded 	bl	8003734 <HAL_GetTick>
 8008b5a:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008b5c:	e008      	b.n	8008b70 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b5e:	f7fa fde9 	bl	8003734 <HAL_GetTick>
 8008b62:	4602      	mov	r2, r0
 8008b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b66:	1ad3      	subs	r3, r2, r3
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	d901      	bls.n	8008b70 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8008b6c:	2303      	movs	r3, #3
 8008b6e:	e234      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008b70:	4b3c      	ldr	r3, [pc, #240]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d1f0      	bne.n	8008b5e <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d036      	beq.n	8008bf6 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d019      	beq.n	8008bc4 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8008b90:	4b34      	ldr	r3, [pc, #208]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a33      	ldr	r2, [pc, #204]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008b96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008b9a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008b9c:	f7fa fdca 	bl	8003734 <HAL_GetTick>
 8008ba0:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8008ba2:	e008      	b.n	8008bb6 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8008ba4:	f7fa fdc6 	bl	8003734 <HAL_GetTick>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d901      	bls.n	8008bb6 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8008bb2:	2303      	movs	r3, #3
 8008bb4:	e211      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8008bb6:	4b2b      	ldr	r3, [pc, #172]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d0f0      	beq.n	8008ba4 <HAL_RCC_OscConfig+0x974>
 8008bc2:	e018      	b.n	8008bf6 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8008bc4:	4b27      	ldr	r3, [pc, #156]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a26      	ldr	r2, [pc, #152]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008bca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008bce:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008bd0:	f7fa fdb0 	bl	8003734 <HAL_GetTick>
 8008bd4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8008bd6:	e008      	b.n	8008bea <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8008bd8:	f7fa fdac 	bl	8003734 <HAL_GetTick>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be0:	1ad3      	subs	r3, r2, r3
 8008be2:	2b02      	cmp	r3, #2
 8008be4:	d901      	bls.n	8008bea <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8008be6:	2303      	movs	r3, #3
 8008be8:	e1f7      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8008bea:	4b1e      	ldr	r3, [pc, #120]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d1f0      	bne.n	8008bd8 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d07f      	beq.n	8008d02 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d062      	beq.n	8008cd0 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8008c0a:	4b16      	ldr	r3, [pc, #88]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	4a15      	ldr	r2, [pc, #84]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008c10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008c14:	6093      	str	r3, [r2, #8]
 8008c16:	4b13      	ldr	r3, [pc, #76]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c22:	4910      	ldr	r1, [pc, #64]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008c24:	4313      	orrs	r3, r2
 8008c26:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c2c:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8008c30:	d309      	bcc.n	8008c46 <HAL_RCC_OscConfig+0xa16>
 8008c32:	4b0c      	ldr	r3, [pc, #48]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	f023 021f 	bic.w	r2, r3, #31
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a1b      	ldr	r3, [r3, #32]
 8008c3e:	4909      	ldr	r1, [pc, #36]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008c40:	4313      	orrs	r3, r2
 8008c42:	60cb      	str	r3, [r1, #12]
 8008c44:	e02a      	b.n	8008c9c <HAL_RCC_OscConfig+0xa6c>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	da0c      	bge.n	8008c68 <HAL_RCC_OscConfig+0xa38>
 8008c4e:	4b05      	ldr	r3, [pc, #20]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008c50:	68db      	ldr	r3, [r3, #12]
 8008c52:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6a1b      	ldr	r3, [r3, #32]
 8008c5a:	015b      	lsls	r3, r3, #5
 8008c5c:	4901      	ldr	r1, [pc, #4]	; (8008c64 <HAL_RCC_OscConfig+0xa34>)
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	60cb      	str	r3, [r1, #12]
 8008c62:	e01b      	b.n	8008c9c <HAL_RCC_OscConfig+0xa6c>
 8008c64:	46020c00 	.word	0x46020c00
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c70:	d30a      	bcc.n	8008c88 <HAL_RCC_OscConfig+0xa58>
 8008c72:	4ba1      	ldr	r3, [pc, #644]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6a1b      	ldr	r3, [r3, #32]
 8008c7e:	029b      	lsls	r3, r3, #10
 8008c80:	499d      	ldr	r1, [pc, #628]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008c82:	4313      	orrs	r3, r2
 8008c84:	60cb      	str	r3, [r1, #12]
 8008c86:	e009      	b.n	8008c9c <HAL_RCC_OscConfig+0xa6c>
 8008c88:	4b9b      	ldr	r3, [pc, #620]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6a1b      	ldr	r3, [r3, #32]
 8008c94:	03db      	lsls	r3, r3, #15
 8008c96:	4998      	ldr	r1, [pc, #608]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8008c9c:	4b96      	ldr	r3, [pc, #600]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4a95      	ldr	r2, [pc, #596]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008ca2:	f043 0310 	orr.w	r3, r3, #16
 8008ca6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008ca8:	f7fa fd44 	bl	8003734 <HAL_GetTick>
 8008cac:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8008cae:	e008      	b.n	8008cc2 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8008cb0:	f7fa fd40 	bl	8003734 <HAL_GetTick>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cb8:	1ad3      	subs	r3, r2, r3
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d901      	bls.n	8008cc2 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8008cbe:	2303      	movs	r3, #3
 8008cc0:	e18b      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8008cc2:	4b8d      	ldr	r3, [pc, #564]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f003 0320 	and.w	r3, r3, #32
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d0f0      	beq.n	8008cb0 <HAL_RCC_OscConfig+0xa80>
 8008cce:	e018      	b.n	8008d02 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8008cd0:	4b89      	ldr	r3, [pc, #548]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a88      	ldr	r2, [pc, #544]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008cd6:	f023 0310 	bic.w	r3, r3, #16
 8008cda:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008cdc:	f7fa fd2a 	bl	8003734 <HAL_GetTick>
 8008ce0:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8008ce2:	e008      	b.n	8008cf6 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8008ce4:	f7fa fd26 	bl	8003734 <HAL_GetTick>
 8008ce8:	4602      	mov	r2, r0
 8008cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cec:	1ad3      	subs	r3, r2, r3
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	d901      	bls.n	8008cf6 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	e171      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8008cf6:	4b80      	ldr	r3, [pc, #512]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f003 0320 	and.w	r3, r3, #32
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1f0      	bne.n	8008ce4 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f000 8166 	beq.w	8008fd8 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008d12:	4b79      	ldr	r3, [pc, #484]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008d14:	69db      	ldr	r3, [r3, #28]
 8008d16:	f003 030c 	and.w	r3, r3, #12
 8008d1a:	2b0c      	cmp	r3, #12
 8008d1c:	f000 80f2 	beq.w	8008f04 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d24:	2b02      	cmp	r3, #2
 8008d26:	f040 80c5 	bne.w	8008eb4 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8008d2a:	4b73      	ldr	r3, [pc, #460]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a72      	ldr	r2, [pc, #456]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008d30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d34:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008d36:	f7fa fcfd 	bl	8003734 <HAL_GetTick>
 8008d3a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008d3c:	e008      	b.n	8008d50 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d3e:	f7fa fcf9 	bl	8003734 <HAL_GetTick>
 8008d42:	4602      	mov	r2, r0
 8008d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d46:	1ad3      	subs	r3, r2, r3
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d901      	bls.n	8008d50 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e144      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008d50:	4b69      	ldr	r3, [pc, #420]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d1f0      	bne.n	8008d3e <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008d5c:	4b66      	ldr	r3, [pc, #408]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d62:	f003 0304 	and.w	r3, r3, #4
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d111      	bne.n	8008d8e <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8008d6a:	4b63      	ldr	r3, [pc, #396]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d70:	4a61      	ldr	r2, [pc, #388]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008d72:	f043 0304 	orr.w	r3, r3, #4
 8008d76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8008d7a:	4b5f      	ldr	r3, [pc, #380]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d80:	f003 0304 	and.w	r3, r3, #4
 8008d84:	60fb      	str	r3, [r7, #12]
 8008d86:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8008d8e:	4b5b      	ldr	r3, [pc, #364]	; (8008efc <HAL_RCC_OscConfig+0xccc>)
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d96:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008d9a:	d102      	bne.n	8008da2 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8008da2:	4b56      	ldr	r3, [pc, #344]	; (8008efc <HAL_RCC_OscConfig+0xccc>)
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	4a55      	ldr	r2, [pc, #340]	; (8008efc <HAL_RCC_OscConfig+0xccc>)
 8008da8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008dac:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8008dae:	4b52      	ldr	r3, [pc, #328]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008db6:	f023 0303 	bic.w	r3, r3, #3
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008dc2:	3a01      	subs	r2, #1
 8008dc4:	0212      	lsls	r2, r2, #8
 8008dc6:	4311      	orrs	r1, r2
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008dcc:	430a      	orrs	r2, r1
 8008dce:	494a      	ldr	r1, [pc, #296]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	628b      	str	r3, [r1, #40]	; 0x28
 8008dd4:	4b48      	ldr	r3, [pc, #288]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008dd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008dd8:	4b49      	ldr	r3, [pc, #292]	; (8008f00 <HAL_RCC_OscConfig+0xcd0>)
 8008dda:	4013      	ands	r3, r2
 8008ddc:	687a      	ldr	r2, [r7, #4]
 8008dde:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008de0:	3a01      	subs	r2, #1
 8008de2:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008de6:	687a      	ldr	r2, [r7, #4]
 8008de8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008dea:	3a01      	subs	r2, #1
 8008dec:	0252      	lsls	r2, r2, #9
 8008dee:	b292      	uxth	r2, r2
 8008df0:	4311      	orrs	r1, r2
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008df6:	3a01      	subs	r2, #1
 8008df8:	0412      	lsls	r2, r2, #16
 8008dfa:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008dfe:	4311      	orrs	r1, r2
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008e04:	3a01      	subs	r2, #1
 8008e06:	0612      	lsls	r2, r2, #24
 8008e08:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008e0c:	430a      	orrs	r2, r1
 8008e0e:	493a      	ldr	r1, [pc, #232]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e10:	4313      	orrs	r3, r2
 8008e12:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008e14:	4b38      	ldr	r3, [pc, #224]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e18:	4a37      	ldr	r2, [pc, #220]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e1a:	f023 0310 	bic.w	r3, r3, #16
 8008e1e:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e24:	4a34      	ldr	r2, [pc, #208]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e26:	00db      	lsls	r3, r3, #3
 8008e28:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008e2a:	4b33      	ldr	r3, [pc, #204]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e2e:	4a32      	ldr	r2, [pc, #200]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e30:	f043 0310 	orr.w	r3, r3, #16
 8008e34:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8008e36:	4b30      	ldr	r3, [pc, #192]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e3a:	f023 020c 	bic.w	r2, r3, #12
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e42:	492d      	ldr	r1, [pc, #180]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e44:	4313      	orrs	r3, r2
 8008e46:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 8008e48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d105      	bne.n	8008e5c <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8008e50:	4b2a      	ldr	r3, [pc, #168]	; (8008efc <HAL_RCC_OscConfig+0xccc>)
 8008e52:	68db      	ldr	r3, [r3, #12]
 8008e54:	4a29      	ldr	r2, [pc, #164]	; (8008efc <HAL_RCC_OscConfig+0xccc>)
 8008e56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e5a:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8008e5c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d107      	bne.n	8008e74 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8008e64:	4b24      	ldr	r3, [pc, #144]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e6a:	4a23      	ldr	r2, [pc, #140]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e6c:	f023 0304 	bic.w	r3, r3, #4
 8008e70:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008e74:	4b20      	ldr	r3, [pc, #128]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e78:	4a1f      	ldr	r2, [pc, #124]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e7e:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8008e80:	4b1d      	ldr	r3, [pc, #116]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a1c      	ldr	r2, [pc, #112]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008e86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008e8a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008e8c:	f7fa fc52 	bl	8003734 <HAL_GetTick>
 8008e90:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008e92:	e008      	b.n	8008ea6 <HAL_RCC_OscConfig+0xc76>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e94:	f7fa fc4e 	bl	8003734 <HAL_GetTick>
 8008e98:	4602      	mov	r2, r0
 8008e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e9c:	1ad3      	subs	r3, r2, r3
 8008e9e:	2b02      	cmp	r3, #2
 8008ea0:	d901      	bls.n	8008ea6 <HAL_RCC_OscConfig+0xc76>
          {
            return HAL_TIMEOUT;
 8008ea2:	2303      	movs	r3, #3
 8008ea4:	e099      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008ea6:	4b14      	ldr	r3, [pc, #80]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d0f0      	beq.n	8008e94 <HAL_RCC_OscConfig+0xc64>
 8008eb2:	e091      	b.n	8008fd8 <HAL_RCC_OscConfig+0xda8>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8008eb4:	4b10      	ldr	r3, [pc, #64]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a0f      	ldr	r2, [pc, #60]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008eba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008ebe:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008ec0:	f7fa fc38 	bl	8003734 <HAL_GetTick>
 8008ec4:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008ec6:	e008      	b.n	8008eda <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ec8:	f7fa fc34 	bl	8003734 <HAL_GetTick>
 8008ecc:	4602      	mov	r2, r0
 8008ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	2b02      	cmp	r3, #2
 8008ed4:	d901      	bls.n	8008eda <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8008ed6:	2303      	movs	r3, #3
 8008ed8:	e07f      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008eda:	4b07      	ldr	r3, [pc, #28]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1f0      	bne.n	8008ec8 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8008ee6:	4b04      	ldr	r3, [pc, #16]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eea:	4a03      	ldr	r2, [pc, #12]	; (8008ef8 <HAL_RCC_OscConfig+0xcc8>)
 8008eec:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8008ef0:	f023 0303 	bic.w	r3, r3, #3
 8008ef4:	6293      	str	r3, [r2, #40]	; 0x28
 8008ef6:	e06f      	b.n	8008fd8 <HAL_RCC_OscConfig+0xda8>
 8008ef8:	46020c00 	.word	0x46020c00
 8008efc:	46020800 	.word	0x46020800
 8008f00:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8008f04:	4b37      	ldr	r3, [pc, #220]	; (8008fe4 <HAL_RCC_OscConfig+0xdb4>)
 8008f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f08:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008f0a:	4b36      	ldr	r3, [pc, #216]	; (8008fe4 <HAL_RCC_OscConfig+0xdb4>)
 8008f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f0e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d039      	beq.n	8008f8c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	f003 0203 	and.w	r2, r3, #3
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d132      	bne.n	8008f8c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8008f26:	69fb      	ldr	r3, [r7, #28]
 8008f28:	0a1b      	lsrs	r3, r3, #8
 8008f2a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f32:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d129      	bne.n	8008f8c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008f38:	69fb      	ldr	r3, [r7, #28]
 8008f3a:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d122      	bne.n	8008f8c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f50:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d11a      	bne.n	8008f8c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8008f56:	69bb      	ldr	r3, [r7, #24]
 8008f58:	0a5b      	lsrs	r3, r3, #9
 8008f5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f62:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d111      	bne.n	8008f8c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	0c1b      	lsrs	r3, r3, #16
 8008f6c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f74:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d108      	bne.n	8008f8c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8008f7a:	69bb      	ldr	r3, [r7, #24]
 8008f7c:	0e1b      	lsrs	r3, r3, #24
 8008f7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f86:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d001      	beq.n	8008f90 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e024      	b.n	8008fda <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008f90:	4b14      	ldr	r3, [pc, #80]	; (8008fe4 <HAL_RCC_OscConfig+0xdb4>)
 8008f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f94:	08db      	lsrs	r3, r3, #3
 8008f96:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d01a      	beq.n	8008fd8 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008fa2:	4b10      	ldr	r3, [pc, #64]	; (8008fe4 <HAL_RCC_OscConfig+0xdb4>)
 8008fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa6:	4a0f      	ldr	r2, [pc, #60]	; (8008fe4 <HAL_RCC_OscConfig+0xdb4>)
 8008fa8:	f023 0310 	bic.w	r3, r3, #16
 8008fac:	6293      	str	r3, [r2, #40]	; 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fae:	f7fa fbc1 	bl	8003734 <HAL_GetTick>
 8008fb2:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8008fb4:	bf00      	nop
 8008fb6:	f7fa fbbd 	bl	8003734 <HAL_GetTick>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d0f9      	beq.n	8008fb6 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008fc6:	4a07      	ldr	r2, [pc, #28]	; (8008fe4 <HAL_RCC_OscConfig+0xdb4>)
 8008fc8:	00db      	lsls	r3, r3, #3
 8008fca:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008fcc:	4b05      	ldr	r3, [pc, #20]	; (8008fe4 <HAL_RCC_OscConfig+0xdb4>)
 8008fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fd0:	4a04      	ldr	r2, [pc, #16]	; (8008fe4 <HAL_RCC_OscConfig+0xdb4>)
 8008fd2:	f043 0310 	orr.w	r3, r3, #16
 8008fd6:	6293      	str	r3, [r2, #40]	; 0x28
      }
    }
  }
  return HAL_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3738      	adds	r7, #56	; 0x38
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
 8008fe2:	bf00      	nop
 8008fe4:	46020c00 	.word	0x46020c00

08008fe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b086      	sub	sp, #24
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d101      	bne.n	8008ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	e1d9      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ffc:	4b9b      	ldr	r3, [pc, #620]	; (800926c <HAL_RCC_ClockConfig+0x284>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f003 030f 	and.w	r3, r3, #15
 8009004:	683a      	ldr	r2, [r7, #0]
 8009006:	429a      	cmp	r2, r3
 8009008:	d910      	bls.n	800902c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800900a:	4b98      	ldr	r3, [pc, #608]	; (800926c <HAL_RCC_ClockConfig+0x284>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f023 020f 	bic.w	r2, r3, #15
 8009012:	4996      	ldr	r1, [pc, #600]	; (800926c <HAL_RCC_ClockConfig+0x284>)
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	4313      	orrs	r3, r2
 8009018:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800901a:	4b94      	ldr	r3, [pc, #592]	; (800926c <HAL_RCC_ClockConfig+0x284>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f003 030f 	and.w	r3, r3, #15
 8009022:	683a      	ldr	r2, [r7, #0]
 8009024:	429a      	cmp	r2, r3
 8009026:	d001      	beq.n	800902c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	e1c1      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f003 0310 	and.w	r3, r3, #16
 8009034:	2b00      	cmp	r3, #0
 8009036:	d010      	beq.n	800905a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	695a      	ldr	r2, [r3, #20]
 800903c:	4b8c      	ldr	r3, [pc, #560]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 800903e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009040:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009044:	429a      	cmp	r2, r3
 8009046:	d908      	bls.n	800905a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8009048:	4b89      	ldr	r3, [pc, #548]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 800904a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800904c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	695b      	ldr	r3, [r3, #20]
 8009054:	4986      	ldr	r1, [pc, #536]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009056:	4313      	orrs	r3, r2
 8009058:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f003 0308 	and.w	r3, r3, #8
 8009062:	2b00      	cmp	r3, #0
 8009064:	d012      	beq.n	800908c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	691a      	ldr	r2, [r3, #16]
 800906a:	4b81      	ldr	r3, [pc, #516]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 800906c:	6a1b      	ldr	r3, [r3, #32]
 800906e:	091b      	lsrs	r3, r3, #4
 8009070:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009074:	429a      	cmp	r2, r3
 8009076:	d909      	bls.n	800908c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8009078:	4b7d      	ldr	r3, [pc, #500]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 800907a:	6a1b      	ldr	r3, [r3, #32]
 800907c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	691b      	ldr	r3, [r3, #16]
 8009084:	011b      	lsls	r3, r3, #4
 8009086:	497a      	ldr	r1, [pc, #488]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009088:	4313      	orrs	r3, r2
 800908a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f003 0304 	and.w	r3, r3, #4
 8009094:	2b00      	cmp	r3, #0
 8009096:	d010      	beq.n	80090ba <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	68da      	ldr	r2, [r3, #12]
 800909c:	4b74      	ldr	r3, [pc, #464]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d908      	bls.n	80090ba <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80090a8:	4b71      	ldr	r3, [pc, #452]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80090aa:	6a1b      	ldr	r3, [r3, #32]
 80090ac:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	496e      	ldr	r1, [pc, #440]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80090b6:	4313      	orrs	r3, r2
 80090b8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f003 0302 	and.w	r3, r3, #2
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d010      	beq.n	80090e8 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	689a      	ldr	r2, [r3, #8]
 80090ca:	4b69      	ldr	r3, [pc, #420]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80090cc:	6a1b      	ldr	r3, [r3, #32]
 80090ce:	f003 030f 	and.w	r3, r3, #15
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d908      	bls.n	80090e8 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80090d6:	4b66      	ldr	r3, [pc, #408]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	f023 020f 	bic.w	r2, r3, #15
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	4963      	ldr	r1, [pc, #396]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80090e4:	4313      	orrs	r3, r2
 80090e6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f003 0301 	and.w	r3, r3, #1
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f000 80d2 	beq.w	800929a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80090f6:	2300      	movs	r3, #0
 80090f8:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	2b03      	cmp	r3, #3
 8009100:	d143      	bne.n	800918a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009102:	4b5b      	ldr	r3, [pc, #364]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009104:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009108:	f003 0304 	and.w	r3, r3, #4
 800910c:	2b00      	cmp	r3, #0
 800910e:	d110      	bne.n	8009132 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009110:	4b57      	ldr	r3, [pc, #348]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009116:	4a56      	ldr	r2, [pc, #344]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009118:	f043 0304 	orr.w	r3, r3, #4
 800911c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8009120:	4b53      	ldr	r3, [pc, #332]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009122:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009126:	f003 0304 	and.w	r3, r3, #4
 800912a:	60bb      	str	r3, [r7, #8]
 800912c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800912e:	2301      	movs	r3, #1
 8009130:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8009132:	f7fa faff 	bl	8003734 <HAL_GetTick>
 8009136:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8009138:	4b4e      	ldr	r3, [pc, #312]	; (8009274 <HAL_RCC_ClockConfig+0x28c>)
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00f      	beq.n	8009164 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8009144:	e008      	b.n	8009158 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8009146:	f7fa faf5 	bl	8003734 <HAL_GetTick>
 800914a:	4602      	mov	r2, r0
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	1ad3      	subs	r3, r2, r3
 8009150:	2b02      	cmp	r3, #2
 8009152:	d901      	bls.n	8009158 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8009154:	2303      	movs	r3, #3
 8009156:	e12b      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8009158:	4b46      	ldr	r3, [pc, #280]	; (8009274 <HAL_RCC_ClockConfig+0x28c>)
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d0f0      	beq.n	8009146 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009164:	7dfb      	ldrb	r3, [r7, #23]
 8009166:	2b01      	cmp	r3, #1
 8009168:	d107      	bne.n	800917a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800916a:	4b41      	ldr	r3, [pc, #260]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 800916c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009170:	4a3f      	ldr	r2, [pc, #252]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009172:	f023 0304 	bic.w	r3, r3, #4
 8009176:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800917a:	4b3d      	ldr	r3, [pc, #244]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009182:	2b00      	cmp	r3, #0
 8009184:	d121      	bne.n	80091ca <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8009186:	2301      	movs	r3, #1
 8009188:	e112      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	2b02      	cmp	r3, #2
 8009190:	d107      	bne.n	80091a2 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009192:	4b37      	ldr	r3, [pc, #220]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800919a:	2b00      	cmp	r3, #0
 800919c:	d115      	bne.n	80091ca <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	e106      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d107      	bne.n	80091ba <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80091aa:	4b31      	ldr	r3, [pc, #196]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f003 0304 	and.w	r3, r3, #4
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d109      	bne.n	80091ca <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e0fa      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80091ba:	4b2d      	ldr	r3, [pc, #180]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d101      	bne.n	80091ca <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	e0f2      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80091ca:	4b29      	ldr	r3, [pc, #164]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80091cc:	69db      	ldr	r3, [r3, #28]
 80091ce:	f023 0203 	bic.w	r2, r3, #3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	4926      	ldr	r1, [pc, #152]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 80091d8:	4313      	orrs	r3, r2
 80091da:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80091dc:	f7fa faaa 	bl	8003734 <HAL_GetTick>
 80091e0:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	2b03      	cmp	r3, #3
 80091e8:	d112      	bne.n	8009210 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80091ea:	e00a      	b.n	8009202 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091ec:	f7fa faa2 	bl	8003734 <HAL_GetTick>
 80091f0:	4602      	mov	r2, r0
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	1ad3      	subs	r3, r2, r3
 80091f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d901      	bls.n	8009202 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80091fe:	2303      	movs	r3, #3
 8009200:	e0d6      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009202:	4b1b      	ldr	r3, [pc, #108]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009204:	69db      	ldr	r3, [r3, #28]
 8009206:	f003 030c 	and.w	r3, r3, #12
 800920a:	2b0c      	cmp	r3, #12
 800920c:	d1ee      	bne.n	80091ec <HAL_RCC_ClockConfig+0x204>
 800920e:	e044      	b.n	800929a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	2b02      	cmp	r3, #2
 8009216:	d112      	bne.n	800923e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8009218:	e00a      	b.n	8009230 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800921a:	f7fa fa8b 	bl	8003734 <HAL_GetTick>
 800921e:	4602      	mov	r2, r0
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	1ad3      	subs	r3, r2, r3
 8009224:	f241 3288 	movw	r2, #5000	; 0x1388
 8009228:	4293      	cmp	r3, r2
 800922a:	d901      	bls.n	8009230 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800922c:	2303      	movs	r3, #3
 800922e:	e0bf      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8009230:	4b0f      	ldr	r3, [pc, #60]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009232:	69db      	ldr	r3, [r3, #28]
 8009234:	f003 030c 	and.w	r3, r3, #12
 8009238:	2b08      	cmp	r3, #8
 800923a:	d1ee      	bne.n	800921a <HAL_RCC_ClockConfig+0x232>
 800923c:	e02d      	b.n	800929a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d123      	bne.n	800928e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8009246:	e00a      	b.n	800925e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009248:	f7fa fa74 	bl	8003734 <HAL_GetTick>
 800924c:	4602      	mov	r2, r0
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	1ad3      	subs	r3, r2, r3
 8009252:	f241 3288 	movw	r2, #5000	; 0x1388
 8009256:	4293      	cmp	r3, r2
 8009258:	d901      	bls.n	800925e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800925a:	2303      	movs	r3, #3
 800925c:	e0a8      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800925e:	4b04      	ldr	r3, [pc, #16]	; (8009270 <HAL_RCC_ClockConfig+0x288>)
 8009260:	69db      	ldr	r3, [r3, #28]
 8009262:	f003 030c 	and.w	r3, r3, #12
 8009266:	2b00      	cmp	r3, #0
 8009268:	d1ee      	bne.n	8009248 <HAL_RCC_ClockConfig+0x260>
 800926a:	e016      	b.n	800929a <HAL_RCC_ClockConfig+0x2b2>
 800926c:	40022000 	.word	0x40022000
 8009270:	46020c00 	.word	0x46020c00
 8009274:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009278:	f7fa fa5c 	bl	8003734 <HAL_GetTick>
 800927c:	4602      	mov	r2, r0
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	1ad3      	subs	r3, r2, r3
 8009282:	f241 3288 	movw	r2, #5000	; 0x1388
 8009286:	4293      	cmp	r3, r2
 8009288:	d901      	bls.n	800928e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800928a:	2303      	movs	r3, #3
 800928c:	e090      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800928e:	4b4a      	ldr	r3, [pc, #296]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 8009290:	69db      	ldr	r3, [r3, #28]
 8009292:	f003 030c 	and.w	r3, r3, #12
 8009296:	2b04      	cmp	r3, #4
 8009298:	d1ee      	bne.n	8009278 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f003 0302 	and.w	r3, r3, #2
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d010      	beq.n	80092c8 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	689a      	ldr	r2, [r3, #8]
 80092aa:	4b43      	ldr	r3, [pc, #268]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 80092ac:	6a1b      	ldr	r3, [r3, #32]
 80092ae:	f003 030f 	and.w	r3, r3, #15
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d208      	bcs.n	80092c8 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80092b6:	4b40      	ldr	r3, [pc, #256]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 80092b8:	6a1b      	ldr	r3, [r3, #32]
 80092ba:	f023 020f 	bic.w	r2, r3, #15
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	493d      	ldr	r1, [pc, #244]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 80092c4:	4313      	orrs	r3, r2
 80092c6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80092c8:	4b3c      	ldr	r3, [pc, #240]	; (80093bc <HAL_RCC_ClockConfig+0x3d4>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f003 030f 	and.w	r3, r3, #15
 80092d0:	683a      	ldr	r2, [r7, #0]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d210      	bcs.n	80092f8 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092d6:	4b39      	ldr	r3, [pc, #228]	; (80093bc <HAL_RCC_ClockConfig+0x3d4>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f023 020f 	bic.w	r2, r3, #15
 80092de:	4937      	ldr	r1, [pc, #220]	; (80093bc <HAL_RCC_ClockConfig+0x3d4>)
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	4313      	orrs	r3, r2
 80092e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80092e6:	4b35      	ldr	r3, [pc, #212]	; (80093bc <HAL_RCC_ClockConfig+0x3d4>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f003 030f 	and.w	r3, r3, #15
 80092ee:	683a      	ldr	r2, [r7, #0]
 80092f0:	429a      	cmp	r2, r3
 80092f2:	d001      	beq.n	80092f8 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e05b      	b.n	80093b0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f003 0304 	and.w	r3, r3, #4
 8009300:	2b00      	cmp	r3, #0
 8009302:	d010      	beq.n	8009326 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	68da      	ldr	r2, [r3, #12]
 8009308:	4b2b      	ldr	r3, [pc, #172]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 800930a:	6a1b      	ldr	r3, [r3, #32]
 800930c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009310:	429a      	cmp	r2, r3
 8009312:	d208      	bcs.n	8009326 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8009314:	4b28      	ldr	r3, [pc, #160]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 8009316:	6a1b      	ldr	r3, [r3, #32]
 8009318:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	68db      	ldr	r3, [r3, #12]
 8009320:	4925      	ldr	r1, [pc, #148]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 8009322:	4313      	orrs	r3, r2
 8009324:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f003 0308 	and.w	r3, r3, #8
 800932e:	2b00      	cmp	r3, #0
 8009330:	d012      	beq.n	8009358 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	691a      	ldr	r2, [r3, #16]
 8009336:	4b20      	ldr	r3, [pc, #128]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 8009338:	6a1b      	ldr	r3, [r3, #32]
 800933a:	091b      	lsrs	r3, r3, #4
 800933c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009340:	429a      	cmp	r2, r3
 8009342:	d209      	bcs.n	8009358 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8009344:	4b1c      	ldr	r3, [pc, #112]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 8009346:	6a1b      	ldr	r3, [r3, #32]
 8009348:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	691b      	ldr	r3, [r3, #16]
 8009350:	011b      	lsls	r3, r3, #4
 8009352:	4919      	ldr	r1, [pc, #100]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 8009354:	4313      	orrs	r3, r2
 8009356:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f003 0310 	and.w	r3, r3, #16
 8009360:	2b00      	cmp	r3, #0
 8009362:	d010      	beq.n	8009386 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	695a      	ldr	r2, [r3, #20]
 8009368:	4b13      	ldr	r3, [pc, #76]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 800936a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009370:	429a      	cmp	r2, r3
 8009372:	d208      	bcs.n	8009386 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8009374:	4b10      	ldr	r3, [pc, #64]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 8009376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009378:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	695b      	ldr	r3, [r3, #20]
 8009380:	490d      	ldr	r1, [pc, #52]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 8009382:	4313      	orrs	r3, r2
 8009384:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8009386:	f000 f821 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800938a:	4602      	mov	r2, r0
 800938c:	4b0a      	ldr	r3, [pc, #40]	; (80093b8 <HAL_RCC_ClockConfig+0x3d0>)
 800938e:	6a1b      	ldr	r3, [r3, #32]
 8009390:	f003 030f 	and.w	r3, r3, #15
 8009394:	490a      	ldr	r1, [pc, #40]	; (80093c0 <HAL_RCC_ClockConfig+0x3d8>)
 8009396:	5ccb      	ldrb	r3, [r1, r3]
 8009398:	fa22 f303 	lsr.w	r3, r2, r3
 800939c:	4a09      	ldr	r2, [pc, #36]	; (80093c4 <HAL_RCC_ClockConfig+0x3dc>)
 800939e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80093a0:	4b09      	ldr	r3, [pc, #36]	; (80093c8 <HAL_RCC_ClockConfig+0x3e0>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4618      	mov	r0, r3
 80093a6:	f7fa f833 	bl	8003410 <HAL_InitTick>
 80093aa:	4603      	mov	r3, r0
 80093ac:	73fb      	strb	r3, [r7, #15]

  return status;
 80093ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3718      	adds	r7, #24
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	46020c00 	.word	0x46020c00
 80093bc:	40022000 	.word	0x40022000
 80093c0:	0800e2e4 	.word	0x0800e2e4
 80093c4:	20000d00 	.word	0x20000d00
 80093c8:	20000d04 	.word	0x20000d04

080093cc <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b08b      	sub	sp, #44	; 0x2c
 80093d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80093d2:	2300      	movs	r3, #0
 80093d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80093d6:	2300      	movs	r3, #0
 80093d8:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80093da:	4b78      	ldr	r3, [pc, #480]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80093dc:	69db      	ldr	r3, [r3, #28]
 80093de:	f003 030c 	and.w	r3, r3, #12
 80093e2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80093e4:	4b75      	ldr	r3, [pc, #468]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80093e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093e8:	f003 0303 	and.w	r3, r3, #3
 80093ec:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80093ee:	69bb      	ldr	r3, [r7, #24]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d005      	beq.n	8009400 <HAL_RCC_GetSysClockFreq+0x34>
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	2b0c      	cmp	r3, #12
 80093f8:	d121      	bne.n	800943e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d11e      	bne.n	800943e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8009400:	4b6e      	ldr	r3, [pc, #440]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009402:	689b      	ldr	r3, [r3, #8]
 8009404:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009408:	2b00      	cmp	r3, #0
 800940a:	d107      	bne.n	800941c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800940c:	4b6b      	ldr	r3, [pc, #428]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800940e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009412:	0b1b      	lsrs	r3, r3, #12
 8009414:	f003 030f 	and.w	r3, r3, #15
 8009418:	627b      	str	r3, [r7, #36]	; 0x24
 800941a:	e005      	b.n	8009428 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800941c:	4b67      	ldr	r3, [pc, #412]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800941e:	689b      	ldr	r3, [r3, #8]
 8009420:	0f1b      	lsrs	r3, r3, #28
 8009422:	f003 030f 	and.w	r3, r3, #15
 8009426:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009428:	4a65      	ldr	r2, [pc, #404]	; (80095c0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800942a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800942c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009430:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009432:	69bb      	ldr	r3, [r7, #24]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d110      	bne.n	800945a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800943a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800943c:	e00d      	b.n	800945a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800943e:	4b5f      	ldr	r3, [pc, #380]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009440:	69db      	ldr	r3, [r3, #28]
 8009442:	f003 030c 	and.w	r3, r3, #12
 8009446:	2b04      	cmp	r3, #4
 8009448:	d102      	bne.n	8009450 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800944a:	4b5e      	ldr	r3, [pc, #376]	; (80095c4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800944c:	623b      	str	r3, [r7, #32]
 800944e:	e004      	b.n	800945a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009450:	69bb      	ldr	r3, [r7, #24]
 8009452:	2b08      	cmp	r3, #8
 8009454:	d101      	bne.n	800945a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009456:	4b5b      	ldr	r3, [pc, #364]	; (80095c4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8009458:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800945a:	69bb      	ldr	r3, [r7, #24]
 800945c:	2b0c      	cmp	r3, #12
 800945e:	f040 80a5 	bne.w	80095ac <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8009462:	4b56      	ldr	r3, [pc, #344]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009466:	f003 0303 	and.w	r3, r3, #3
 800946a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800946c:	4b53      	ldr	r3, [pc, #332]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800946e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009470:	0a1b      	lsrs	r3, r3, #8
 8009472:	f003 030f 	and.w	r3, r3, #15
 8009476:	3301      	adds	r3, #1
 8009478:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800947a:	4b50      	ldr	r3, [pc, #320]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800947c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800947e:	091b      	lsrs	r3, r3, #4
 8009480:	f003 0301 	and.w	r3, r3, #1
 8009484:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8009486:	4b4d      	ldr	r3, [pc, #308]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800948a:	08db      	lsrs	r3, r3, #3
 800948c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009490:	68ba      	ldr	r2, [r7, #8]
 8009492:	fb02 f303 	mul.w	r3, r2, r3
 8009496:	ee07 3a90 	vmov	s15, r3
 800949a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800949e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	2b02      	cmp	r3, #2
 80094a6:	d003      	beq.n	80094b0 <HAL_RCC_GetSysClockFreq+0xe4>
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	2b03      	cmp	r3, #3
 80094ac:	d022      	beq.n	80094f4 <HAL_RCC_GetSysClockFreq+0x128>
 80094ae:	e043      	b.n	8009538 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	ee07 3a90 	vmov	s15, r3
 80094b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094ba:	eddf 6a43 	vldr	s13, [pc, #268]	; 80095c8 <HAL_RCC_GetSysClockFreq+0x1fc>
 80094be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094c2:	4b3e      	ldr	r3, [pc, #248]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80094c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ca:	ee07 3a90 	vmov	s15, r3
 80094ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80094d2:	ed97 6a01 	vldr	s12, [r7, #4]
 80094d6:	eddf 5a3d 	vldr	s11, [pc, #244]	; 80095cc <HAL_RCC_GetSysClockFreq+0x200>
 80094da:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80094e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094f2:	e046      	b.n	8009582 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	ee07 3a90 	vmov	s15, r3
 80094fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094fe:	eddf 6a32 	vldr	s13, [pc, #200]	; 80095c8 <HAL_RCC_GetSysClockFreq+0x1fc>
 8009502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009506:	4b2d      	ldr	r3, [pc, #180]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800950a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800950e:	ee07 3a90 	vmov	s15, r3
 8009512:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009516:	ed97 6a01 	vldr	s12, [r7, #4]
 800951a:	eddf 5a2c 	vldr	s11, [pc, #176]	; 80095cc <HAL_RCC_GetSysClockFreq+0x200>
 800951e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009522:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009526:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800952a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800952e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009532:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009536:	e024      	b.n	8009582 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800953a:	ee07 3a90 	vmov	s15, r3
 800953e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	ee07 3a90 	vmov	s15, r3
 8009548:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800954c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009550:	4b1a      	ldr	r3, [pc, #104]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009558:	ee07 3a90 	vmov	s15, r3
 800955c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009560:	ed97 6a01 	vldr	s12, [r7, #4]
 8009564:	eddf 5a19 	vldr	s11, [pc, #100]	; 80095cc <HAL_RCC_GetSysClockFreq+0x200>
 8009568:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800956c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009570:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009574:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800957c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009580:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8009582:	4b0e      	ldr	r3, [pc, #56]	; (80095bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009586:	0e1b      	lsrs	r3, r3, #24
 8009588:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800958c:	3301      	adds	r3, #1
 800958e:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	ee07 3a90 	vmov	s15, r3
 8009596:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800959a:	edd7 6a07 	vldr	s13, [r7, #28]
 800959e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095a6:	ee17 3a90 	vmov	r3, s15
 80095aa:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80095ac:	6a3b      	ldr	r3, [r7, #32]
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	372c      	adds	r7, #44	; 0x2c
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr
 80095ba:	bf00      	nop
 80095bc:	46020c00 	.word	0x46020c00
 80095c0:	0800e2fc 	.word	0x0800e2fc
 80095c4:	00f42400 	.word	0x00f42400
 80095c8:	4b742400 	.word	0x4b742400
 80095cc:	46000000 	.word	0x46000000

080095d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80095d4:	f7ff fefa 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 80095d8:	4602      	mov	r2, r0
 80095da:	4b07      	ldr	r3, [pc, #28]	; (80095f8 <HAL_RCC_GetHCLKFreq+0x28>)
 80095dc:	6a1b      	ldr	r3, [r3, #32]
 80095de:	f003 030f 	and.w	r3, r3, #15
 80095e2:	4906      	ldr	r1, [pc, #24]	; (80095fc <HAL_RCC_GetHCLKFreq+0x2c>)
 80095e4:	5ccb      	ldrb	r3, [r1, r3]
 80095e6:	fa22 f303 	lsr.w	r3, r2, r3
 80095ea:	4a05      	ldr	r2, [pc, #20]	; (8009600 <HAL_RCC_GetHCLKFreq+0x30>)
 80095ec:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80095ee:	4b04      	ldr	r3, [pc, #16]	; (8009600 <HAL_RCC_GetHCLKFreq+0x30>)
 80095f0:	681b      	ldr	r3, [r3, #0]
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	46020c00 	.word	0x46020c00
 80095fc:	0800e2e4 	.word	0x0800e2e4
 8009600:	20000d00 	.word	0x20000d00

08009604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8009608:	f7ff ffe2 	bl	80095d0 <HAL_RCC_GetHCLKFreq>
 800960c:	4602      	mov	r2, r0
 800960e:	4b05      	ldr	r3, [pc, #20]	; (8009624 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009610:	6a1b      	ldr	r3, [r3, #32]
 8009612:	091b      	lsrs	r3, r3, #4
 8009614:	f003 0307 	and.w	r3, r3, #7
 8009618:	4903      	ldr	r1, [pc, #12]	; (8009628 <HAL_RCC_GetPCLK1Freq+0x24>)
 800961a:	5ccb      	ldrb	r3, [r1, r3]
 800961c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009620:	4618      	mov	r0, r3
 8009622:	bd80      	pop	{r7, pc}
 8009624:	46020c00 	.word	0x46020c00
 8009628:	0800e2f4 	.word	0x0800e2f4

0800962c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8009630:	f7ff ffce 	bl	80095d0 <HAL_RCC_GetHCLKFreq>
 8009634:	4602      	mov	r2, r0
 8009636:	4b05      	ldr	r3, [pc, #20]	; (800964c <HAL_RCC_GetPCLK2Freq+0x20>)
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	0a1b      	lsrs	r3, r3, #8
 800963c:	f003 0307 	and.w	r3, r3, #7
 8009640:	4903      	ldr	r1, [pc, #12]	; (8009650 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009642:	5ccb      	ldrb	r3, [r1, r3]
 8009644:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009648:	4618      	mov	r0, r3
 800964a:	bd80      	pop	{r7, pc}
 800964c:	46020c00 	.word	0x46020c00
 8009650:	0800e2f4 	.word	0x0800e2f4

08009654 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8009658:	f7ff ffba 	bl	80095d0 <HAL_RCC_GetHCLKFreq>
 800965c:	4602      	mov	r2, r0
 800965e:	4b05      	ldr	r3, [pc, #20]	; (8009674 <HAL_RCC_GetPCLK3Freq+0x20>)
 8009660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009662:	091b      	lsrs	r3, r3, #4
 8009664:	f003 0307 	and.w	r3, r3, #7
 8009668:	4903      	ldr	r1, [pc, #12]	; (8009678 <HAL_RCC_GetPCLK3Freq+0x24>)
 800966a:	5ccb      	ldrb	r3, [r1, r3]
 800966c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009670:	4618      	mov	r0, r3
 8009672:	bd80      	pop	{r7, pc}
 8009674:	46020c00 	.word	0x46020c00
 8009678:	0800e2f4 	.word	0x0800e2f4

0800967c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 800967c:	b480      	push	{r7}
 800967e:	b083      	sub	sp, #12
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	221f      	movs	r2, #31
 800968a:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 800968c:	4b15      	ldr	r3, [pc, #84]	; (80096e4 <HAL_RCC_GetClockConfig+0x68>)
 800968e:	69db      	ldr	r3, [r3, #28]
 8009690:	f003 0203 	and.w	r2, r3, #3
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 8009698:	4b12      	ldr	r3, [pc, #72]	; (80096e4 <HAL_RCC_GetClockConfig+0x68>)
 800969a:	6a1b      	ldr	r3, [r3, #32]
 800969c:	f003 020f 	and.w	r2, r3, #15
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 80096a4:	4b0f      	ldr	r3, [pc, #60]	; (80096e4 <HAL_RCC_GetClockConfig+0x68>)
 80096a6:	6a1b      	ldr	r3, [r3, #32]
 80096a8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 80096b0:	4b0c      	ldr	r3, [pc, #48]	; (80096e4 <HAL_RCC_GetClockConfig+0x68>)
 80096b2:	6a1b      	ldr	r3, [r3, #32]
 80096b4:	091b      	lsrs	r3, r3, #4
 80096b6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 80096be:	4b09      	ldr	r3, [pc, #36]	; (80096e4 <HAL_RCC_GetClockConfig+0x68>)
 80096c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80096ca:	4b07      	ldr	r3, [pc, #28]	; (80096e8 <HAL_RCC_GetClockConfig+0x6c>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f003 020f 	and.w	r2, r3, #15
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	601a      	str	r2, [r3, #0]
}
 80096d6:	bf00      	nop
 80096d8:	370c      	adds	r7, #12
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	46020c00 	.word	0x46020c00
 80096e8:	40022000 	.word	0x40022000

080096ec <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80096ec:	b480      	push	{r7}
 80096ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 80096f0:	4b05      	ldr	r3, [pc, #20]	; (8009708 <HAL_RCC_EnableCSS+0x1c>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a04      	ldr	r2, [pc, #16]	; (8009708 <HAL_RCC_EnableCSS+0x1c>)
 80096f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80096fa:	6013      	str	r3, [r2, #0]
}
 80096fc:	bf00      	nop
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr
 8009706:	bf00      	nop
 8009708:	46020c00 	.word	0x46020c00

0800970c <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8009710:	4b07      	ldr	r3, [pc, #28]	; (8009730 <HAL_RCC_NMI_IRQHandler+0x24>)
 8009712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800971c:	d105      	bne.n	800972a <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800971e:	f000 f809 	bl	8009734 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8009722:	4b03      	ldr	r3, [pc, #12]	; (8009730 <HAL_RCC_NMI_IRQHandler+0x24>)
 8009724:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009728:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 800972a:	bf00      	nop
 800972c:	bd80      	pop	{r7, pc}
 800972e:	bf00      	nop
 8009730:	46020c00 	.word	0x46020c00

08009734 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8009734:	b480      	push	{r7}
 8009736:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 8009738:	bf00      	nop
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
	...

08009744 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b086      	sub	sp, #24
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800974c:	4b3e      	ldr	r3, [pc, #248]	; (8009848 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800974e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009752:	f003 0304 	and.w	r3, r3, #4
 8009756:	2b00      	cmp	r3, #0
 8009758:	d003      	beq.n	8009762 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800975a:	f7fe fcfb 	bl	8008154 <HAL_PWREx_GetVoltageRange>
 800975e:	6178      	str	r0, [r7, #20]
 8009760:	e019      	b.n	8009796 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009762:	4b39      	ldr	r3, [pc, #228]	; (8009848 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009764:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009768:	4a37      	ldr	r2, [pc, #220]	; (8009848 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800976a:	f043 0304 	orr.w	r3, r3, #4
 800976e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8009772:	4b35      	ldr	r3, [pc, #212]	; (8009848 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009774:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009778:	f003 0304 	and.w	r3, r3, #4
 800977c:	60fb      	str	r3, [r7, #12]
 800977e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009780:	f7fe fce8 	bl	8008154 <HAL_PWREx_GetVoltageRange>
 8009784:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009786:	4b30      	ldr	r3, [pc, #192]	; (8009848 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009788:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800978c:	4a2e      	ldr	r2, [pc, #184]	; (8009848 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800978e:	f023 0304 	bic.w	r3, r3, #4
 8009792:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800979c:	d003      	beq.n	80097a6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80097a4:	d109      	bne.n	80097ba <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097ac:	d202      	bcs.n	80097b4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80097ae:	2301      	movs	r3, #1
 80097b0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80097b2:	e033      	b.n	800981c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80097b4:	2300      	movs	r3, #0
 80097b6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80097b8:	e030      	b.n	800981c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097c0:	d208      	bcs.n	80097d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097c8:	d102      	bne.n	80097d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80097ca:	2303      	movs	r3, #3
 80097cc:	613b      	str	r3, [r7, #16]
 80097ce:	e025      	b.n	800981c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80097d0:	2301      	movs	r3, #1
 80097d2:	e035      	b.n	8009840 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097da:	d90f      	bls.n	80097fc <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d109      	bne.n	80097f6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80097e8:	d902      	bls.n	80097f0 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80097ea:	2300      	movs	r3, #0
 80097ec:	613b      	str	r3, [r7, #16]
 80097ee:	e015      	b.n	800981c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80097f0:	2301      	movs	r3, #1
 80097f2:	613b      	str	r3, [r7, #16]
 80097f4:	e012      	b.n	800981c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80097f6:	2300      	movs	r3, #0
 80097f8:	613b      	str	r3, [r7, #16]
 80097fa:	e00f      	b.n	800981c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009802:	d109      	bne.n	8009818 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800980a:	d102      	bne.n	8009812 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800980c:	2301      	movs	r3, #1
 800980e:	613b      	str	r3, [r7, #16]
 8009810:	e004      	b.n	800981c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8009812:	2302      	movs	r3, #2
 8009814:	613b      	str	r3, [r7, #16]
 8009816:	e001      	b.n	800981c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8009818:	2301      	movs	r3, #1
 800981a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800981c:	4b0b      	ldr	r3, [pc, #44]	; (800984c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f023 020f 	bic.w	r2, r3, #15
 8009824:	4909      	ldr	r1, [pc, #36]	; (800984c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	4313      	orrs	r3, r2
 800982a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800982c:	4b07      	ldr	r3, [pc, #28]	; (800984c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f003 030f 	and.w	r3, r3, #15
 8009834:	693a      	ldr	r2, [r7, #16]
 8009836:	429a      	cmp	r2, r3
 8009838:	d001      	beq.n	800983e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	e000      	b.n	8009840 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800983e:	2300      	movs	r3, #0
}
 8009840:	4618      	mov	r0, r3
 8009842:	3718      	adds	r7, #24
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}
 8009848:	46020c00 	.word	0x46020c00
 800984c:	40022000 	.word	0x40022000

08009850 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8009850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009854:	b0c8      	sub	sp, #288	; 0x120
 8009856:	af00      	add	r7, sp, #0
 8009858:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800985c:	2300      	movs	r3, #0
 800985e:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009862:	2300      	movs	r3, #0
 8009864:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009868:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800986c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009870:	f002 0401 	and.w	r4, r2, #1
 8009874:	2500      	movs	r5, #0
 8009876:	ea54 0305 	orrs.w	r3, r4, r5
 800987a:	d00b      	beq.n	8009894 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800987c:	4bd5      	ldr	r3, [pc, #852]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800987e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009882:	f023 0103 	bic.w	r1, r3, #3
 8009886:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800988a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800988c:	4ad1      	ldr	r2, [pc, #836]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800988e:	430b      	orrs	r3, r1
 8009890:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009894:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800989c:	f002 0802 	and.w	r8, r2, #2
 80098a0:	f04f 0900 	mov.w	r9, #0
 80098a4:	ea58 0309 	orrs.w	r3, r8, r9
 80098a8:	d00b      	beq.n	80098c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80098aa:	4bca      	ldr	r3, [pc, #808]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80098ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80098b0:	f023 010c 	bic.w	r1, r3, #12
 80098b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80098b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098ba:	4ac6      	ldr	r2, [pc, #792]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80098bc:	430b      	orrs	r3, r1
 80098be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80098c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80098c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ca:	f002 0a04 	and.w	sl, r2, #4
 80098ce:	f04f 0b00 	mov.w	fp, #0
 80098d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80098d6:	d00b      	beq.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80098d8:	4bbe      	ldr	r3, [pc, #760]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80098da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80098de:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80098e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80098e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098e8:	4aba      	ldr	r2, [pc, #744]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80098ea:	430b      	orrs	r3, r1
 80098ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80098f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80098f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f8:	f002 0308 	and.w	r3, r2, #8
 80098fc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009900:	2300      	movs	r3, #0
 8009902:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009906:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800990a:	460b      	mov	r3, r1
 800990c:	4313      	orrs	r3, r2
 800990e:	d00b      	beq.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8009910:	4bb0      	ldr	r3, [pc, #704]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009916:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800991a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800991e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009920:	4aac      	ldr	r2, [pc, #688]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009922:	430b      	orrs	r3, r1
 8009924:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009928:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800992c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009930:	f002 0310 	and.w	r3, r2, #16
 8009934:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009938:	2300      	movs	r3, #0
 800993a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800993e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8009942:	460b      	mov	r3, r1
 8009944:	4313      	orrs	r3, r2
 8009946:	d00b      	beq.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8009948:	4ba2      	ldr	r3, [pc, #648]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800994a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800994e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009952:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009958:	4a9e      	ldr	r2, [pc, #632]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800995a:	430b      	orrs	r3, r1
 800995c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009960:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009968:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800996c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009970:	2300      	movs	r3, #0
 8009972:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009976:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800997a:	460b      	mov	r3, r1
 800997c:	4313      	orrs	r3, r2
 800997e:	d00b      	beq.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8009980:	4b94      	ldr	r3, [pc, #592]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009982:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009986:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800998a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800998e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009990:	4a90      	ldr	r2, [pc, #576]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009992:	430b      	orrs	r3, r1
 8009994:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009998:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800999c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a0:	f002 0320 	and.w	r3, r2, #32
 80099a4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80099a8:	2300      	movs	r3, #0
 80099aa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80099ae:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 80099b2:	460b      	mov	r3, r1
 80099b4:	4313      	orrs	r3, r2
 80099b6:	d00b      	beq.n	80099d0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80099b8:	4b86      	ldr	r3, [pc, #536]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80099ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80099be:	f023 0107 	bic.w	r1, r3, #7
 80099c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80099c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80099c8:	4a82      	ldr	r2, [pc, #520]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80099ca:	430b      	orrs	r3, r1
 80099cc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80099d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80099d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d8:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80099dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80099e0:	2300      	movs	r3, #0
 80099e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80099e6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80099ea:	460b      	mov	r3, r1
 80099ec:	4313      	orrs	r3, r2
 80099ee:	d00b      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80099f0:	4b78      	ldr	r3, [pc, #480]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80099f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80099f6:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 80099fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80099fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a00:	4a74      	ldr	r2, [pc, #464]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009a02:	430b      	orrs	r3, r1
 8009a04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009a08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a10:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8009a14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009a18:	2300      	movs	r3, #0
 8009a1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009a1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009a22:	460b      	mov	r3, r1
 8009a24:	4313      	orrs	r3, r2
 8009a26:	d00b      	beq.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8009a28:	4b6a      	ldr	r3, [pc, #424]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009a2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009a2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009a32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009a36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a38:	4a66      	ldr	r2, [pc, #408]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009a3a:	430b      	orrs	r3, r1
 8009a3c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009a40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a48:	f402 7380 	and.w	r3, r2, #256	; 0x100
 8009a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009a50:	2300      	movs	r3, #0
 8009a52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009a56:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8009a5a:	460b      	mov	r3, r1
 8009a5c:	4313      	orrs	r3, r2
 8009a5e:	d00b      	beq.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8009a60:	4b5c      	ldr	r3, [pc, #368]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009a62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009a66:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8009a6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009a6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009a70:	4a58      	ldr	r2, [pc, #352]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009a72:	430b      	orrs	r3, r1
 8009a74:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009a78:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a80:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8009a84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009a88:	2300      	movs	r3, #0
 8009a8a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009a8e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8009a92:	460b      	mov	r3, r1
 8009a94:	4313      	orrs	r3, r2
 8009a96:	d00b      	beq.n	8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8009a98:	4b4e      	ldr	r3, [pc, #312]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009a9e:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 8009aa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009aa6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009aa8:	4a4a      	ldr	r2, [pc, #296]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009aaa:	430b      	orrs	r3, r1
 8009aac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 8009ab0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab8:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8009abc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009ac6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009aca:	460b      	mov	r3, r1
 8009acc:	4313      	orrs	r3, r2
 8009ace:	d00b      	beq.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 8009ad0:	4b40      	ldr	r3, [pc, #256]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009ad2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009ad6:	f023 7140 	bic.w	r1, r3, #50331648	; 0x3000000
 8009ada:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009ade:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ae0:	4a3c      	ldr	r2, [pc, #240]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009ae2:	430b      	orrs	r3, r1
 8009ae4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 8009ae8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af0:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8009af4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009af8:	2300      	movs	r3, #0
 8009afa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009afe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8009b02:	460b      	mov	r3, r1
 8009b04:	4313      	orrs	r3, r2
 8009b06:	d00c      	beq.n	8009b22 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8009b08:	4b32      	ldr	r3, [pc, #200]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009b0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009b0e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8009b12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b1a:	4a2e      	ldr	r2, [pc, #184]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009b1c:	430b      	orrs	r3, r1
 8009b1e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009b22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2a:	f402 7300 	and.w	r3, r2, #512	; 0x200
 8009b2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b32:	2300      	movs	r3, #0
 8009b34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009b38:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	d00c      	beq.n	8009b5c <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8009b42:	4b24      	ldr	r3, [pc, #144]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009b44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009b48:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 8009b4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009b54:	4a1f      	ldr	r2, [pc, #124]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009b56:	430b      	orrs	r3, r1
 8009b58:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009b5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8009b68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009b72:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009b76:	460b      	mov	r3, r1
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	d00c      	beq.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8009b7c:	4b15      	ldr	r3, [pc, #84]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b82:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 8009b86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b8e:	4a11      	ldr	r2, [pc, #68]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009b90:	430b      	orrs	r3, r1
 8009b92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8009b96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b9e:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8009ba2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009bac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	d010      	beq.n	8009bd8 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8009bb6:	4b07      	ldr	r3, [pc, #28]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009bb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009bbc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009bc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bc8:	4a02      	ldr	r2, [pc, #8]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009bca:	430b      	orrs	r3, r1
 8009bcc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8009bd0:	e002      	b.n	8009bd8 <HAL_RCCEx_PeriphCLKConfig+0x388>
 8009bd2:	bf00      	nop
 8009bd4:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009bd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be0:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8009be4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009be8:	2300      	movs	r3, #0
 8009bea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009bee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	d04c      	beq.n	8009c92 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8009bf8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009bfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009c00:	2b80      	cmp	r3, #128	; 0x80
 8009c02:	d02d      	beq.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8009c04:	2b80      	cmp	r3, #128	; 0x80
 8009c06:	d827      	bhi.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8009c08:	2b60      	cmp	r3, #96	; 0x60
 8009c0a:	d02b      	beq.n	8009c64 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8009c0c:	2b60      	cmp	r3, #96	; 0x60
 8009c0e:	d823      	bhi.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8009c10:	2b40      	cmp	r3, #64	; 0x40
 8009c12:	d006      	beq.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8009c14:	2b40      	cmp	r3, #64	; 0x40
 8009c16:	d81f      	bhi.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d009      	beq.n	8009c30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8009c1c:	2b20      	cmp	r3, #32
 8009c1e:	d011      	beq.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8009c20:	e01a      	b.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009c22:	4bc0      	ldr	r3, [pc, #768]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c26:	4abf      	ldr	r2, [pc, #764]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c2c:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009c2e:	e01a      	b.n	8009c66 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009c30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c34:	3308      	adds	r3, #8
 8009c36:	4618      	mov	r0, r3
 8009c38:	f002 fce8 	bl	800c60c <RCCEx_PLL2_Config>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009c42:	e010      	b.n	8009c66 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009c44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c48:	332c      	adds	r3, #44	; 0x2c
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f002 fd76 	bl	800c73c <RCCEx_PLL3_Config>
 8009c50:	4603      	mov	r3, r0
 8009c52:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009c56:	e006      	b.n	8009c66 <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009c5e:	e002      	b.n	8009c66 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8009c60:	bf00      	nop
 8009c62:	e000      	b.n	8009c66 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8009c64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c66:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d10d      	bne.n	8009c8a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8009c6e:	4bad      	ldr	r3, [pc, #692]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009c70:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009c74:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 8009c78:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009c80:	4aa8      	ldr	r2, [pc, #672]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009c82:	430b      	orrs	r3, r1
 8009c84:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8009c88:	e003      	b.n	8009c92 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c8a:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009c8e:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009c92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9a:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8009c9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009ca8:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8009cac:	460b      	mov	r3, r1
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	d053      	beq.n	8009d5a <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8009cb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009cb6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009cba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cbe:	d033      	beq.n	8009d28 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 8009cc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cc4:	d82c      	bhi.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8009cc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009cca:	d02f      	beq.n	8009d2c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 8009ccc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009cd0:	d826      	bhi.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8009cd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cd6:	d008      	beq.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8009cd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cdc:	d820      	bhi.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d00a      	beq.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8009ce2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ce6:	d011      	beq.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009ce8:	e01a      	b.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009cea:	4b8e      	ldr	r3, [pc, #568]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cee:	4a8d      	ldr	r2, [pc, #564]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cf4:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009cf6:	e01a      	b.n	8009d2e <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009cf8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009cfc:	3308      	adds	r3, #8
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f002 fc84 	bl	800c60c <RCCEx_PLL2_Config>
 8009d04:	4603      	mov	r3, r0
 8009d06:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009d0a:	e010      	b.n	8009d2e <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009d0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009d10:	332c      	adds	r3, #44	; 0x2c
 8009d12:	4618      	mov	r0, r3
 8009d14:	f002 fd12 	bl	800c73c <RCCEx_PLL3_Config>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009d1e:	e006      	b.n	8009d2e <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d20:	2301      	movs	r3, #1
 8009d22:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009d26:	e002      	b.n	8009d2e <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8009d28:	bf00      	nop
 8009d2a:	e000      	b.n	8009d2e <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8009d2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d2e:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d10d      	bne.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8009d36:	4b7b      	ldr	r3, [pc, #492]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009d38:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009d3c:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8009d40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009d44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009d48:	4a76      	ldr	r2, [pc, #472]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009d4a:	430b      	orrs	r3, r1
 8009d4c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8009d50:	e003      	b.n	8009d5a <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d52:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009d56:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8009d5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d62:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8009d66:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009d70:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8009d74:	460b      	mov	r3, r1
 8009d76:	4313      	orrs	r3, r2
 8009d78:	d046      	beq.n	8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8009d7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009d7e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009d82:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8009d86:	d028      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8009d88:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8009d8c:	d821      	bhi.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8009d8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009d92:	d022      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8009d94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009d98:	d81b      	bhi.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8009d9a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009d9e:	d01c      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8009da0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009da4:	d815      	bhi.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8009da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009daa:	d008      	beq.n	8009dbe <HAL_RCCEx_PeriphCLKConfig+0x56e>
 8009dac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009db0:	d80f      	bhi.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d011      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8009db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009dba:	d00e      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8009dbc:	e009      	b.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009dbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009dc2:	3308      	adds	r3, #8
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f002 fc21 	bl	800c60c <RCCEx_PLL2_Config>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009dd0:	e004      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x58c>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009dd8:	e000      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x58c>
        break;
 8009dda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ddc:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d10d      	bne.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8009de4:	4b4f      	ldr	r3, [pc, #316]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009de6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009dea:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8009dee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009df2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009df6:	4a4b      	ldr	r2, [pc, #300]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009df8:	430b      	orrs	r3, r1
 8009dfa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8009dfe:	e003      	b.n	8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e00:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009e04:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8009e08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e10:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8009e14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009e18:	2300      	movs	r3, #0
 8009e1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009e1e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8009e22:	460b      	mov	r3, r1
 8009e24:	4313      	orrs	r3, r2
 8009e26:	d03f      	beq.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0x658>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8009e28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e30:	2b04      	cmp	r3, #4
 8009e32:	d81e      	bhi.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0x622>
 8009e34:	a201      	add	r2, pc, #4	; (adr r2, 8009e3c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8009e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e3a:	bf00      	nop
 8009e3c:	08009e7b 	.word	0x08009e7b
 8009e40:	08009e51 	.word	0x08009e51
 8009e44:	08009e5f 	.word	0x08009e5f
 8009e48:	08009e7b 	.word	0x08009e7b
 8009e4c:	08009e7b 	.word	0x08009e7b
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009e50:	4b34      	ldr	r3, [pc, #208]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e54:	4a33      	ldr	r2, [pc, #204]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009e56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e5a:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8009e5c:	e00e      	b.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x62c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009e5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009e62:	332c      	adds	r3, #44	; 0x2c
 8009e64:	4618      	mov	r0, r3
 8009e66:	f002 fc69 	bl	800c73c <RCCEx_PLL3_Config>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009e70:	e004      	b.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x62c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009e72:	2301      	movs	r3, #1
 8009e74:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009e78:	e000      	b.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x62c>
        break;
 8009e7a:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009e7c:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d10d      	bne.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8009e84:	4b27      	ldr	r3, [pc, #156]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009e86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009e8a:	f023 0107 	bic.w	r1, r3, #7
 8009e8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e96:	4a23      	ldr	r2, [pc, #140]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009e98:	430b      	orrs	r3, r1
 8009e9a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8009e9e:	e003      	b.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0x658>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ea0:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009ea4:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8009ea8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb0:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8009eb4:	67bb      	str	r3, [r7, #120]	; 0x78
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009eba:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	d04c      	beq.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x70e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8009ec4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009ec8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009ecc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009ed0:	d02a      	beq.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8009ed2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009ed6:	d821      	bhi.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 8009ed8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009edc:	d026      	beq.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 8009ede:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009ee2:	d81b      	bhi.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 8009ee4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ee8:	d00e      	beq.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8009eea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009eee:	d815      	bhi.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d01d      	beq.n	8009f30 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
 8009ef4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ef8:	d110      	bne.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009efa:	4b0a      	ldr	r3, [pc, #40]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009efe:	4a09      	ldr	r2, [pc, #36]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8009f00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f04:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8009f06:	e014      	b.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009f08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009f0c:	332c      	adds	r3, #44	; 0x2c
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f002 fc14 	bl	800c73c <RCCEx_PLL3_Config>
 8009f14:	4603      	mov	r3, r0
 8009f16:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009f1a:	e00a      	b.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009f22:	e006      	b.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8009f24:	46020c00 	.word	0x46020c00
        break;
 8009f28:	bf00      	nop
 8009f2a:	e002      	b.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        break;
 8009f2c:	bf00      	nop
 8009f2e:	e000      	b.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        break;
 8009f30:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009f32:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d10d      	bne.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x706>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8009f3a:	4baf      	ldr	r3, [pc, #700]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8009f3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009f40:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8009f44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009f48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f4c:	4aaa      	ldr	r2, [pc, #680]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8009f4e:	430b      	orrs	r3, r1
 8009f50:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8009f54:	e003      	b.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x70e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f56:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009f5a:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009f5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8009f6a:	673b      	str	r3, [r7, #112]	; 0x70
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	677b      	str	r3, [r7, #116]	; 0x74
 8009f70:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009f74:	460b      	mov	r3, r1
 8009f76:	4313      	orrs	r3, r2
 8009f78:	f000 80b5 	beq.w	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x896>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f82:	4b9d      	ldr	r3, [pc, #628]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8009f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f88:	f003 0304 	and.w	r3, r3, #4
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d113      	bne.n	8009fb8 <HAL_RCCEx_PeriphCLKConfig+0x768>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f90:	4b99      	ldr	r3, [pc, #612]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8009f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f96:	4a98      	ldr	r2, [pc, #608]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8009f98:	f043 0304 	orr.w	r3, r3, #4
 8009f9c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8009fa0:	4b95      	ldr	r3, [pc, #596]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8009fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009fa6:	f003 0304 	and.w	r3, r3, #4
 8009faa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8009fae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
      pwrclkchanged = SET;
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8009fb8:	4b90      	ldr	r3, [pc, #576]	; (800a1fc <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 8009fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fbc:	4a8f      	ldr	r2, [pc, #572]	; (800a1fc <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 8009fbe:	f043 0301 	orr.w	r3, r3, #1
 8009fc2:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009fc4:	f7f9 fbb6 	bl	8003734 <HAL_GetTick>
 8009fc8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009fcc:	e00b      	b.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x796>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009fce:	f7f9 fbb1 	bl	8003734 <HAL_GetTick>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009fd8:	1ad3      	subs	r3, r2, r3
 8009fda:	2b02      	cmp	r3, #2
 8009fdc:	d903      	bls.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x796>
      {
        ret = HAL_TIMEOUT;
 8009fde:	2303      	movs	r3, #3
 8009fe0:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 8009fe4:	e005      	b.n	8009ff2 <HAL_RCCEx_PeriphCLKConfig+0x7a2>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009fe6:	4b85      	ldr	r3, [pc, #532]	; (800a1fc <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 8009fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fea:	f003 0301 	and.w	r3, r3, #1
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d0ed      	beq.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x77e>
      }
    }

    if (ret == HAL_OK)
 8009ff2:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d165      	bne.n	800a0c6 <HAL_RCCEx_PeriphCLKConfig+0x876>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009ffa:	4b7f      	ldr	r3, [pc, #508]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8009ffc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800a000:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a004:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800a008:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d023      	beq.n	800a058 <HAL_RCCEx_PeriphCLKConfig+0x808>
 800a010:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a014:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800a018:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d01b      	beq.n	800a058 <HAL_RCCEx_PeriphCLKConfig+0x808>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a020:	4b75      	ldr	r3, [pc, #468]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a022:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800a026:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a02a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a02e:	4b72      	ldr	r3, [pc, #456]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a030:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800a034:	4a70      	ldr	r2, [pc, #448]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a03a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a03e:	4b6e      	ldr	r3, [pc, #440]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a040:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800a044:	4a6c      	ldr	r2, [pc, #432]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a04a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a04e:	4a6a      	ldr	r2, [pc, #424]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a050:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800a054:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a058:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800a05c:	f003 0301 	and.w	r3, r3, #1
 800a060:	2b00      	cmp	r3, #0
 800a062:	d019      	beq.n	800a098 <HAL_RCCEx_PeriphCLKConfig+0x848>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a064:	f7f9 fb66 	bl	8003734 <HAL_GetTick>
 800a068:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a06c:	e00d      	b.n	800a08a <HAL_RCCEx_PeriphCLKConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a06e:	f7f9 fb61 	bl	8003734 <HAL_GetTick>
 800a072:	4602      	mov	r2, r0
 800a074:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a078:	1ad2      	subs	r2, r2, r3
 800a07a:	f241 3388 	movw	r3, #5000	; 0x1388
 800a07e:	429a      	cmp	r2, r3
 800a080:	d903      	bls.n	800a08a <HAL_RCCEx_PeriphCLKConfig+0x83a>
          {
            ret = HAL_TIMEOUT;
 800a082:	2303      	movs	r3, #3
 800a084:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
            break;
 800a088:	e006      	b.n	800a098 <HAL_RCCEx_PeriphCLKConfig+0x848>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a08a:	4b5b      	ldr	r3, [pc, #364]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a08c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800a090:	f003 0302 	and.w	r3, r3, #2
 800a094:	2b00      	cmp	r3, #0
 800a096:	d0ea      	beq.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x81e>
          }
        }
      }

      if (ret == HAL_OK)
 800a098:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d10d      	bne.n	800a0bc <HAL_RCCEx_PeriphCLKConfig+0x86c>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800a0a0:	4b55      	ldr	r3, [pc, #340]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a0a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800a0a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a0aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a0ae:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800a0b2:	4a51      	ldr	r2, [pc, #324]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a0b4:	430b      	orrs	r3, r1
 800a0b6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800a0ba:	e008      	b.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x87e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a0bc:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a0c0:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
 800a0c4:	e003      	b.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x87e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0c6:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a0ca:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a0ce:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d107      	bne.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x896>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a0d6:	4b48      	ldr	r3, [pc, #288]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a0d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a0dc:	4a46      	ldr	r2, [pc, #280]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a0de:	f023 0304 	bic.w	r3, r3, #4
 800a0e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800a0e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ee:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800a0f2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a0f8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	4313      	orrs	r3, r2
 800a100:	d042      	beq.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x938>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 800a102:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a106:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a10a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a10e:	d022      	beq.n	800a156 <HAL_RCCEx_PeriphCLKConfig+0x906>
 800a110:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a114:	d81b      	bhi.n	800a14e <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 800a116:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a11a:	d011      	beq.n	800a140 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 800a11c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a120:	d815      	bhi.n	800a14e <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 800a122:	2b00      	cmp	r3, #0
 800a124:	d019      	beq.n	800a15a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800a126:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a12a:	d110      	bne.n	800a14e <HAL_RCCEx_PeriphCLKConfig+0x8fe>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a12c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a130:	3308      	adds	r3, #8
 800a132:	4618      	mov	r0, r3
 800a134:	f002 fa6a 	bl	800c60c <RCCEx_PLL2_Config>
 800a138:	4603      	mov	r3, r0
 800a13a:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 800a13e:	e00d      	b.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x90c>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a140:	4b2d      	ldr	r3, [pc, #180]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a144:	4a2c      	ldr	r2, [pc, #176]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a146:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a14a:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800a14c:	e006      	b.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x90c>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800a14e:	2301      	movs	r3, #1
 800a150:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 800a154:	e002      	b.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x90c>
        break;
 800a156:	bf00      	nop
 800a158:	e000      	b.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x90c>
        break;
 800a15a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800a15c:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a160:	2b00      	cmp	r3, #0
 800a162:	d10d      	bne.n	800a180 <HAL_RCCEx_PeriphCLKConfig+0x930>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800a164:	4b24      	ldr	r3, [pc, #144]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a166:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a16a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800a16e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a172:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a176:	4a20      	ldr	r2, [pc, #128]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a178:	430b      	orrs	r3, r1
 800a17a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a17e:	e003      	b.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x938>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a180:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a184:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a188:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a190:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800a194:	663b      	str	r3, [r7, #96]	; 0x60
 800a196:	2300      	movs	r3, #0
 800a198:	667b      	str	r3, [r7, #100]	; 0x64
 800a19a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800a19e:	460b      	mov	r3, r1
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	d031      	beq.n	800a208 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800a1a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a1ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a1b0:	d00b      	beq.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800a1b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a1b6:	d804      	bhi.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x972>
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d008      	beq.n	800a1ce <HAL_RCCEx_PeriphCLKConfig+0x97e>
 800a1bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1c0:	d007      	beq.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0x982>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 800a1c8:	e004      	b.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0x984>
        break;
 800a1ca:	bf00      	nop
 800a1cc:	e002      	b.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0x984>
        break;
 800a1ce:	bf00      	nop
 800a1d0:	e000      	b.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0x984>
        break;
 800a1d2:	bf00      	nop
    }
    if (ret == HAL_OK)
 800a1d4:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d111      	bne.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800a1dc:	4b06      	ldr	r3, [pc, #24]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a1de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a1e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a1e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a1ee:	4a02      	ldr	r2, [pc, #8]	; (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800a1f0:	430b      	orrs	r3, r1
 800a1f2:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800a1f6:	e007      	b.n	800a208 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
 800a1f8:	46020c00 	.word	0x46020c00
 800a1fc:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a200:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a204:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800a208:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a210:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800a214:	65bb      	str	r3, [r7, #88]	; 0x58
 800a216:	2300      	movs	r3, #0
 800a218:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a21a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800a21e:	460b      	mov	r3, r1
 800a220:	4313      	orrs	r3, r2
 800a222:	d00c      	beq.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800a224:	4bb2      	ldr	r3, [pc, #712]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a226:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a22a:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 800a22e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a232:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a236:	4aae      	ldr	r2, [pc, #696]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a238:	430b      	orrs	r3, r1
 800a23a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800a23e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a246:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800a24a:	653b      	str	r3, [r7, #80]	; 0x50
 800a24c:	2300      	movs	r3, #0
 800a24e:	657b      	str	r3, [r7, #84]	; 0x54
 800a250:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a254:	460b      	mov	r3, r1
 800a256:	4313      	orrs	r3, r2
 800a258:	d019      	beq.n	800a28e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800a25a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a25e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a262:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a266:	d105      	bne.n	800a274 <HAL_RCCEx_PeriphCLKConfig+0xa24>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a268:	4ba1      	ldr	r3, [pc, #644]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a26a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a26c:	4aa0      	ldr	r2, [pc, #640]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a26e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a272:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800a274:	4b9e      	ldr	r3, [pc, #632]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a276:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a27a:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800a27e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a282:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a286:	4a9a      	ldr	r2, [pc, #616]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a288:	430b      	orrs	r3, r1
 800a28a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800a28e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a296:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800a29a:	64bb      	str	r3, [r7, #72]	; 0x48
 800a29c:	2300      	movs	r3, #0
 800a29e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a2a0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800a2a4:	460b      	mov	r3, r1
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	d00c      	beq.n	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800a2aa:	4b91      	ldr	r3, [pc, #580]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a2ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a2b0:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a2b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a2b8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800a2bc:	4a8c      	ldr	r2, [pc, #560]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a2be:	430b      	orrs	r3, r1
 800a2c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800a2c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2cc:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800a2d0:	643b      	str	r3, [r7, #64]	; 0x40
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	647b      	str	r3, [r7, #68]	; 0x44
 800a2d6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800a2da:	460b      	mov	r3, r1
 800a2dc:	4313      	orrs	r3, r2
 800a2de:	d00c      	beq.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0xaaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800a2e0:	4b83      	ldr	r3, [pc, #524]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a2e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a2e6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800a2ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a2ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800a2f2:	4a7f      	ldr	r2, [pc, #508]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a2f4:	430b      	orrs	r3, r1
 800a2f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800a2fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a302:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800a306:	63bb      	str	r3, [r7, #56]	; 0x38
 800a308:	2300      	movs	r3, #0
 800a30a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a30c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800a310:	460b      	mov	r3, r1
 800a312:	4313      	orrs	r3, r2
 800a314:	d00c      	beq.n	800a330 <HAL_RCCEx_PeriphCLKConfig+0xae0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800a316:	4b76      	ldr	r3, [pc, #472]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a318:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800a31c:	f023 0118 	bic.w	r1, r3, #24
 800a320:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a324:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800a328:	4a71      	ldr	r2, [pc, #452]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a32a:	430b      	orrs	r3, r1
 800a32c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a330:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a338:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 800a33c:	633b      	str	r3, [r7, #48]	; 0x30
 800a33e:	2300      	movs	r3, #0
 800a340:	637b      	str	r3, [r7, #52]	; 0x34
 800a342:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800a346:	460b      	mov	r3, r1
 800a348:	4313      	orrs	r3, r2
 800a34a:	d032      	beq.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xb62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800a34c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a350:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800a354:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a358:	d105      	bne.n	800a366 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a35a:	4b65      	ldr	r3, [pc, #404]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a35c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a35e:	4a64      	ldr	r2, [pc, #400]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a364:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800a366:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a36a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800a36e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a372:	d108      	bne.n	800a386 <HAL_RCCEx_PeriphCLKConfig+0xb36>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a374:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a378:	3308      	adds	r3, #8
 800a37a:	4618      	mov	r0, r3
 800a37c:	f002 f946 	bl	800c60c <RCCEx_PLL2_Config>
 800a380:	4603      	mov	r3, r0
 800a382:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
    }
    if (ret == HAL_OK)
 800a386:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d10d      	bne.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800a38e:	4b58      	ldr	r3, [pc, #352]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a390:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a394:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a398:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a39c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800a3a0:	4a53      	ldr	r2, [pc, #332]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a3a2:	430b      	orrs	r3, r1
 800a3a4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800a3a8:	e003      	b.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xb62>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3aa:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a3ae:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 800a3b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ba:	2100      	movs	r1, #0
 800a3bc:	62b9      	str	r1, [r7, #40]	; 0x28
 800a3be:	f003 0301 	and.w	r3, r3, #1
 800a3c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a3c4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	d04a      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0xc14>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 800a3ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a3d2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800a3d6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a3da:	d01e      	beq.n	800a41a <HAL_RCCEx_PeriphCLKConfig+0xbca>
 800a3dc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a3e0:	d825      	bhi.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0xbde>
 800a3e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a3e6:	d00e      	beq.n	800a406 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
 800a3e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a3ec:	d81f      	bhi.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0xbde>
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d021      	beq.n	800a436 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 800a3f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a3f6:	d11a      	bne.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0xbde>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a3f8:	4b3d      	ldr	r3, [pc, #244]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a3fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3fc:	4a3c      	ldr	r2, [pc, #240]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a3fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a402:	6293      	str	r3, [r2, #40]	; 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 800a404:	e018      	b.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0xbe8>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a406:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a40a:	3308      	adds	r3, #8
 800a40c:	4618      	mov	r0, r3
 800a40e:	f002 f8fd 	bl	800c60c <RCCEx_PLL2_Config>
 800a412:	4603      	mov	r3, r0
 800a414:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 800a418:	e00e      	b.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0xbe8>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a41a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a41e:	332c      	adds	r3, #44	; 0x2c
 800a420:	4618      	mov	r0, r3
 800a422:	f002 f98b 	bl	800c73c <RCCEx_PLL3_Config>
 800a426:	4603      	mov	r3, r0
 800a428:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 800a42c:	e004      	b.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0xbe8>

      default:
        ret = HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 800a434:	e000      	b.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0xbe8>
        break;
 800a436:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a438:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d10d      	bne.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 800a440:	4b2b      	ldr	r3, [pc, #172]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a442:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a446:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a44a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a44e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800a452:	4927      	ldr	r1, [pc, #156]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a454:	4313      	orrs	r3, r2
 800a456:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800a45a:	e003      	b.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0xc14>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a45c:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a460:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800a464:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a46c:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 800a470:	623b      	str	r3, [r7, #32]
 800a472:	2300      	movs	r3, #0
 800a474:	627b      	str	r3, [r7, #36]	; 0x24
 800a476:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a47a:	460b      	mov	r3, r1
 800a47c:	4313      	orrs	r3, r2
 800a47e:	d03d      	beq.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800a480:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a488:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a48c:	d00e      	beq.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800a48e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a492:	d815      	bhi.n	800a4c0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800a494:	2b00      	cmp	r3, #0
 800a496:	d017      	beq.n	800a4c8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800a498:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a49c:	d110      	bne.n	800a4c0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a49e:	4b14      	ldr	r3, [pc, #80]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a4a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4a2:	4a13      	ldr	r2, [pc, #76]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a4a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4a8:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800a4aa:	e00e      	b.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xc7a>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a4ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a4b0:	3308      	adds	r3, #8
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f002 f8aa 	bl	800c60c <RCCEx_PLL2_Config>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800a4be:	e004      	b.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xc7a>
      default:
        ret = HAL_ERROR;
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 800a4c6:	e000      	b.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a4c8:	bf00      	nop
    }
    if (ret == HAL_OK)
 800a4ca:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d110      	bne.n	800a4f4 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800a4d2:	4b07      	ldr	r3, [pc, #28]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a4d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a4d8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a4dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a4e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4e4:	4902      	ldr	r1, [pc, #8]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 800a4ec:	e006      	b.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800a4ee:	bf00      	nop
 800a4f0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4f4:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a4f8:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800a4fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a504:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800a508:	61bb      	str	r3, [r7, #24]
 800a50a:	2300      	movs	r3, #0
 800a50c:	61fb      	str	r3, [r7, #28]
 800a50e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a512:	460b      	mov	r3, r1
 800a514:	4313      	orrs	r3, r2
 800a516:	d00c      	beq.n	800a532 <HAL_RCCEx_PeriphCLKConfig+0xce2>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800a518:	4b68      	ldr	r3, [pc, #416]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a51a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800a51e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800a522:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a526:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a52a:	4964      	ldr	r1, [pc, #400]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a52c:	4313      	orrs	r3, r2
 800a52e:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a532:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53a:	2100      	movs	r1, #0
 800a53c:	6139      	str	r1, [r7, #16]
 800a53e:	f003 0302 	and.w	r3, r3, #2
 800a542:	617b      	str	r3, [r7, #20]
 800a544:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a548:	460b      	mov	r3, r1
 800a54a:	4313      	orrs	r3, r2
 800a54c:	d036      	beq.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0xd6c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(pPeriphClkInit->LtdcClockSelection));

    switch (pPeriphClkInit->LtdcClockSelection)
 800a54e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a552:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800a556:	2b00      	cmp	r3, #0
 800a558:	d00c      	beq.n	800a574 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800a55a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a55e:	d113      	bne.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      case RCC_LTDCCLKSOURCE_PLL2:  /* PLL2 is used as clock source for LTDC clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a560:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a564:	3308      	adds	r3, #8
 800a566:	4618      	mov	r0, r3
 800a568:	f002 f850 	bl	800c60c <RCCEx_PLL2_Config>
 800a56c:	4603      	mov	r3, r0
 800a56e:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* LTDC clock source config set later after clock selection check */
        break;
 800a572:	e00d      	b.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0xd40>

      case RCC_LTDCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for LTDC clock*/
        /* PLL3 input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a574:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a578:	332c      	adds	r3, #44	; 0x2c
 800a57a:	4618      	mov	r0, r3
 800a57c:	f002 f8de 	bl	800c73c <RCCEx_PLL3_Config>
 800a580:	4603      	mov	r3, r0
 800a582:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        /* LTDC clock source config set later after clock selection check */
        break;
 800a586:	e003      	b.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0xd40>

      default:
        ret = HAL_ERROR;
 800a588:	2301      	movs	r3, #1
 800a58a:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 800a58e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a590:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a594:	2b00      	cmp	r3, #0
 800a596:	d10d      	bne.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0xd64>
    {
      /* Set the source of LTDC clock*/
      __HAL_RCC_LTDC_CONFIG(pPeriphClkInit->LtdcClockSelection);
 800a598:	4b48      	ldr	r3, [pc, #288]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a59a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a59e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a5a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a5a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800a5aa:	4944      	ldr	r1, [pc, #272]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a5ac:	4313      	orrs	r3, r2
 800a5ae:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800a5b2:	e003      	b.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5b4:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a5b8:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
#endif /* defined(LTDC) */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 800a5bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c4:	2100      	movs	r1, #0
 800a5c6:	60b9      	str	r1, [r7, #8]
 800a5c8:	f003 0304 	and.w	r3, r3, #4
 800a5cc:	60fb      	str	r3, [r7, #12]
 800a5ce:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a5d2:	460b      	mov	r3, r1
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	d024      	beq.n	800a622 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(pPeriphClkInit->DsiClockSelection));

    if (pPeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLL3)
 800a5d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a5dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d108      	bne.n	800a5f6 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* PLL3 is used as clock source for DSI clock*/
      /* PLL3 input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
      ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a5e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a5e8:	332c      	adds	r3, #44	; 0x2c
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f002 f8a6 	bl	800c73c <RCCEx_PLL3_Config>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
    }

    if (ret == HAL_OK)
 800a5f6:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d10d      	bne.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0xdca>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(pPeriphClkInit->DsiClockSelection);
 800a5fe:	4b2f      	ldr	r3, [pc, #188]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a600:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a604:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800a608:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a60c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a610:	492a      	ldr	r1, [pc, #168]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a612:	4313      	orrs	r3, r2
 800a614:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800a618:	e003      	b.n	800a622 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a61a:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a61e:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 800a622:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a62a:	2100      	movs	r1, #0
 800a62c:	6039      	str	r1, [r7, #0]
 800a62e:	f003 0308 	and.w	r3, r3, #8
 800a632:	607b      	str	r3, [r7, #4]
 800a634:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a638:	460b      	mov	r3, r1
 800a63a:	4313      	orrs	r3, r2
 800a63c:	d036      	beq.n	800a6ac <HAL_RCCEx_PeriphCLKConfig+0xe5c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 800a63e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a642:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800a646:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800a64a:	d00d      	beq.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xe18>
 800a64c:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800a650:	d811      	bhi.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0xe26>
 800a652:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a656:	d012      	beq.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 800a658:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a65c:	d80b      	bhi.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0xe26>
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d00d      	beq.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 800a662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a666:	d106      	bne.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0xe26>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a668:	4b14      	ldr	r3, [pc, #80]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a66a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a66c:	4a13      	ldr	r2, [pc, #76]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a66e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a672:	6293      	str	r3, [r2, #40]	; 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 800a674:	e004      	b.n	800a680 <HAL_RCCEx_PeriphCLKConfig+0xe30>

      default:
        ret = HAL_ERROR;
 800a676:	2301      	movs	r3, #1
 800a678:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
        break;
 800a67c:	e000      	b.n	800a680 <HAL_RCCEx_PeriphCLKConfig+0xe30>
        break;
 800a67e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a680:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a684:	2b00      	cmp	r3, #0
 800a686:	d10d      	bne.n	800a6a4 <HAL_RCCEx_PeriphCLKConfig+0xe54>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 800a688:	4b0c      	ldr	r3, [pc, #48]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a68a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a68e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800a692:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a696:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800a69a:	4908      	ldr	r1, [pc, #32]	; (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 800a69c:	4313      	orrs	r3, r2
 800a69e:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800a6a2:	e003      	b.n	800a6ac <HAL_RCCEx_PeriphCLKConfig+0xe5c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6a4:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800a6a8:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800a6ac:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a6bc:	46020c00 	.word	0x46020c00

0800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b089      	sub	sp, #36	; 0x24
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800a6c8:	4ba6      	ldr	r3, [pc, #664]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a6ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6d0:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800a6d2:	4ba4      	ldr	r3, [pc, #656]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a6d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6d6:	f003 0303 	and.w	r3, r3, #3
 800a6da:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800a6dc:	4ba1      	ldr	r3, [pc, #644]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a6de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6e0:	0a1b      	lsrs	r3, r3, #8
 800a6e2:	f003 030f 	and.w	r3, r3, #15
 800a6e6:	3301      	adds	r3, #1
 800a6e8:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800a6ea:	4b9e      	ldr	r3, [pc, #632]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a6ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6ee:	091b      	lsrs	r3, r3, #4
 800a6f0:	f003 0301 	and.w	r3, r3, #1
 800a6f4:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a6f6:	4b9b      	ldr	r3, [pc, #620]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a6f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6fa:	08db      	lsrs	r3, r3, #3
 800a6fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a700:	68fa      	ldr	r2, [r7, #12]
 800a702:	fb02 f303 	mul.w	r3, r2, r3
 800a706:	ee07 3a90 	vmov	s15, r3
 800a70a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a70e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	2b03      	cmp	r3, #3
 800a716:	d062      	beq.n	800a7de <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	2b03      	cmp	r3, #3
 800a71c:	f200 8081 	bhi.w	800a822 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	2b01      	cmp	r3, #1
 800a724:	d024      	beq.n	800a770 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	2b02      	cmp	r3, #2
 800a72a:	d17a      	bne.n	800a822 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	ee07 3a90 	vmov	s15, r3
 800a732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a736:	eddf 6a8c 	vldr	s13, [pc, #560]	; 800a968 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800a73a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a73e:	4b89      	ldr	r3, [pc, #548]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a746:	ee07 3a90 	vmov	s15, r3
 800a74a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800a74e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a752:	eddf 5a86 	vldr	s11, [pc, #536]	; 800a96c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800a756:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a75a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800a75e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a762:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a76a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a76e:	e08f      	b.n	800a890 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800a770:	4b7c      	ldr	r3, [pc, #496]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d005      	beq.n	800a788 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800a77c:	4b79      	ldr	r3, [pc, #484]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	0f1b      	lsrs	r3, r3, #28
 800a782:	f003 030f 	and.w	r3, r3, #15
 800a786:	e006      	b.n	800a796 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 800a788:	4b76      	ldr	r3, [pc, #472]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a78a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800a78e:	041b      	lsls	r3, r3, #16
 800a790:	0f1b      	lsrs	r3, r3, #28
 800a792:	f003 030f 	and.w	r3, r3, #15
 800a796:	4a76      	ldr	r2, [pc, #472]	; (800a970 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800a798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a79c:	ee07 3a90 	vmov	s15, r3
 800a7a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	ee07 3a90 	vmov	s15, r3
 800a7aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a7b2:	69bb      	ldr	r3, [r7, #24]
 800a7b4:	ee07 3a90 	vmov	s15, r3
 800a7b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7bc:	ed97 6a02 	vldr	s12, [r7, #8]
 800a7c0:	eddf 5a6a 	vldr	s11, [pc, #424]	; 800a96c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800a7c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a7d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800a7d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7d8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a7dc:	e058      	b.n	800a890 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	ee07 3a90 	vmov	s15, r3
 800a7e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7e8:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800a968 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800a7ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7f0:	4b5c      	ldr	r3, [pc, #368]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a7f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7f8:	ee07 3a90 	vmov	s15, r3
 800a7fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800a800:	ed97 6a02 	vldr	s12, [r7, #8]
 800a804:	eddf 5a59 	vldr	s11, [pc, #356]	; 800a96c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800a808:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a80c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800a810:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a814:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a81c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a820:	e036      	b.n	800a890 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800a822:	4b50      	ldr	r3, [pc, #320]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a824:	689b      	ldr	r3, [r3, #8]
 800a826:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d005      	beq.n	800a83a <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800a82e:	4b4d      	ldr	r3, [pc, #308]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a830:	689b      	ldr	r3, [r3, #8]
 800a832:	0f1b      	lsrs	r3, r3, #28
 800a834:	f003 030f 	and.w	r3, r3, #15
 800a838:	e006      	b.n	800a848 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800a83a:	4b4a      	ldr	r3, [pc, #296]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a83c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800a840:	041b      	lsls	r3, r3, #16
 800a842:	0f1b      	lsrs	r3, r3, #28
 800a844:	f003 030f 	and.w	r3, r3, #15
 800a848:	4a49      	ldr	r2, [pc, #292]	; (800a970 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800a84a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a84e:	ee07 3a90 	vmov	s15, r3
 800a852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	ee07 3a90 	vmov	s15, r3
 800a85c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a860:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	ee07 3a90 	vmov	s15, r3
 800a86a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a86e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a872:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800a96c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800a876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a87a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a87e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a882:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800a886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a88a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a88e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800a890:	4b34      	ldr	r3, [pc, #208]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a894:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d017      	beq.n	800a8cc <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a89c:	4b31      	ldr	r3, [pc, #196]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a89e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8a0:	0a5b      	lsrs	r3, r3, #9
 800a8a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8a6:	ee07 3a90 	vmov	s15, r3
 800a8aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800a8ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a8b2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a8b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a8ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a8c2:	ee17 2a90 	vmov	r2, s15
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	601a      	str	r2, [r3, #0]
 800a8ca:	e002      	b.n	800a8d2 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800a8d2:	4b24      	ldr	r3, [pc, #144]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a8d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d017      	beq.n	800a90e <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a8de:	4b21      	ldr	r3, [pc, #132]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a8e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8e2:	0c1b      	lsrs	r3, r3, #16
 800a8e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8e8:	ee07 3a90 	vmov	s15, r3
 800a8ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800a8f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a8f4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a8f8:	edd7 6a07 	vldr	s13, [r7, #28]
 800a8fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a900:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a904:	ee17 2a90 	vmov	r2, s15
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	605a      	str	r2, [r3, #4]
 800a90c:	e002      	b.n	800a914 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2200      	movs	r2, #0
 800a912:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800a914:	4b13      	ldr	r3, [pc, #76]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a918:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d017      	beq.n	800a950 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a920:	4b10      	ldr	r3, [pc, #64]	; (800a964 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a924:	0e1b      	lsrs	r3, r3, #24
 800a926:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a92a:	ee07 3a90 	vmov	s15, r3
 800a92e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800a932:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a936:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a93a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a93e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a942:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a946:	ee17 2a90 	vmov	r2, s15
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a94e:	e002      	b.n	800a956 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2200      	movs	r2, #0
 800a954:	609a      	str	r2, [r3, #8]
}
 800a956:	bf00      	nop
 800a958:	3724      	adds	r7, #36	; 0x24
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	46020c00 	.word	0x46020c00
 800a968:	4b742400 	.word	0x4b742400
 800a96c:	46000000 	.word	0x46000000
 800a970:	0800e2fc 	.word	0x0800e2fc

0800a974 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a974:	b480      	push	{r7}
 800a976:	b089      	sub	sp, #36	; 0x24
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800a97c:	4ba6      	ldr	r3, [pc, #664]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a97e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a984:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800a986:	4ba4      	ldr	r3, [pc, #656]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a98a:	f003 0303 	and.w	r3, r3, #3
 800a98e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800a990:	4ba1      	ldr	r3, [pc, #644]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a994:	0a1b      	lsrs	r3, r3, #8
 800a996:	f003 030f 	and.w	r3, r3, #15
 800a99a:	3301      	adds	r3, #1
 800a99c:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800a99e:	4b9e      	ldr	r3, [pc, #632]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a9a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9a2:	091b      	lsrs	r3, r3, #4
 800a9a4:	f003 0301 	and.w	r3, r3, #1
 800a9a8:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a9aa:	4b9b      	ldr	r3, [pc, #620]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a9ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9ae:	08db      	lsrs	r3, r3, #3
 800a9b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a9b4:	68fa      	ldr	r2, [r7, #12]
 800a9b6:	fb02 f303 	mul.w	r3, r2, r3
 800a9ba:	ee07 3a90 	vmov	s15, r3
 800a9be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9c2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	2b03      	cmp	r3, #3
 800a9ca:	d062      	beq.n	800aa92 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	2b03      	cmp	r3, #3
 800a9d0:	f200 8081 	bhi.w	800aad6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	2b01      	cmp	r3, #1
 800a9d8:	d024      	beq.n	800aa24 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	2b02      	cmp	r3, #2
 800a9de:	d17a      	bne.n	800aad6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	ee07 3a90 	vmov	s15, r3
 800a9e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9ea:	eddf 6a8c 	vldr	s13, [pc, #560]	; 800ac1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800a9ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9f2:	4b89      	ldr	r3, [pc, #548]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a9f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9fa:	ee07 3a90 	vmov	s15, r3
 800a9fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800aa02:	ed97 6a02 	vldr	s12, [r7, #8]
 800aa06:	eddf 5a86 	vldr	s11, [pc, #536]	; 800ac20 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800aa0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800aa0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800aa12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aa16:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800aa1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa1e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800aa22:	e08f      	b.n	800ab44 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800aa24:	4b7c      	ldr	r3, [pc, #496]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800aa26:	689b      	ldr	r3, [r3, #8]
 800aa28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d005      	beq.n	800aa3c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800aa30:	4b79      	ldr	r3, [pc, #484]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	0f1b      	lsrs	r3, r3, #28
 800aa36:	f003 030f 	and.w	r3, r3, #15
 800aa3a:	e006      	b.n	800aa4a <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 800aa3c:	4b76      	ldr	r3, [pc, #472]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800aa3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800aa42:	041b      	lsls	r3, r3, #16
 800aa44:	0f1b      	lsrs	r3, r3, #28
 800aa46:	f003 030f 	and.w	r3, r3, #15
 800aa4a:	4a76      	ldr	r2, [pc, #472]	; (800ac24 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800aa4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa50:	ee07 3a90 	vmov	s15, r3
 800aa54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	ee07 3a90 	vmov	s15, r3
 800aa5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800aa66:	69bb      	ldr	r3, [r7, #24]
 800aa68:	ee07 3a90 	vmov	s15, r3
 800aa6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa70:	ed97 6a02 	vldr	s12, [r7, #8]
 800aa74:	eddf 5a6a 	vldr	s11, [pc, #424]	; 800ac20 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800aa78:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa80:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aa84:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800aa88:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa8c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800aa90:	e058      	b.n	800ab44 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800aa92:	693b      	ldr	r3, [r7, #16]
 800aa94:	ee07 3a90 	vmov	s15, r3
 800aa98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa9c:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ac1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800aaa0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aaa4:	4b5c      	ldr	r3, [pc, #368]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800aaa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aaa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aaac:	ee07 3a90 	vmov	s15, r3
 800aab0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800aab4:	ed97 6a02 	vldr	s12, [r7, #8]
 800aab8:	eddf 5a59 	vldr	s11, [pc, #356]	; 800ac20 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800aabc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800aac0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800aac4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aac8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800aacc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aad0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800aad4:	e036      	b.n	800ab44 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800aad6:	4b50      	ldr	r3, [pc, #320]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800aad8:	689b      	ldr	r3, [r3, #8]
 800aada:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d005      	beq.n	800aaee <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800aae2:	4b4d      	ldr	r3, [pc, #308]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800aae4:	689b      	ldr	r3, [r3, #8]
 800aae6:	0f1b      	lsrs	r3, r3, #28
 800aae8:	f003 030f 	and.w	r3, r3, #15
 800aaec:	e006      	b.n	800aafc <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800aaee:	4b4a      	ldr	r3, [pc, #296]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800aaf0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800aaf4:	041b      	lsls	r3, r3, #16
 800aaf6:	0f1b      	lsrs	r3, r3, #28
 800aaf8:	f003 030f 	and.w	r3, r3, #15
 800aafc:	4a49      	ldr	r2, [pc, #292]	; (800ac24 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800aafe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab02:	ee07 3a90 	vmov	s15, r3
 800ab06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	ee07 3a90 	vmov	s15, r3
 800ab10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ab18:	69bb      	ldr	r3, [r7, #24]
 800ab1a:	ee07 3a90 	vmov	s15, r3
 800ab1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab22:	ed97 6a02 	vldr	s12, [r7, #8]
 800ab26:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800ac20 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800ab2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab36:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800ab3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ab42:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800ab44:	4b34      	ldr	r3, [pc, #208]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800ab46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d017      	beq.n	800ab80 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ab50:	4b31      	ldr	r3, [pc, #196]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800ab52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab54:	0a5b      	lsrs	r3, r3, #9
 800ab56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab5a:	ee07 3a90 	vmov	s15, r3
 800ab5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800ab62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ab66:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ab6a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ab6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ab76:	ee17 2a90 	vmov	r2, s15
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	601a      	str	r2, [r3, #0]
 800ab7e:	e002      	b.n	800ab86 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2200      	movs	r2, #0
 800ab84:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800ab86:	4b24      	ldr	r3, [pc, #144]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800ab88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d017      	beq.n	800abc2 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ab92:	4b21      	ldr	r3, [pc, #132]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800ab94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab96:	0c1b      	lsrs	r3, r3, #16
 800ab98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab9c:	ee07 3a90 	vmov	s15, r3
 800aba0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800aba4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aba8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800abac:	edd7 6a07 	vldr	s13, [r7, #28]
 800abb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800abb8:	ee17 2a90 	vmov	r2, s15
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	605a      	str	r2, [r3, #4]
 800abc0:	e002      	b.n	800abc8 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2200      	movs	r2, #0
 800abc6:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800abc8:	4b13      	ldr	r3, [pc, #76]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800abca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d017      	beq.n	800ac04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800abd4:	4b10      	ldr	r3, [pc, #64]	; (800ac18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800abd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abd8:	0e1b      	lsrs	r3, r3, #24
 800abda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abde:	ee07 3a90 	vmov	s15, r3
 800abe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800abe6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800abea:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800abee:	edd7 6a07 	vldr	s13, [r7, #28]
 800abf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800abfa:	ee17 2a90 	vmov	r2, s15
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ac02:	e002      	b.n	800ac0a <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2200      	movs	r2, #0
 800ac08:	609a      	str	r2, [r3, #8]
}
 800ac0a:	bf00      	nop
 800ac0c:	3724      	adds	r7, #36	; 0x24
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr
 800ac16:	bf00      	nop
 800ac18:	46020c00 	.word	0x46020c00
 800ac1c:	4b742400 	.word	0x4b742400
 800ac20:	46000000 	.word	0x46000000
 800ac24:	0800e2fc 	.word	0x0800e2fc

0800ac28 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b089      	sub	sp, #36	; 0x24
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800ac30:	4ba6      	ldr	r3, [pc, #664]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ac32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac38:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800ac3a:	4ba4      	ldr	r3, [pc, #656]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ac3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac3e:	f003 0303 	and.w	r3, r3, #3
 800ac42:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800ac44:	4ba1      	ldr	r3, [pc, #644]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ac46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac48:	0a1b      	lsrs	r3, r3, #8
 800ac4a:	f003 030f 	and.w	r3, r3, #15
 800ac4e:	3301      	adds	r3, #1
 800ac50:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800ac52:	4b9e      	ldr	r3, [pc, #632]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ac54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac56:	091b      	lsrs	r3, r3, #4
 800ac58:	f003 0301 	and.w	r3, r3, #1
 800ac5c:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800ac5e:	4b9b      	ldr	r3, [pc, #620]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ac60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac62:	08db      	lsrs	r3, r3, #3
 800ac64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ac68:	68fa      	ldr	r2, [r7, #12]
 800ac6a:	fb02 f303 	mul.w	r3, r2, r3
 800ac6e:	ee07 3a90 	vmov	s15, r3
 800ac72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac76:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	2b03      	cmp	r3, #3
 800ac7e:	d062      	beq.n	800ad46 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	2b03      	cmp	r3, #3
 800ac84:	f200 8081 	bhi.w	800ad8a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 800ac88:	697b      	ldr	r3, [r7, #20]
 800ac8a:	2b01      	cmp	r3, #1
 800ac8c:	d024      	beq.n	800acd8 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	2b02      	cmp	r3, #2
 800ac92:	d17a      	bne.n	800ad8a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	ee07 3a90 	vmov	s15, r3
 800ac9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac9e:	eddf 6a8c 	vldr	s13, [pc, #560]	; 800aed0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800aca2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aca6:	4b89      	ldr	r3, [pc, #548]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800aca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acae:	ee07 3a90 	vmov	s15, r3
 800acb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800acb6:	ed97 6a02 	vldr	s12, [r7, #8]
 800acba:	eddf 5a86 	vldr	s11, [pc, #536]	; 800aed4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800acbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800acc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800acc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800acca:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800acce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acd2:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800acd6:	e08f      	b.n	800adf8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800acd8:	4b7c      	ldr	r3, [pc, #496]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800acda:	689b      	ldr	r3, [r3, #8]
 800acdc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d005      	beq.n	800acf0 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800ace4:	4b79      	ldr	r3, [pc, #484]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	0f1b      	lsrs	r3, r3, #28
 800acea:	f003 030f 	and.w	r3, r3, #15
 800acee:	e006      	b.n	800acfe <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800acf0:	4b76      	ldr	r3, [pc, #472]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800acf2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800acf6:	041b      	lsls	r3, r3, #16
 800acf8:	0f1b      	lsrs	r3, r3, #28
 800acfa:	f003 030f 	and.w	r3, r3, #15
 800acfe:	4a76      	ldr	r2, [pc, #472]	; (800aed8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800ad00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad04:	ee07 3a90 	vmov	s15, r3
 800ad08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	ee07 3a90 	vmov	s15, r3
 800ad12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ad1a:	69bb      	ldr	r3, [r7, #24]
 800ad1c:	ee07 3a90 	vmov	s15, r3
 800ad20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad24:	ed97 6a02 	vldr	s12, [r7, #8]
 800ad28:	eddf 5a6a 	vldr	s11, [pc, #424]	; 800aed4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800ad2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad34:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad38:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800ad3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ad44:	e058      	b.n	800adf8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800ad46:	693b      	ldr	r3, [r7, #16]
 800ad48:	ee07 3a90 	vmov	s15, r3
 800ad4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad50:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800aed0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800ad54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad58:	4b5c      	ldr	r3, [pc, #368]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ad5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad60:	ee07 3a90 	vmov	s15, r3
 800ad64:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800ad68:	ed97 6a02 	vldr	s12, [r7, #8]
 800ad6c:	eddf 5a59 	vldr	s11, [pc, #356]	; 800aed4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800ad70:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800ad74:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800ad78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800ad80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad84:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ad88:	e036      	b.n	800adf8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800ad8a:	4b50      	ldr	r3, [pc, #320]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ad8c:	689b      	ldr	r3, [r3, #8]
 800ad8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d005      	beq.n	800ada2 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800ad96:	4b4d      	ldr	r3, [pc, #308]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ad98:	689b      	ldr	r3, [r3, #8]
 800ad9a:	0f1b      	lsrs	r3, r3, #28
 800ad9c:	f003 030f 	and.w	r3, r3, #15
 800ada0:	e006      	b.n	800adb0 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800ada2:	4b4a      	ldr	r3, [pc, #296]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ada4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ada8:	041b      	lsls	r3, r3, #16
 800adaa:	0f1b      	lsrs	r3, r3, #28
 800adac:	f003 030f 	and.w	r3, r3, #15
 800adb0:	4a49      	ldr	r2, [pc, #292]	; (800aed8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800adb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800adb6:	ee07 3a90 	vmov	s15, r3
 800adba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	ee07 3a90 	vmov	s15, r3
 800adc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800adcc:	69bb      	ldr	r3, [r7, #24]
 800adce:	ee07 3a90 	vmov	s15, r3
 800add2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800add6:	ed97 6a02 	vldr	s12, [r7, #8]
 800adda:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800aed4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800adde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ade2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ade6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800adea:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800adee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adf2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800adf6:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800adf8:	4b34      	ldr	r3, [pc, #208]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800adfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d017      	beq.n	800ae34 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800ae04:	4b31      	ldr	r3, [pc, #196]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ae06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae08:	0a5b      	lsrs	r3, r3, #9
 800ae0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae0e:	ee07 3a90 	vmov	s15, r3
 800ae12:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800ae16:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ae1a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800ae1e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ae22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae2a:	ee17 2a90 	vmov	r2, s15
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	601a      	str	r2, [r3, #0]
 800ae32:	e002      	b.n	800ae3a <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2200      	movs	r2, #0
 800ae38:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800ae3a:	4b24      	ldr	r3, [pc, #144]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ae3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d017      	beq.n	800ae76 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800ae46:	4b21      	ldr	r3, [pc, #132]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ae48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae4a:	0c1b      	lsrs	r3, r3, #16
 800ae4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae50:	ee07 3a90 	vmov	s15, r3
 800ae54:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 800ae58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ae5c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800ae60:	edd7 6a07 	vldr	s13, [r7, #28]
 800ae64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae6c:	ee17 2a90 	vmov	r2, s15
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	605a      	str	r2, [r3, #4]
 800ae74:	e002      	b.n	800ae7c <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800ae7c:	4b13      	ldr	r3, [pc, #76]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ae7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d017      	beq.n	800aeb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800ae88:	4b10      	ldr	r3, [pc, #64]	; (800aecc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800ae8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae8c:	0e1b      	lsrs	r3, r3, #24
 800ae8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae92:	ee07 3a90 	vmov	s15, r3
 800ae96:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800ae9a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ae9e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800aea2:	edd7 6a07 	vldr	s13, [r7, #28]
 800aea6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aeaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aeae:	ee17 2a90 	vmov	r2, s15
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800aeb6:	e002      	b.n	800aebe <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2200      	movs	r2, #0
 800aebc:	609a      	str	r2, [r3, #8]
}
 800aebe:	bf00      	nop
 800aec0:	3724      	adds	r7, #36	; 0x24
 800aec2:	46bd      	mov	sp, r7
 800aec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec8:	4770      	bx	lr
 800aeca:	bf00      	nop
 800aecc:	46020c00 	.word	0x46020c00
 800aed0:	4b742400 	.word	0x4b742400
 800aed4:	46000000 	.word	0x46000000
 800aed8:	0800e2fc 	.word	0x0800e2fc

0800aedc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b08e      	sub	sp, #56	; 0x38
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800aee6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aeea:	f5a2 2180 	sub.w	r1, r2, #262144	; 0x40000
 800aeee:	430b      	orrs	r3, r1
 800aef0:	d145      	bne.n	800af7e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800aef2:	4ba7      	ldr	r3, [pc, #668]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800aef4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800aef8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aefc:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800aefe:	4ba4      	ldr	r3, [pc, #656]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800af00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800af04:	f003 0302 	and.w	r3, r3, #2
 800af08:	2b02      	cmp	r3, #2
 800af0a:	d108      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800af0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af12:	d104      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800af14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800af18:	637b      	str	r3, [r7, #52]	; 0x34
 800af1a:	f001 bb5a 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800af1e:	4b9c      	ldr	r3, [pc, #624]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800af20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800af24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800af2c:	d114      	bne.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800af2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af34:	d110      	bne.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800af36:	4b96      	ldr	r3, [pc, #600]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800af38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800af3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800af44:	d103      	bne.n	800af4e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800af46:	23fa      	movs	r3, #250	; 0xfa
 800af48:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800af4a:	f001 bb42 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = LSI_VALUE;
 800af4e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800af52:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800af54:	f001 bb3d 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 800af58:	4b8d      	ldr	r3, [pc, #564]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800af64:	d107      	bne.n	800af76 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800af66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800af6c:	d103      	bne.n	800af76 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800af6e:	4b89      	ldr	r3, [pc, #548]	; (800b194 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800af70:	637b      	str	r3, [r7, #52]	; 0x34
 800af72:	f001 bb2e 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800af76:	2300      	movs	r3, #0
 800af78:	637b      	str	r3, [r7, #52]	; 0x34
 800af7a:	f001 bb2a 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800af7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af82:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800af86:	430b      	orrs	r3, r1
 800af88:	d151      	bne.n	800b02e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800af8a:	4b81      	ldr	r3, [pc, #516]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800af8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800af90:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800af94:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800af96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af98:	2b80      	cmp	r3, #128	; 0x80
 800af9a:	d035      	beq.n	800b008 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 800af9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af9e:	2b80      	cmp	r3, #128	; 0x80
 800afa0:	d841      	bhi.n	800b026 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800afa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa4:	2b60      	cmp	r3, #96	; 0x60
 800afa6:	d02a      	beq.n	800affe <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800afa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afaa:	2b60      	cmp	r3, #96	; 0x60
 800afac:	d83b      	bhi.n	800b026 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800afae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb0:	2b40      	cmp	r3, #64	; 0x40
 800afb2:	d009      	beq.n	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800afb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb6:	2b40      	cmp	r3, #64	; 0x40
 800afb8:	d835      	bhi.n	800b026 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800afba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00c      	beq.n	800afda <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800afc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc2:	2b20      	cmp	r3, #32
 800afc4:	d012      	beq.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800afc6:	e02e      	b.n	800b026 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800afc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800afcc:	4618      	mov	r0, r3
 800afce:	f7ff fb77 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800afd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800afd6:	f001 bafc 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afda:	f107 0318 	add.w	r3, r7, #24
 800afde:	4618      	mov	r0, r3
 800afe0:	f7ff fcc8 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800afe4:	69bb      	ldr	r3, [r7, #24]
 800afe6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800afe8:	f001 baf3 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afec:	f107 030c 	add.w	r3, r7, #12
 800aff0:	4618      	mov	r0, r3
 800aff2:	f7ff fe19 	bl	800ac28 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800affa:	f001 baea 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800affe:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b002:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b004:	f001 bae5 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b008:	4b61      	ldr	r3, [pc, #388]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b010:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b014:	d103      	bne.n	800b01e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800b016:	4b60      	ldr	r3, [pc, #384]	; (800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800b018:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b01a:	f001 bada 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800b01e:	2300      	movs	r3, #0
 800b020:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b022:	f001 bad6 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default :
      {
        frequency = 0U;
 800b026:	2300      	movs	r3, #0
 800b028:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b02a:	f001 bad2 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800b02e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b032:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800b036:	430b      	orrs	r3, r1
 800b038:	d158      	bne.n	800b0ec <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800b03a:	4b55      	ldr	r3, [pc, #340]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b03c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b040:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b044:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800b046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b048:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b04c:	d03b      	beq.n	800b0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800b04e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b050:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b054:	d846      	bhi.n	800b0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800b056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b058:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b05c:	d02e      	beq.n	800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800b05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b060:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b064:	d83e      	bhi.n	800b0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800b066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b068:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b06c:	d00b      	beq.n	800b086 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800b06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b070:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b074:	d836      	bhi.n	800b0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800b076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d00d      	beq.n	800b098 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800b07c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b07e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b082:	d012      	beq.n	800b0aa <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800b084:	e02e      	b.n	800b0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7ff fb18 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800b090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b092:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b094:	f001 ba9d 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b098:	f107 0318 	add.w	r3, r7, #24
 800b09c:	4618      	mov	r0, r3
 800b09e:	f7ff fc69 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800b0a2:	69bb      	ldr	r3, [r7, #24]
 800b0a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b0a6:	f001 ba94 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0aa:	f107 030c 	add.w	r3, r7, #12
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f7ff fdba 	bl	800ac28 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b0b8:	f001 ba8b 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800b0bc:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b0c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b0c2:	f001 ba86 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b0c6:	4b32      	ldr	r3, [pc, #200]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b0ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b0d2:	d103      	bne.n	800b0dc <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800b0d4:	4b30      	ldr	r3, [pc, #192]	; (800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800b0d6:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b0d8:	f001 ba7b 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b0e0:	f001 ba77 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default :

        frequency = 0U;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b0e8:	f001 ba73 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800b0ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0f0:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800b0f4:	430b      	orrs	r3, r1
 800b0f6:	d126      	bne.n	800b146 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 800b0f8:	4b25      	ldr	r3, [pc, #148]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b0fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b0fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b102:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 800b104:	4b22      	ldr	r3, [pc, #136]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b10c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b110:	d106      	bne.n	800b120 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800b112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b114:	2b00      	cmp	r3, #0
 800b116:	d103      	bne.n	800b120 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 800b118:	4b1f      	ldr	r3, [pc, #124]	; (800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800b11a:	637b      	str	r3, [r7, #52]	; 0x34
 800b11c:	f001 ba59 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800b120:	4b1b      	ldr	r3, [pc, #108]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b12c:	d107      	bne.n	800b13e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800b12e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b130:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b134:	d103      	bne.n	800b13e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 800b136:	4b19      	ldr	r3, [pc, #100]	; (800b19c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b138:	637b      	str	r3, [r7, #52]	; 0x34
 800b13a:	f001 ba4a 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800b13e:	2300      	movs	r3, #0
 800b140:	637b      	str	r3, [r7, #52]	; 0x34
 800b142:	f001 ba46 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800b146:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b14a:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 800b14e:	430b      	orrs	r3, r1
 800b150:	d16e      	bne.n	800b230 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800b152:	4b0f      	ldr	r3, [pc, #60]	; (800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b154:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b158:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800b15c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800b15e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b160:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b164:	d03d      	beq.n	800b1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800b166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b168:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b16c:	d85c      	bhi.n	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800b16e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b170:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b174:	d014      	beq.n	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800b176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b178:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b17c:	d854      	bhi.n	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800b17e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b180:	2b00      	cmp	r3, #0
 800b182:	d01f      	beq.n	800b1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800b184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b186:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b18a:	d012      	beq.n	800b1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800b18c:	e04c      	b.n	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800b18e:	bf00      	nop
 800b190:	46020c00 	.word	0x46020c00
 800b194:	0007a120 	.word	0x0007a120
 800b198:	00f42400 	.word	0x00f42400
 800b19c:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b1a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	f7ff fa8b 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800b1aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b1ae:	f001 ba10 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1b2:	f107 0318 	add.w	r3, r7, #24
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7ff fbdc 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800b1bc:	69fb      	ldr	r3, [r7, #28]
 800b1be:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b1c0:	f001 ba07 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800b1c4:	4ba7      	ldr	r3, [pc, #668]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b1cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b1d0:	d103      	bne.n	800b1da <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800b1d2:	4ba5      	ldr	r3, [pc, #660]	; (800b468 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800b1d4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b1d6:	f001 b9fc 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b1de:	f001 b9f8 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b1e2:	4ba0      	ldr	r3, [pc, #640]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f003 0320 	and.w	r3, r3, #32
 800b1ea:	2b20      	cmp	r3, #32
 800b1ec:	d118      	bne.n	800b220 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b1ee:	4b9d      	ldr	r3, [pc, #628]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d005      	beq.n	800b206 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800b1fa:	4b9a      	ldr	r3, [pc, #616]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b1fc:	689b      	ldr	r3, [r3, #8]
 800b1fe:	0e1b      	lsrs	r3, r3, #24
 800b200:	f003 030f 	and.w	r3, r3, #15
 800b204:	e006      	b.n	800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800b206:	4b97      	ldr	r3, [pc, #604]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b208:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b20c:	041b      	lsls	r3, r3, #16
 800b20e:	0e1b      	lsrs	r3, r3, #24
 800b210:	f003 030f 	and.w	r3, r3, #15
 800b214:	4a95      	ldr	r2, [pc, #596]	; (800b46c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b21a:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b21c:	f001 b9d9 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800b220:	2300      	movs	r3, #0
 800b222:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b224:	f001 b9d5 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default :

        frequency = 0U;
 800b228:	2300      	movs	r3, #0
 800b22a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b22c:	f001 b9d1 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b230:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b234:	f5a2 1100 	sub.w	r1, r2, #2097152	; 0x200000
 800b238:	430b      	orrs	r3, r1
 800b23a:	d17f      	bne.n	800b33c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b23c:	4b89      	ldr	r3, [pc, #548]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b23e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b242:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b246:	633b      	str	r3, [r7, #48]	; 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800b248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d165      	bne.n	800b31a <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800b24e:	4b85      	ldr	r3, [pc, #532]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b254:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800b258:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 800b25a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b25c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b260:	d034      	beq.n	800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 800b262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b264:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b268:	d853      	bhi.n	800b312 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800b26a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b26c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b270:	d00b      	beq.n	800b28a <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 800b272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b274:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b278:	d84b      	bhi.n	800b312 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800b27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d016      	beq.n	800b2ae <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 800b280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b282:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b286:	d009      	beq.n	800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800b288:	e043      	b.n	800b312 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b28a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b28e:	4618      	mov	r0, r3
 800b290:	f7ff fa16 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b296:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800b298:	f001 b99b 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b29c:	f107 0318 	add.w	r3, r7, #24
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	f7ff fb67 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b2a6:	69fb      	ldr	r3, [r7, #28]
 800b2a8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800b2aa:	f001 b992 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800b2ae:	4b6d      	ldr	r3, [pc, #436]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b2b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2ba:	d103      	bne.n	800b2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 800b2bc:	4b6a      	ldr	r3, [pc, #424]	; (800b468 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800b2be:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800b2c0:	f001 b987 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            frequency = 0U;
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800b2c8:	f001 b983 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b2cc:	4b65      	ldr	r3, [pc, #404]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f003 0320 	and.w	r3, r3, #32
 800b2d4:	2b20      	cmp	r3, #32
 800b2d6:	d118      	bne.n	800b30a <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b2d8:	4b62      	ldr	r3, [pc, #392]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b2da:	689b      	ldr	r3, [r3, #8]
 800b2dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d005      	beq.n	800b2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 800b2e4:	4b5f      	ldr	r3, [pc, #380]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	0e1b      	lsrs	r3, r3, #24
 800b2ea:	f003 030f 	and.w	r3, r3, #15
 800b2ee:	e006      	b.n	800b2fe <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800b2f0:	4b5c      	ldr	r3, [pc, #368]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b2f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b2f6:	041b      	lsls	r3, r3, #16
 800b2f8:	0e1b      	lsrs	r3, r3, #24
 800b2fa:	f003 030f 	and.w	r3, r3, #15
 800b2fe:	4a5b      	ldr	r2, [pc, #364]	; (800b46c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b304:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800b306:	f001 b964 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            frequency = 0U;
 800b30a:	2300      	movs	r3, #0
 800b30c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800b30e:	f001 b960 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
        default :
        {
          frequency = 0U;
 800b312:	2300      	movs	r3, #0
 800b314:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800b316:	f001 b95c 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800b31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b31c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b320:	d108      	bne.n	800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b322:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b326:	4618      	mov	r0, r3
 800b328:	f7ff f9ca 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800b32c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b32e:	637b      	str	r3, [r7, #52]	; 0x34
 800b330:	f001 b94f 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else
    {
      frequency = 0U;
 800b334:	2300      	movs	r3, #0
 800b336:	637b      	str	r3, [r7, #52]	; 0x34
 800b338:	f001 b94b 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800b33c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b340:	1e51      	subs	r1, r2, #1
 800b342:	430b      	orrs	r3, r1
 800b344:	d136      	bne.n	800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800b346:	4b47      	ldr	r3, [pc, #284]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b348:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b34c:	f003 0303 	and.w	r3, r3, #3
 800b350:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800b352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b354:	2b00      	cmp	r3, #0
 800b356:	d104      	bne.n	800b362 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800b358:	f7fe f968 	bl	800962c <HAL_RCC_GetPCLK2Freq>
 800b35c:	6378      	str	r0, [r7, #52]	; 0x34
 800b35e:	f001 b938 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800b362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b364:	2b01      	cmp	r3, #1
 800b366:	d104      	bne.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b368:	f7fe f830 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b36c:	6378      	str	r0, [r7, #52]	; 0x34
 800b36e:	f001 b930 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800b372:	4b3c      	ldr	r3, [pc, #240]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b37a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b37e:	d106      	bne.n	800b38e <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 800b380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b382:	2b02      	cmp	r3, #2
 800b384:	d103      	bne.n	800b38e <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 800b386:	4b3a      	ldr	r3, [pc, #232]	; (800b470 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800b388:	637b      	str	r3, [r7, #52]	; 0x34
 800b38a:	f001 b922 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800b38e:	4b35      	ldr	r3, [pc, #212]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b390:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b394:	f003 0302 	and.w	r3, r3, #2
 800b398:	2b02      	cmp	r3, #2
 800b39a:	d107      	bne.n	800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800b39c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b39e:	2b03      	cmp	r3, #3
 800b3a0:	d104      	bne.n	800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 800b3a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b3a6:	637b      	str	r3, [r7, #52]	; 0x34
 800b3a8:	f001 b913 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	637b      	str	r3, [r7, #52]	; 0x34
 800b3b0:	f001 b90f 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 800b3b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3b8:	1e91      	subs	r1, r2, #2
 800b3ba:	430b      	orrs	r3, r1
 800b3bc:	d136      	bne.n	800b42c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800b3be:	4b29      	ldr	r3, [pc, #164]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b3c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b3c4:	f003 030c 	and.w	r3, r3, #12
 800b3c8:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800b3ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d104      	bne.n	800b3da <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b3d0:	f7fe f918 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800b3d4:	6378      	str	r0, [r7, #52]	; 0x34
 800b3d6:	f001 b8fc 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800b3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3dc:	2b04      	cmp	r3, #4
 800b3de:	d104      	bne.n	800b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b3e0:	f7fd fff4 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b3e4:	6378      	str	r0, [r7, #52]	; 0x34
 800b3e6:	f001 b8f4 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800b3ea:	4b1e      	ldr	r3, [pc, #120]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b3f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b3f6:	d106      	bne.n	800b406 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800b3f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3fa:	2b08      	cmp	r3, #8
 800b3fc:	d103      	bne.n	800b406 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 800b3fe:	4b1c      	ldr	r3, [pc, #112]	; (800b470 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800b400:	637b      	str	r3, [r7, #52]	; 0x34
 800b402:	f001 b8e6 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800b406:	4b17      	ldr	r3, [pc, #92]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b408:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b40c:	f003 0302 	and.w	r3, r3, #2
 800b410:	2b02      	cmp	r3, #2
 800b412:	d107      	bne.n	800b424 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800b414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b416:	2b0c      	cmp	r3, #12
 800b418:	d104      	bne.n	800b424 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 800b41a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b41e:	637b      	str	r3, [r7, #52]	; 0x34
 800b420:	f001 b8d7 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800b424:	2300      	movs	r3, #0
 800b426:	637b      	str	r3, [r7, #52]	; 0x34
 800b428:	f001 b8d3 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800b42c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b430:	1f11      	subs	r1, r2, #4
 800b432:	430b      	orrs	r3, r1
 800b434:	d13f      	bne.n	800b4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800b436:	4b0b      	ldr	r3, [pc, #44]	; (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b438:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b43c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b440:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800b442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b444:	2b00      	cmp	r3, #0
 800b446:	d104      	bne.n	800b452 <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b448:	f7fe f8dc 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800b44c:	6378      	str	r0, [r7, #52]	; 0x34
 800b44e:	f001 b8c0 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800b452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b454:	2b10      	cmp	r3, #16
 800b456:	d10d      	bne.n	800b474 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b458:	f7fd ffb8 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b45c:	6378      	str	r0, [r7, #52]	; 0x34
 800b45e:	f001 b8b8 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800b462:	bf00      	nop
 800b464:	46020c00 	.word	0x46020c00
 800b468:	02dc6c00 	.word	0x02dc6c00
 800b46c:	0800e2fc 	.word	0x0800e2fc
 800b470:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800b474:	4ba8      	ldr	r3, [pc, #672]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b47c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b480:	d106      	bne.n	800b490 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 800b482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b484:	2b20      	cmp	r3, #32
 800b486:	d103      	bne.n	800b490 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 800b488:	4ba4      	ldr	r3, [pc, #656]	; (800b71c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800b48a:	637b      	str	r3, [r7, #52]	; 0x34
 800b48c:	f001 b8a1 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800b490:	4ba1      	ldr	r3, [pc, #644]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b492:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b496:	f003 0302 	and.w	r3, r3, #2
 800b49a:	2b02      	cmp	r3, #2
 800b49c:	d107      	bne.n	800b4ae <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800b49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4a0:	2b30      	cmp	r3, #48	; 0x30
 800b4a2:	d104      	bne.n	800b4ae <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 800b4a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b4a8:	637b      	str	r3, [r7, #52]	; 0x34
 800b4aa:	f001 b892 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	637b      	str	r3, [r7, #52]	; 0x34
 800b4b2:	f001 b88e 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800b4b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4ba:	f1a2 0108 	sub.w	r1, r2, #8
 800b4be:	430b      	orrs	r3, r1
 800b4c0:	d136      	bne.n	800b530 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800b4c2:	4b95      	ldr	r3, [pc, #596]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b4c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b4c8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b4cc:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800b4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d104      	bne.n	800b4de <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b4d4:	f7fe f896 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800b4d8:	6378      	str	r0, [r7, #52]	; 0x34
 800b4da:	f001 b87a 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800b4de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4e0:	2b40      	cmp	r3, #64	; 0x40
 800b4e2:	d104      	bne.n	800b4ee <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b4e4:	f7fd ff72 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b4e8:	6378      	str	r0, [r7, #52]	; 0x34
 800b4ea:	f001 b872 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800b4ee:	4b8a      	ldr	r3, [pc, #552]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b4f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b4fa:	d106      	bne.n	800b50a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 800b4fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4fe:	2b80      	cmp	r3, #128	; 0x80
 800b500:	d103      	bne.n	800b50a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 800b502:	4b86      	ldr	r3, [pc, #536]	; (800b71c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800b504:	637b      	str	r3, [r7, #52]	; 0x34
 800b506:	f001 b864 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800b50a:	4b83      	ldr	r3, [pc, #524]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b50c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b510:	f003 0302 	and.w	r3, r3, #2
 800b514:	2b02      	cmp	r3, #2
 800b516:	d107      	bne.n	800b528 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800b518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b51a:	2bc0      	cmp	r3, #192	; 0xc0
 800b51c:	d104      	bne.n	800b528 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 800b51e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b522:	637b      	str	r3, [r7, #52]	; 0x34
 800b524:	f001 b855 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800b528:	2300      	movs	r3, #0
 800b52a:	637b      	str	r3, [r7, #52]	; 0x34
 800b52c:	f001 b851 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800b530:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b534:	f1a2 0110 	sub.w	r1, r2, #16
 800b538:	430b      	orrs	r3, r1
 800b53a:	d139      	bne.n	800b5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800b53c:	4b76      	ldr	r3, [pc, #472]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b53e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b542:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b546:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800b548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d104      	bne.n	800b558 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b54e:	f7fe f859 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800b552:	6378      	str	r0, [r7, #52]	; 0x34
 800b554:	f001 b83d 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800b558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b55a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b55e:	d104      	bne.n	800b56a <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b560:	f7fd ff34 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b564:	6378      	str	r0, [r7, #52]	; 0x34
 800b566:	f001 b834 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800b56a:	4b6b      	ldr	r3, [pc, #428]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b576:	d107      	bne.n	800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 800b578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b57a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b57e:	d103      	bne.n	800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 800b580:	4b66      	ldr	r3, [pc, #408]	; (800b71c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800b582:	637b      	str	r3, [r7, #52]	; 0x34
 800b584:	f001 b825 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800b588:	4b63      	ldr	r3, [pc, #396]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b58a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b58e:	f003 0302 	and.w	r3, r3, #2
 800b592:	2b02      	cmp	r3, #2
 800b594:	d108      	bne.n	800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 800b596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b598:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b59c:	d104      	bne.n	800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 800b59e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b5a2:	637b      	str	r3, [r7, #52]	; 0x34
 800b5a4:	f001 b815 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	637b      	str	r3, [r7, #52]	; 0x34
 800b5ac:	f001 b811 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#if defined(USART6)
  else if (PeriphClk == RCC_PERIPHCLK_USART6)
 800b5b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b5b4:	f102 4160 	add.w	r1, r2, #3758096384	; 0xe0000000
 800b5b8:	430b      	orrs	r3, r1
 800b5ba:	d139      	bne.n	800b630 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
  {
    /* Get the current USART6 source */
    srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800b5bc:	4b56      	ldr	r3, [pc, #344]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b5be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b5c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b5c6:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800b5c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d104      	bne.n	800b5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b5ce:	f7fe f819 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800b5d2:	6378      	str	r0, [r7, #52]	; 0x34
 800b5d4:	f000 bffd 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USART6CLKSOURCE_SYSCLK)
 800b5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b5de:	d104      	bne.n	800b5ea <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b5e0:	f7fd fef4 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b5e4:	6378      	str	r0, [r7, #52]	; 0x34
 800b5e6:	f000 bff4 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800b5ea:	4b4b      	ldr	r3, [pc, #300]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b5f6:	d107      	bne.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 800b5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b5fe:	d103      	bne.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
    {
      frequency = HSI_VALUE;
 800b600:	4b46      	ldr	r3, [pc, #280]	; (800b71c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800b602:	637b      	str	r3, [r7, #52]	; 0x34
 800b604:	f000 bfe5 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800b608:	4b43      	ldr	r3, [pc, #268]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b60a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b60e:	f003 0302 	and.w	r3, r3, #2
 800b612:	2b02      	cmp	r3, #2
 800b614:	d108      	bne.n	800b628 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 800b616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b618:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b61c:	d104      	bne.n	800b628 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
    {
      frequency = LSE_VALUE;
 800b61e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b622:	637b      	str	r3, [r7, #52]	; 0x34
 800b624:	f000 bfd5 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800b628:	2300      	movs	r3, #0
 800b62a:	637b      	str	r3, [r7, #52]	; 0x34
 800b62c:	f000 bfd1 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800b630:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b634:	f1a2 0120 	sub.w	r1, r2, #32
 800b638:	430b      	orrs	r3, r1
 800b63a:	d158      	bne.n	800b6ee <HAL_RCCEx_GetPeriphCLKFreq+0x812>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800b63c:	4b36      	ldr	r3, [pc, #216]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b63e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b642:	f003 0307 	and.w	r3, r3, #7
 800b646:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800b648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d104      	bne.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800b64e:	f7fe f801 	bl	8009654 <HAL_RCC_GetPCLK3Freq>
 800b652:	6378      	str	r0, [r7, #52]	; 0x34
 800b654:	f000 bfbd 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800b658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b65a:	2b01      	cmp	r3, #1
 800b65c:	d104      	bne.n	800b668 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b65e:	f7fd feb5 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b662:	6378      	str	r0, [r7, #52]	; 0x34
 800b664:	f000 bfb5 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800b668:	4b2b      	ldr	r3, [pc, #172]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b670:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b674:	d106      	bne.n	800b684 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 800b676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b678:	2b02      	cmp	r3, #2
 800b67a:	d103      	bne.n	800b684 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
    {
      frequency = HSI_VALUE;
 800b67c:	4b27      	ldr	r3, [pc, #156]	; (800b71c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800b67e:	637b      	str	r3, [r7, #52]	; 0x34
 800b680:	f000 bfa7 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800b684:	4b24      	ldr	r3, [pc, #144]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b686:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b68a:	f003 0302 	and.w	r3, r3, #2
 800b68e:	2b02      	cmp	r3, #2
 800b690:	d107      	bne.n	800b6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 800b692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b694:	2b03      	cmp	r3, #3
 800b696:	d104      	bne.n	800b6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
    {
      frequency = LSE_VALUE;
 800b698:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b69c:	637b      	str	r3, [r7, #52]	; 0x34
 800b69e:	f000 bf98 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800b6a2:	4b1d      	ldr	r3, [pc, #116]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f003 0320 	and.w	r3, r3, #32
 800b6aa:	2b20      	cmp	r3, #32
 800b6ac:	d11b      	bne.n	800b6e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 800b6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b0:	2b04      	cmp	r3, #4
 800b6b2:	d118      	bne.n	800b6e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b6b4:	4b18      	ldr	r3, [pc, #96]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b6b6:	689b      	ldr	r3, [r3, #8]
 800b6b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d005      	beq.n	800b6cc <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
 800b6c0:	4b15      	ldr	r3, [pc, #84]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b6c2:	689b      	ldr	r3, [r3, #8]
 800b6c4:	0e1b      	lsrs	r3, r3, #24
 800b6c6:	f003 030f 	and.w	r3, r3, #15
 800b6ca:	e006      	b.n	800b6da <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 800b6cc:	4b12      	ldr	r3, [pc, #72]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b6ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b6d2:	041b      	lsls	r3, r3, #16
 800b6d4:	0e1b      	lsrs	r3, r3, #24
 800b6d6:	f003 030f 	and.w	r3, r3, #15
 800b6da:	4a11      	ldr	r2, [pc, #68]	; (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800b6dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6e0:	637b      	str	r3, [r7, #52]	; 0x34
 800b6e2:	f000 bf76 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	637b      	str	r3, [r7, #52]	; 0x34
 800b6ea:	f000 bf72 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800b6ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6f2:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800b6f6:	430b      	orrs	r3, r1
 800b6f8:	d172      	bne.n	800b7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800b6fa:	4b07      	ldr	r3, [pc, #28]	; (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b6fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b700:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800b704:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800b706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b708:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b70c:	d10a      	bne.n	800b724 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b70e:	f7fd fe5d 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b712:	6378      	str	r0, [r7, #52]	; 0x34
 800b714:	f000 bf5d 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800b718:	46020c00 	.word	0x46020c00
 800b71c:	00f42400 	.word	0x00f42400
 800b720:	0800e2fc 	.word	0x0800e2fc
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800b724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b72a:	d108      	bne.n	800b73e <HAL_RCCEx_GetPeriphCLKFreq+0x862>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b72c:	f107 0318 	add.w	r3, r7, #24
 800b730:	4618      	mov	r0, r3
 800b732:	f7ff f91f 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800b736:	6a3b      	ldr	r3, [r7, #32]
 800b738:	637b      	str	r3, [r7, #52]	; 0x34
 800b73a:	f000 bf4a 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800b73e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b740:	2b00      	cmp	r3, #0
 800b742:	d104      	bne.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x872>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800b744:	f7fd ff44 	bl	80095d0 <HAL_RCC_GetHCLKFreq>
 800b748:	6378      	str	r0, [r7, #52]	; 0x34
 800b74a:	f000 bf42 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800b74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b750:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800b754:	d122      	bne.n	800b79c <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b756:	4bb0      	ldr	r3, [pc, #704]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	f003 0320 	and.w	r3, r3, #32
 800b75e:	2b20      	cmp	r3, #32
 800b760:	d118      	bne.n	800b794 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b762:	4bad      	ldr	r3, [pc, #692]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b764:	689b      	ldr	r3, [r3, #8]
 800b766:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d005      	beq.n	800b77a <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
 800b76e:	4baa      	ldr	r3, [pc, #680]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b770:	689b      	ldr	r3, [r3, #8]
 800b772:	0e1b      	lsrs	r3, r3, #24
 800b774:	f003 030f 	and.w	r3, r3, #15
 800b778:	e006      	b.n	800b788 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 800b77a:	4ba7      	ldr	r3, [pc, #668]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b77c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b780:	041b      	lsls	r3, r3, #16
 800b782:	0e1b      	lsrs	r3, r3, #24
 800b784:	f003 030f 	and.w	r3, r3, #15
 800b788:	4aa4      	ldr	r2, [pc, #656]	; (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800b78a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b78e:	637b      	str	r3, [r7, #52]	; 0x34
 800b790:	f000 bf1f 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = 0U;
 800b794:	2300      	movs	r3, #0
 800b796:	637b      	str	r3, [r7, #52]	; 0x34
 800b798:	f000 bf1b 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800b79c:	4b9e      	ldr	r3, [pc, #632]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b7a8:	d107      	bne.n	800b7ba <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800b7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b7b0:	d103      	bne.n	800b7ba <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    {
      frequency = HSE_VALUE;
 800b7b2:	4b9b      	ldr	r3, [pc, #620]	; (800ba20 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 800b7b4:	637b      	str	r3, [r7, #52]	; 0x34
 800b7b6:	f000 bf0c 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800b7ba:	4b97      	ldr	r3, [pc, #604]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b7c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7c6:	d107      	bne.n	800b7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 800b7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b7ce:	d103      	bne.n	800b7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
    {
      frequency = HSI_VALUE;
 800b7d0:	4b93      	ldr	r3, [pc, #588]	; (800ba20 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 800b7d2:	637b      	str	r3, [r7, #52]	; 0x34
 800b7d4:	f000 befd 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	637b      	str	r3, [r7, #52]	; 0x34
 800b7dc:	f000 bef9 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800b7e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7e4:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800b7e8:	430b      	orrs	r3, r1
 800b7ea:	d158      	bne.n	800b89e <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800b7ec:	4b8a      	ldr	r3, [pc, #552]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b7ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b7f2:	f003 0307 	and.w	r3, r3, #7
 800b7f6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800b7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7fa:	2b04      	cmp	r3, #4
 800b7fc:	d84b      	bhi.n	800b896 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 800b7fe:	a201      	add	r2, pc, #4	; (adr r2, 800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
 800b800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b804:	0800b83d 	.word	0x0800b83d
 800b808:	0800b819 	.word	0x0800b819
 800b80c:	0800b82b 	.word	0x0800b82b
 800b810:	0800b847 	.word	0x0800b847
 800b814:	0800b851 	.word	0x0800b851
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b818:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b81c:	4618      	mov	r0, r3
 800b81e:	f7fe ff4f 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800b822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b824:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b826:	f000 bed4 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b82a:	f107 030c 	add.w	r3, r7, #12
 800b82e:	4618      	mov	r0, r3
 800b830:	f7ff f9fa 	bl	800ac28 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800b834:	693b      	ldr	r3, [r7, #16]
 800b836:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b838:	f000 becb 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800b83c:	f7fd fec8 	bl	80095d0 <HAL_RCC_GetHCLKFreq>
 800b840:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800b842:	f000 bec6 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800b846:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b84a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b84c:	f000 bec1 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b850:	4b71      	ldr	r3, [pc, #452]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f003 0320 	and.w	r3, r3, #32
 800b858:	2b20      	cmp	r3, #32
 800b85a:	d118      	bne.n	800b88e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b85c:	4b6e      	ldr	r3, [pc, #440]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b864:	2b00      	cmp	r3, #0
 800b866:	d005      	beq.n	800b874 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 800b868:	4b6b      	ldr	r3, [pc, #428]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b86a:	689b      	ldr	r3, [r3, #8]
 800b86c:	0e1b      	lsrs	r3, r3, #24
 800b86e:	f003 030f 	and.w	r3, r3, #15
 800b872:	e006      	b.n	800b882 <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 800b874:	4b68      	ldr	r3, [pc, #416]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b876:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b87a:	041b      	lsls	r3, r3, #16
 800b87c:	0e1b      	lsrs	r3, r3, #24
 800b87e:	f003 030f 	and.w	r3, r3, #15
 800b882:	4a66      	ldr	r2, [pc, #408]	; (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800b884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b888:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b88a:	f000 bea2 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800b88e:	2300      	movs	r3, #0
 800b890:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b892:	f000 be9e 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800b896:	2300      	movs	r3, #0
 800b898:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b89a:	f000 be9a 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800b89e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8a2:	f5a2 3100 	sub.w	r1, r2, #131072	; 0x20000
 800b8a6:	430b      	orrs	r3, r1
 800b8a8:	d167      	bne.n	800b97a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800b8aa:	4b5b      	ldr	r3, [pc, #364]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b8ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b8b0:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800b8b4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800b8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b8bc:	d036      	beq.n	800b92c <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 800b8be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b8c4:	d855      	bhi.n	800b972 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800b8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8c8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b8cc:	d029      	beq.n	800b922 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800b8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b8d4:	d84d      	bhi.n	800b972 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800b8d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b8dc:	d013      	beq.n	800b906 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 800b8de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b8e4:	d845      	bhi.n	800b972 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800b8e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d015      	beq.n	800b918 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 800b8ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b8f2:	d13e      	bne.n	800b972 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b8f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	f7fe fee1 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800b8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b900:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b902:	f000 be66 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b906:	f107 030c 	add.w	r3, r7, #12
 800b90a:	4618      	mov	r0, r3
 800b90c:	f7ff f98c 	bl	800ac28 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800b910:	693b      	ldr	r3, [r7, #16]
 800b912:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b914:	f000 be5d 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800b918:	f7fd fe5a 	bl	80095d0 <HAL_RCC_GetHCLKFreq>
 800b91c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800b91e:	f000 be58 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800b922:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b926:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b928:	f000 be53 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b92c:	4b3a      	ldr	r3, [pc, #232]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f003 0320 	and.w	r3, r3, #32
 800b934:	2b20      	cmp	r3, #32
 800b936:	d118      	bne.n	800b96a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b938:	4b37      	ldr	r3, [pc, #220]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b93a:	689b      	ldr	r3, [r3, #8]
 800b93c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b940:	2b00      	cmp	r3, #0
 800b942:	d005      	beq.n	800b950 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 800b944:	4b34      	ldr	r3, [pc, #208]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b946:	689b      	ldr	r3, [r3, #8]
 800b948:	0e1b      	lsrs	r3, r3, #24
 800b94a:	f003 030f 	and.w	r3, r3, #15
 800b94e:	e006      	b.n	800b95e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b950:	4b31      	ldr	r3, [pc, #196]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b952:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b956:	041b      	lsls	r3, r3, #16
 800b958:	0e1b      	lsrs	r3, r3, #24
 800b95a:	f003 030f 	and.w	r3, r3, #15
 800b95e:	4a2f      	ldr	r2, [pc, #188]	; (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800b960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b964:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b966:	f000 be34 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800b96a:	2300      	movs	r3, #0
 800b96c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b96e:	f000 be30 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800b972:	2300      	movs	r3, #0
 800b974:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b976:	f000 be2c 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800b97a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b97e:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 800b982:	430b      	orrs	r3, r1
 800b984:	d152      	bne.n	800ba2c <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800b986:	4b24      	ldr	r3, [pc, #144]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b988:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b98c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b990:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800b992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b994:	2b00      	cmp	r3, #0
 800b996:	d104      	bne.n	800b9a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b998:	f7fd fe34 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800b99c:	6378      	str	r0, [r7, #52]	; 0x34
 800b99e:	f000 be18 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800b9a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b9a8:	d104      	bne.n	800b9b4 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b9aa:	f7fd fd0f 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800b9ae:	6378      	str	r0, [r7, #52]	; 0x34
 800b9b0:	f000 be0f 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800b9b4:	4b18      	ldr	r3, [pc, #96]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b9bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b9c0:	d107      	bne.n	800b9d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 800b9c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9c8:	d103      	bne.n	800b9d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
    {
      frequency = HSI_VALUE;
 800b9ca:	4b15      	ldr	r3, [pc, #84]	; (800ba20 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 800b9cc:	637b      	str	r3, [r7, #52]	; 0x34
 800b9ce:	f000 be00 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800b9d2:	4b11      	ldr	r3, [pc, #68]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f003 0320 	and.w	r3, r3, #32
 800b9da:	2b20      	cmp	r3, #32
 800b9dc:	d122      	bne.n	800ba24 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
 800b9de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b9e4:	d11e      	bne.n	800ba24 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b9e6:	4b0c      	ldr	r3, [pc, #48]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b9e8:	689b      	ldr	r3, [r3, #8]
 800b9ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d005      	beq.n	800b9fe <HAL_RCCEx_GetPeriphCLKFreq+0xb22>
 800b9f2:	4b09      	ldr	r3, [pc, #36]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800b9f4:	689b      	ldr	r3, [r3, #8]
 800b9f6:	0e1b      	lsrs	r3, r3, #24
 800b9f8:	f003 030f 	and.w	r3, r3, #15
 800b9fc:	e006      	b.n	800ba0c <HAL_RCCEx_GetPeriphCLKFreq+0xb30>
 800b9fe:	4b06      	ldr	r3, [pc, #24]	; (800ba18 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800ba00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ba04:	041b      	lsls	r3, r3, #16
 800ba06:	0e1b      	lsrs	r3, r3, #24
 800ba08:	f003 030f 	and.w	r3, r3, #15
 800ba0c:	4a03      	ldr	r2, [pc, #12]	; (800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800ba0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba12:	637b      	str	r3, [r7, #52]	; 0x34
 800ba14:	f000 bddd 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800ba18:	46020c00 	.word	0x46020c00
 800ba1c:	0800e2fc 	.word	0x0800e2fc
 800ba20:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800ba24:	2300      	movs	r3, #0
 800ba26:	637b      	str	r3, [r7, #52]	; 0x34
 800ba28:	f000 bdd3 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800ba2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba30:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 800ba34:	430b      	orrs	r3, r1
 800ba36:	d14c      	bne.n	800bad2 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800ba38:	4ba8      	ldr	r3, [pc, #672]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800ba3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ba3e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800ba42:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800ba44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d104      	bne.n	800ba54 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800ba4a:	f7fd fddb 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800ba4e:	6378      	str	r0, [r7, #52]	; 0x34
 800ba50:	f000 bdbf 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800ba54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba5a:	d104      	bne.n	800ba66 <HAL_RCCEx_GetPeriphCLKFreq+0xb8a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800ba5c:	f7fd fcb6 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800ba60:	6378      	str	r0, [r7, #52]	; 0x34
 800ba62:	f000 bdb6 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800ba66:	4b9d      	ldr	r3, [pc, #628]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba72:	d107      	bne.n	800ba84 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 800ba74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba7a:	d103      	bne.n	800ba84 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
    {
      frequency = HSI_VALUE;
 800ba7c:	4b98      	ldr	r3, [pc, #608]	; (800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800ba7e:	637b      	str	r3, [r7, #52]	; 0x34
 800ba80:	f000 bda7 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 800ba84:	4b95      	ldr	r3, [pc, #596]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f003 0320 	and.w	r3, r3, #32
 800ba8c:	2b20      	cmp	r3, #32
 800ba8e:	d11c      	bne.n	800baca <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
 800ba90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba92:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ba96:	d118      	bne.n	800baca <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ba98:	4b90      	ldr	r3, [pc, #576]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800ba9a:	689b      	ldr	r3, [r3, #8]
 800ba9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d005      	beq.n	800bab0 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 800baa4:	4b8d      	ldr	r3, [pc, #564]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800baa6:	689b      	ldr	r3, [r3, #8]
 800baa8:	0e1b      	lsrs	r3, r3, #24
 800baaa:	f003 030f 	and.w	r3, r3, #15
 800baae:	e006      	b.n	800babe <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
 800bab0:	4b8a      	ldr	r3, [pc, #552]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bab2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800bab6:	041b      	lsls	r3, r3, #16
 800bab8:	0e1b      	lsrs	r3, r3, #24
 800baba:	f003 030f 	and.w	r3, r3, #15
 800babe:	4a89      	ldr	r2, [pc, #548]	; (800bce4 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800bac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bac4:	637b      	str	r3, [r7, #52]	; 0x34
 800bac6:	f000 bd84 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800baca:	2300      	movs	r3, #0
 800bacc:	637b      	str	r3, [r7, #52]	; 0x34
 800bace:	f000 bd80 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800bad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bad6:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800bada:	430b      	orrs	r3, r1
 800badc:	d158      	bne.n	800bb90 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800bade:	4b7f      	ldr	r3, [pc, #508]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bae0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bae4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bae8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800baea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baec:	2bc0      	cmp	r3, #192	; 0xc0
 800baee:	d028      	beq.n	800bb42 <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
 800baf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf2:	2bc0      	cmp	r3, #192	; 0xc0
 800baf4:	d848      	bhi.n	800bb88 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800baf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf8:	2b80      	cmp	r3, #128	; 0x80
 800bafa:	d00e      	beq.n	800bb1a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800bafc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bafe:	2b80      	cmp	r3, #128	; 0x80
 800bb00:	d842      	bhi.n	800bb88 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800bb02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d003      	beq.n	800bb10 <HAL_RCCEx_GetPeriphCLKFreq+0xc34>
 800bb08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb0a:	2b40      	cmp	r3, #64	; 0x40
 800bb0c:	d014      	beq.n	800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800bb0e:	e03b      	b.n	800bb88 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800bb10:	f7fd fda0 	bl	8009654 <HAL_RCC_GetPCLK3Freq>
 800bb14:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800bb16:	f000 bd5c 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bb1a:	4b70      	ldr	r3, [pc, #448]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb26:	d103      	bne.n	800bb30 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
        {
          frequency = HSI_VALUE;
 800bb28:	4b6d      	ldr	r3, [pc, #436]	; (800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800bb2a:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bb2c:	f000 bd51 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800bb30:	2300      	movs	r3, #0
 800bb32:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800bb34:	f000 bd4d 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800bb38:	f7fd fc48 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800bb3c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800bb3e:	f000 bd48 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800bb42:	4b66      	ldr	r3, [pc, #408]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f003 0320 	and.w	r3, r3, #32
 800bb4a:	2b20      	cmp	r3, #32
 800bb4c:	d118      	bne.n	800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800bb4e:	4b63      	ldr	r3, [pc, #396]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bb50:	689b      	ldr	r3, [r3, #8]
 800bb52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d005      	beq.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0xc8a>
 800bb5a:	4b60      	ldr	r3, [pc, #384]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bb5c:	689b      	ldr	r3, [r3, #8]
 800bb5e:	0e1b      	lsrs	r3, r3, #24
 800bb60:	f003 030f 	and.w	r3, r3, #15
 800bb64:	e006      	b.n	800bb74 <HAL_RCCEx_GetPeriphCLKFreq+0xc98>
 800bb66:	4b5d      	ldr	r3, [pc, #372]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bb68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800bb6c:	041b      	lsls	r3, r3, #16
 800bb6e:	0e1b      	lsrs	r3, r3, #24
 800bb70:	f003 030f 	and.w	r3, r3, #15
 800bb74:	4a5b      	ldr	r2, [pc, #364]	; (800bce4 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800bb76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb7a:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bb7c:	f000 bd29 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800bb80:	2300      	movs	r3, #0
 800bb82:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800bb84:	f000 bd25 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      default:
      {
        frequency = 0U;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800bb8c:	f000 bd21 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800bb90:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb94:	f5a2 0180 	sub.w	r1, r2, #4194304	; 0x400000
 800bb98:	430b      	orrs	r3, r1
 800bb9a:	d14c      	bne.n	800bc36 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800bb9c:	4b4f      	ldr	r3, [pc, #316]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bb9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bba2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800bba6:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800bba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d104      	bne.n	800bbb8 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800bbae:	f7fd fd29 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800bbb2:	6378      	str	r0, [r7, #52]	; 0x34
 800bbb4:	f000 bd0d 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800bbb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bbbe:	d104      	bne.n	800bbca <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800bbc0:	f7fd fc04 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800bbc4:	6378      	str	r0, [r7, #52]	; 0x34
 800bbc6:	f000 bd04 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800bbca:	4b44      	ldr	r3, [pc, #272]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bbd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbd6:	d107      	bne.n	800bbe8 <HAL_RCCEx_GetPeriphCLKFreq+0xd0c>
 800bbd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bbde:	d103      	bne.n	800bbe8 <HAL_RCCEx_GetPeriphCLKFreq+0xd0c>
    {
      frequency = HSI_VALUE;
 800bbe0:	4b3f      	ldr	r3, [pc, #252]	; (800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800bbe2:	637b      	str	r3, [r7, #52]	; 0x34
 800bbe4:	f000 bcf5 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800bbe8:	4b3c      	ldr	r3, [pc, #240]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f003 0320 	and.w	r3, r3, #32
 800bbf0:	2b20      	cmp	r3, #32
 800bbf2:	d11c      	bne.n	800bc2e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 800bbf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800bbfa:	d118      	bne.n	800bc2e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800bbfc:	4b37      	ldr	r3, [pc, #220]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bbfe:	689b      	ldr	r3, [r3, #8]
 800bc00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d005      	beq.n	800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0xd38>
 800bc08:	4b34      	ldr	r3, [pc, #208]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bc0a:	689b      	ldr	r3, [r3, #8]
 800bc0c:	0e1b      	lsrs	r3, r3, #24
 800bc0e:	f003 030f 	and.w	r3, r3, #15
 800bc12:	e006      	b.n	800bc22 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800bc14:	4b31      	ldr	r3, [pc, #196]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bc16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800bc1a:	041b      	lsls	r3, r3, #16
 800bc1c:	0e1b      	lsrs	r3, r3, #24
 800bc1e:	f003 030f 	and.w	r3, r3, #15
 800bc22:	4a30      	ldr	r2, [pc, #192]	; (800bce4 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800bc24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc28:	637b      	str	r3, [r7, #52]	; 0x34
 800bc2a:	f000 bcd2 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	637b      	str	r3, [r7, #52]	; 0x34
 800bc32:	f000 bcce 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#if defined (I2C5)
  else if (PeriphClk == RCC_PERIPHCLK_I2C5)
 800bc36:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc3a:	f102 4140 	add.w	r1, r2, #3221225472	; 0xc0000000
 800bc3e:	430b      	orrs	r3, r1
 800bc40:	d152      	bne.n	800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>
  {
    /* Get the current I2C5 source */
    srcclk = __HAL_RCC_GET_I2C5_SOURCE();
 800bc42:	4b26      	ldr	r3, [pc, #152]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bc44:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800bc48:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800bc4c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C5CLKSOURCE_PCLK1)
 800bc4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d104      	bne.n	800bc5e <HAL_RCCEx_GetPeriphCLKFreq+0xd82>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800bc54:	f7fd fcd6 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800bc58:	6378      	str	r0, [r7, #52]	; 0x34
 800bc5a:	f000 bcba 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C5CLKSOURCE_SYSCLK)
 800bc5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bc64:	d104      	bne.n	800bc70 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800bc66:	f7fd fbb1 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800bc6a:	6378      	str	r0, [r7, #52]	; 0x34
 800bc6c:	f000 bcb1 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C5CLKSOURCE_HSI))
 800bc70:	4b1a      	ldr	r3, [pc, #104]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bc78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc7c:	d107      	bne.n	800bc8e <HAL_RCCEx_GetPeriphCLKFreq+0xdb2>
 800bc7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bc84:	d103      	bne.n	800bc8e <HAL_RCCEx_GetPeriphCLKFreq+0xdb2>
    {
      frequency = HSI_VALUE;
 800bc86:	4b16      	ldr	r3, [pc, #88]	; (800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800bc88:	637b      	str	r3, [r7, #52]	; 0x34
 800bc8a:	f000 bca2 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C5CLKSOURCE_MSIK))
 800bc8e:	4b13      	ldr	r3, [pc, #76]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	f003 0320 	and.w	r3, r3, #32
 800bc96:	2b20      	cmp	r3, #32
 800bc98:	d11c      	bne.n	800bcd4 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800bc9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc9c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bca0:	d118      	bne.n	800bcd4 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800bca2:	4b0e      	ldr	r3, [pc, #56]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d005      	beq.n	800bcba <HAL_RCCEx_GetPeriphCLKFreq+0xdde>
 800bcae:	4b0b      	ldr	r3, [pc, #44]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bcb0:	689b      	ldr	r3, [r3, #8]
 800bcb2:	0e1b      	lsrs	r3, r3, #24
 800bcb4:	f003 030f 	and.w	r3, r3, #15
 800bcb8:	e006      	b.n	800bcc8 <HAL_RCCEx_GetPeriphCLKFreq+0xdec>
 800bcba:	4b08      	ldr	r3, [pc, #32]	; (800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800bcbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800bcc0:	041b      	lsls	r3, r3, #16
 800bcc2:	0e1b      	lsrs	r3, r3, #24
 800bcc4:	f003 030f 	and.w	r3, r3, #15
 800bcc8:	4a06      	ldr	r2, [pc, #24]	; (800bce4 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800bcca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcce:	637b      	str	r3, [r7, #52]	; 0x34
 800bcd0:	f000 bc7f 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for I2C5 */
    else
    {
      frequency = 0U;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	637b      	str	r3, [r7, #52]	; 0x34
 800bcd8:	f000 bc7b 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800bcdc:	46020c00 	.word	0x46020c00
 800bce0:	00f42400 	.word	0x00f42400
 800bce4:	0800e2fc 	.word	0x0800e2fc
    }
  }
#endif /* I2C5 */
#if defined (I2C6)
  else if (PeriphClk == RCC_PERIPHCLK_I2C6)
 800bce8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcec:	f102 4100 	add.w	r1, r2, #2147483648	; 0x80000000
 800bcf0:	430b      	orrs	r3, r1
 800bcf2:	d14c      	bne.n	800bd8e <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
  {
    /* Get the current I2C6 source */
    srcclk = __HAL_RCC_GET_I2C6_SOURCE();
 800bcf4:	4ba6      	ldr	r3, [pc, #664]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bcf6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800bcfa:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800bcfe:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C6CLKSOURCE_PCLK1)
 800bd00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d104      	bne.n	800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800bd06:	f7fd fc7d 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800bd0a:	6378      	str	r0, [r7, #52]	; 0x34
 800bd0c:	f000 bc61 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C6CLKSOURCE_SYSCLK)
 800bd10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd12:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bd16:	d104      	bne.n	800bd22 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800bd18:	f7fd fb58 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800bd1c:	6378      	str	r0, [r7, #52]	; 0x34
 800bd1e:	f000 bc58 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C6CLKSOURCE_HSI))
 800bd22:	4b9b      	ldr	r3, [pc, #620]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd2e:	d107      	bne.n	800bd40 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800bd30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bd36:	d103      	bne.n	800bd40 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
    {
      frequency = HSI_VALUE;
 800bd38:	4b96      	ldr	r3, [pc, #600]	; (800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 800bd3a:	637b      	str	r3, [r7, #52]	; 0x34
 800bd3c:	f000 bc49 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C6CLKSOURCE_MSIK))
 800bd40:	4b93      	ldr	r3, [pc, #588]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	f003 0320 	and.w	r3, r3, #32
 800bd48:	2b20      	cmp	r3, #32
 800bd4a:	d11c      	bne.n	800bd86 <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
 800bd4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800bd52:	d118      	bne.n	800bd86 <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800bd54:	4b8e      	ldr	r3, [pc, #568]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bd56:	689b      	ldr	r3, [r3, #8]
 800bd58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d005      	beq.n	800bd6c <HAL_RCCEx_GetPeriphCLKFreq+0xe90>
 800bd60:	4b8b      	ldr	r3, [pc, #556]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bd62:	689b      	ldr	r3, [r3, #8]
 800bd64:	0e1b      	lsrs	r3, r3, #24
 800bd66:	f003 030f 	and.w	r3, r3, #15
 800bd6a:	e006      	b.n	800bd7a <HAL_RCCEx_GetPeriphCLKFreq+0xe9e>
 800bd6c:	4b88      	ldr	r3, [pc, #544]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bd6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800bd72:	041b      	lsls	r3, r3, #16
 800bd74:	0e1b      	lsrs	r3, r3, #24
 800bd76:	f003 030f 	and.w	r3, r3, #15
 800bd7a:	4a87      	ldr	r2, [pc, #540]	; (800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 800bd7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd80:	637b      	str	r3, [r7, #52]	; 0x34
 800bd82:	f000 bc26 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for I2C6 */
    else
    {
      frequency = 0U;
 800bd86:	2300      	movs	r3, #0
 800bd88:	637b      	str	r3, [r7, #52]	; 0x34
 800bd8a:	f000 bc22 	b.w	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800bd8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd92:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800bd96:	430b      	orrs	r3, r1
 800bd98:	d164      	bne.n	800be64 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800bd9a:	4b7d      	ldr	r3, [pc, #500]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bd9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bda0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bda4:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800bda6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d120      	bne.n	800bdee <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800bdac:	4b78      	ldr	r3, [pc, #480]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	f003 0320 	and.w	r3, r3, #32
 800bdb4:	2b20      	cmp	r3, #32
 800bdb6:	d117      	bne.n	800bde8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800bdb8:	4b75      	ldr	r3, [pc, #468]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bdba:	689b      	ldr	r3, [r3, #8]
 800bdbc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d005      	beq.n	800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800bdc4:	4b72      	ldr	r3, [pc, #456]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bdc6:	689b      	ldr	r3, [r3, #8]
 800bdc8:	0e1b      	lsrs	r3, r3, #24
 800bdca:	f003 030f 	and.w	r3, r3, #15
 800bdce:	e006      	b.n	800bdde <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
 800bdd0:	4b6f      	ldr	r3, [pc, #444]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bdd2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800bdd6:	041b      	lsls	r3, r3, #16
 800bdd8:	0e1b      	lsrs	r3, r3, #24
 800bdda:	f003 030f 	and.w	r3, r3, #15
 800bdde:	4a6e      	ldr	r2, [pc, #440]	; (800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 800bde0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bde4:	637b      	str	r3, [r7, #52]	; 0x34
 800bde6:	e3f4      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = 0U;
 800bde8:	2300      	movs	r3, #0
 800bdea:	637b      	str	r3, [r7, #52]	; 0x34
 800bdec:	e3f1      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800bdee:	4b68      	ldr	r3, [pc, #416]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bdf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bdf4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bdf8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bdfc:	d112      	bne.n	800be24 <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
 800bdfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be04:	d10e      	bne.n	800be24 <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800be06:	4b62      	ldr	r3, [pc, #392]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800be08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800be0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be14:	d102      	bne.n	800be1c <HAL_RCCEx_GetPeriphCLKFreq+0xf40>
      {
        frequency = LSI_VALUE / 128U;
 800be16:	23fa      	movs	r3, #250	; 0xfa
 800be18:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800be1a:	e3da      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = LSI_VALUE;
 800be1c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800be20:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800be22:	e3d6      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800be24:	4b5a      	ldr	r3, [pc, #360]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be30:	d106      	bne.n	800be40 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
 800be32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be38:	d102      	bne.n	800be40 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
    {
      frequency = HSI_VALUE;
 800be3a:	4b56      	ldr	r3, [pc, #344]	; (800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 800be3c:	637b      	str	r3, [r7, #52]	; 0x34
 800be3e:	e3c8      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800be40:	4b53      	ldr	r3, [pc, #332]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800be42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800be46:	f003 0302 	and.w	r3, r3, #2
 800be4a:	2b02      	cmp	r3, #2
 800be4c:	d107      	bne.n	800be5e <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
 800be4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800be54:	d103      	bne.n	800be5e <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
    {
      frequency = LSE_VALUE;
 800be56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be5a:	637b      	str	r3, [r7, #52]	; 0x34
 800be5c:	e3b9      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800be5e:	2300      	movs	r3, #0
 800be60:	637b      	str	r3, [r7, #52]	; 0x34
 800be62:	e3b6      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800be64:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be68:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800be6c:	430b      	orrs	r3, r1
 800be6e:	d164      	bne.n	800bf3a <HAL_RCCEx_GetPeriphCLKFreq+0x105e>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800be70:	4b47      	ldr	r3, [pc, #284]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800be72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800be76:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800be7a:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800be7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d120      	bne.n	800bec4 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800be82:	4b43      	ldr	r3, [pc, #268]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f003 0320 	and.w	r3, r3, #32
 800be8a:	2b20      	cmp	r3, #32
 800be8c:	d117      	bne.n	800bebe <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800be8e:	4b40      	ldr	r3, [pc, #256]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800be90:	689b      	ldr	r3, [r3, #8]
 800be92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800be96:	2b00      	cmp	r3, #0
 800be98:	d005      	beq.n	800bea6 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
 800be9a:	4b3d      	ldr	r3, [pc, #244]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800be9c:	689b      	ldr	r3, [r3, #8]
 800be9e:	0e1b      	lsrs	r3, r3, #24
 800bea0:	f003 030f 	and.w	r3, r3, #15
 800bea4:	e006      	b.n	800beb4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 800bea6:	4b3a      	ldr	r3, [pc, #232]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bea8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800beac:	041b      	lsls	r3, r3, #16
 800beae:	0e1b      	lsrs	r3, r3, #24
 800beb0:	f003 030f 	and.w	r3, r3, #15
 800beb4:	4a38      	ldr	r2, [pc, #224]	; (800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 800beb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800beba:	637b      	str	r3, [r7, #52]	; 0x34
 800bebc:	e389      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = 0U;
 800bebe:	2300      	movs	r3, #0
 800bec0:	637b      	str	r3, [r7, #52]	; 0x34
 800bec2:	e386      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800bec4:	4b32      	ldr	r3, [pc, #200]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bec6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800beca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bece:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bed2:	d112      	bne.n	800befa <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800bed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800beda:	d10e      	bne.n	800befa <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bedc:	4b2c      	ldr	r3, [pc, #176]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bede:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bee6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800beea:	d102      	bne.n	800bef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
      {
        frequency = LSI_VALUE / 128U;
 800beec:	23fa      	movs	r3, #250	; 0xfa
 800beee:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bef0:	e36f      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = LSI_VALUE;
 800bef2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800bef6:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bef8:	e36b      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800befa:	4b25      	ldr	r3, [pc, #148]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf06:	d106      	bne.n	800bf16 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
 800bf08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf0e:	d102      	bne.n	800bf16 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
    {
      frequency = HSI_VALUE;
 800bf10:	4b20      	ldr	r3, [pc, #128]	; (800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 800bf12:	637b      	str	r3, [r7, #52]	; 0x34
 800bf14:	e35d      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800bf16:	4b1e      	ldr	r3, [pc, #120]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bf18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bf1c:	f003 0302 	and.w	r3, r3, #2
 800bf20:	2b02      	cmp	r3, #2
 800bf22:	d107      	bne.n	800bf34 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
 800bf24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf26:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bf2a:	d103      	bne.n	800bf34 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
    {
      frequency = LSE_VALUE;
 800bf2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bf30:	637b      	str	r3, [r7, #52]	; 0x34
 800bf32:	e34e      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800bf34:	2300      	movs	r3, #0
 800bf36:	637b      	str	r3, [r7, #52]	; 0x34
 800bf38:	e34b      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800bf3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf3e:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800bf42:	430b      	orrs	r3, r1
 800bf44:	d14e      	bne.n	800bfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1108>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800bf46:	4b12      	ldr	r3, [pc, #72]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bf48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bf4c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800bf50:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800bf52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d103      	bne.n	800bf60 <HAL_RCCEx_GetPeriphCLKFreq+0x1084>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800bf58:	f7fd fb54 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800bf5c:	6378      	str	r0, [r7, #52]	; 0x34
 800bf5e:	e338      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800bf60:	4b0b      	ldr	r3, [pc, #44]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bf62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bf66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf6a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bf6e:	d119      	bne.n	800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c8>
 800bf70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf72:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bf76:	d115      	bne.n	800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bf78:	4b05      	ldr	r3, [pc, #20]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800bf7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bf7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bf82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bf86:	d109      	bne.n	800bf9c <HAL_RCCEx_GetPeriphCLKFreq+0x10c0>
      {
        frequency = LSI_VALUE / 128U;
 800bf88:	23fa      	movs	r3, #250	; 0xfa
 800bf8a:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bf8c:	e321      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800bf8e:	bf00      	nop
 800bf90:	46020c00 	.word	0x46020c00
 800bf94:	00f42400 	.word	0x00f42400
 800bf98:	0800e2fc 	.word	0x0800e2fc
      }
      else
      {
        frequency = LSI_VALUE;
 800bf9c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800bfa0:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bfa2:	e316      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800bfa4:	4ba8      	ldr	r3, [pc, #672]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bfac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bfb0:	d106      	bne.n	800bfc0 <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
 800bfb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfb4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bfb8:	d102      	bne.n	800bfc0 <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
    {
      frequency = HSI_VALUE;
 800bfba:	4ba4      	ldr	r3, [pc, #656]	; (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800bfbc:	637b      	str	r3, [r7, #52]	; 0x34
 800bfbe:	e308      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800bfc0:	4ba1      	ldr	r3, [pc, #644]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800bfc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bfc6:	f003 0302 	and.w	r3, r3, #2
 800bfca:	2b02      	cmp	r3, #2
 800bfcc:	d107      	bne.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 800bfce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800bfd4:	d103      	bne.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
    {
      frequency = LSE_VALUE;
 800bfd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bfda:	637b      	str	r3, [r7, #52]	; 0x34
 800bfdc:	e2f9      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	637b      	str	r3, [r7, #52]	; 0x34
 800bfe2:	e2f6      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800bfe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfe8:	f102 4178 	add.w	r1, r2, #4160749568	; 0xf8000000
 800bfec:	430b      	orrs	r3, r1
 800bfee:	d12d      	bne.n	800c04c <HAL_RCCEx_GetPeriphCLKFreq+0x1170>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800bff0:	4b95      	ldr	r3, [pc, #596]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800bff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bff6:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800bffa:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800bffc:	4b92      	ldr	r3, [pc, #584]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c004:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c008:	d105      	bne.n	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 800c00a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d102      	bne.n	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
    {
      frequency = HSE_VALUE;
 800c010:	4b8e      	ldr	r3, [pc, #568]	; (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800c012:	637b      	str	r3, [r7, #52]	; 0x34
 800c014:	e2dd      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800c016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c018:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c01c:	d107      	bne.n	800c02e <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c01e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c022:	4618      	mov	r0, r3
 800c024:	f7fe fb4c 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 800c028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c02a:	637b      	str	r3, [r7, #52]	; 0x34
 800c02c:	e2d1      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800c02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c030:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c034:	d107      	bne.n	800c046 <HAL_RCCEx_GetPeriphCLKFreq+0x116a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c036:	f107 0318 	add.w	r3, r7, #24
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fe fc9a 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800c040:	69bb      	ldr	r3, [r7, #24]
 800c042:	637b      	str	r3, [r7, #52]	; 0x34
 800c044:	e2c5      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800c046:	2300      	movs	r3, #0
 800c048:	637b      	str	r3, [r7, #52]	; 0x34
 800c04a:	e2c2      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 800c04c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c050:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
 800c054:	430b      	orrs	r3, r1
 800c056:	d156      	bne.n	800c106 <HAL_RCCEx_GetPeriphCLKFreq+0x122a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800c058:	4b7b      	ldr	r3, [pc, #492]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c05a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c05e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800c062:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800c064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c066:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c06a:	d028      	beq.n	800c0be <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800c06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c06e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c072:	d845      	bhi.n	800c100 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 800c074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c076:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c07a:	d013      	beq.n	800c0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x11c8>
 800c07c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c07e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c082:	d83d      	bhi.n	800c100 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 800c084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c086:	2b00      	cmp	r3, #0
 800c088:	d004      	beq.n	800c094 <HAL_RCCEx_GetPeriphCLKFreq+0x11b8>
 800c08a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c08c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c090:	d004      	beq.n	800c09c <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 800c092:	e035      	b.n	800c100 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 800c094:	f7fd faca 	bl	800962c <HAL_RCC_GetPCLK2Freq>
 800c098:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800c09a:	e29a      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800c09c:	f7fd f996 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800c0a0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800c0a2:	e296      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c0a4:	4b68      	ldr	r3, [pc, #416]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c0ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c0b0:	d102      	bne.n	800c0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x11dc>
        {
          frequency = HSI_VALUE;
 800c0b2:	4b66      	ldr	r3, [pc, #408]	; (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800c0b4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c0b6:	e28c      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c0bc:	e289      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c0be:	4b62      	ldr	r3, [pc, #392]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f003 0320 	and.w	r3, r3, #32
 800c0c6:	2b20      	cmp	r3, #32
 800c0c8:	d117      	bne.n	800c0fa <HAL_RCCEx_GetPeriphCLKFreq+0x121e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c0ca:	4b5f      	ldr	r3, [pc, #380]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c0cc:	689b      	ldr	r3, [r3, #8]
 800c0ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d005      	beq.n	800c0e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1206>
 800c0d6:	4b5c      	ldr	r3, [pc, #368]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c0d8:	689b      	ldr	r3, [r3, #8]
 800c0da:	0e1b      	lsrs	r3, r3, #24
 800c0dc:	f003 030f 	and.w	r3, r3, #15
 800c0e0:	e006      	b.n	800c0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>
 800c0e2:	4b59      	ldr	r3, [pc, #356]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c0e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c0e8:	041b      	lsls	r3, r3, #16
 800c0ea:	0e1b      	lsrs	r3, r3, #24
 800c0ec:	f003 030f 	and.w	r3, r3, #15
 800c0f0:	4a57      	ldr	r2, [pc, #348]	; (800c250 <HAL_RCCEx_GetPeriphCLKFreq+0x1374>)
 800c0f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0f6:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c0f8:	e26b      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c0fe:	e268      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800c100:	2300      	movs	r3, #0
 800c102:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c104:	e265      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800c106:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c10a:	f102 417f 	add.w	r1, r2, #4278190080	; 0xff000000
 800c10e:	430b      	orrs	r3, r1
 800c110:	d156      	bne.n	800c1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12e4>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800c112:	4b4d      	ldr	r3, [pc, #308]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c118:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c11c:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800c11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c120:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c124:	d028      	beq.n	800c178 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 800c126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c128:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c12c:	d845      	bhi.n	800c1ba <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
 800c12e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c130:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c134:	d013      	beq.n	800c15e <HAL_RCCEx_GetPeriphCLKFreq+0x1282>
 800c136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c138:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c13c:	d83d      	bhi.n	800c1ba <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
 800c13e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c140:	2b00      	cmp	r3, #0
 800c142:	d004      	beq.n	800c14e <HAL_RCCEx_GetPeriphCLKFreq+0x1272>
 800c144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c146:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c14a:	d004      	beq.n	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0x127a>
 800c14c:	e035      	b.n	800c1ba <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800c14e:	f7fd fa59 	bl	8009604 <HAL_RCC_GetPCLK1Freq>
 800c152:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800c154:	e23d      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800c156:	f7fd f939 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800c15a:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800c15c:	e239      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c15e:	4b3a      	ldr	r3, [pc, #232]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c16a:	d102      	bne.n	800c172 <HAL_RCCEx_GetPeriphCLKFreq+0x1296>
        {
          frequency = HSI_VALUE;
 800c16c:	4b37      	ldr	r3, [pc, #220]	; (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800c16e:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c170:	e22f      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800c172:	2300      	movs	r3, #0
 800c174:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c176:	e22c      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c178:	4b33      	ldr	r3, [pc, #204]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f003 0320 	and.w	r3, r3, #32
 800c180:	2b20      	cmp	r3, #32
 800c182:	d117      	bne.n	800c1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c184:	4b30      	ldr	r3, [pc, #192]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d005      	beq.n	800c19c <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 800c190:	4b2d      	ldr	r3, [pc, #180]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c192:	689b      	ldr	r3, [r3, #8]
 800c194:	0e1b      	lsrs	r3, r3, #24
 800c196:	f003 030f 	and.w	r3, r3, #15
 800c19a:	e006      	b.n	800c1aa <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800c19c:	4b2a      	ldr	r3, [pc, #168]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c19e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c1a2:	041b      	lsls	r3, r3, #16
 800c1a4:	0e1b      	lsrs	r3, r3, #24
 800c1a6:	f003 030f 	and.w	r3, r3, #15
 800c1aa:	4a29      	ldr	r2, [pc, #164]	; (800c250 <HAL_RCCEx_GetPeriphCLKFreq+0x1374>)
 800c1ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1b0:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c1b2:	e20e      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c1b8:	e20b      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c1be:	e208      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800c1c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1c4:	f102 417e 	add.w	r1, r2, #4261412864	; 0xfe000000
 800c1c8:	430b      	orrs	r3, r1
 800c1ca:	d17c      	bne.n	800c2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ea>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800c1cc:	4b1e      	ldr	r3, [pc, #120]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800c1ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c1d2:	f003 0318 	and.w	r3, r3, #24
 800c1d6:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800c1d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1da:	2b18      	cmp	r3, #24
 800c1dc:	d870      	bhi.n	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x13e4>
 800c1de:	a201      	add	r2, pc, #4	; (adr r2, 800c1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>)
 800c1e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1e4:	0800c255 	.word	0x0800c255
 800c1e8:	0800c2c1 	.word	0x0800c2c1
 800c1ec:	0800c2c1 	.word	0x0800c2c1
 800c1f0:	0800c2c1 	.word	0x0800c2c1
 800c1f4:	0800c2c1 	.word	0x0800c2c1
 800c1f8:	0800c2c1 	.word	0x0800c2c1
 800c1fc:	0800c2c1 	.word	0x0800c2c1
 800c200:	0800c2c1 	.word	0x0800c2c1
 800c204:	0800c25d 	.word	0x0800c25d
 800c208:	0800c2c1 	.word	0x0800c2c1
 800c20c:	0800c2c1 	.word	0x0800c2c1
 800c210:	0800c2c1 	.word	0x0800c2c1
 800c214:	0800c2c1 	.word	0x0800c2c1
 800c218:	0800c2c1 	.word	0x0800c2c1
 800c21c:	0800c2c1 	.word	0x0800c2c1
 800c220:	0800c2c1 	.word	0x0800c2c1
 800c224:	0800c265 	.word	0x0800c265
 800c228:	0800c2c1 	.word	0x0800c2c1
 800c22c:	0800c2c1 	.word	0x0800c2c1
 800c230:	0800c2c1 	.word	0x0800c2c1
 800c234:	0800c2c1 	.word	0x0800c2c1
 800c238:	0800c2c1 	.word	0x0800c2c1
 800c23c:	0800c2c1 	.word	0x0800c2c1
 800c240:	0800c2c1 	.word	0x0800c2c1
 800c244:	0800c27f 	.word	0x0800c27f
 800c248:	46020c00 	.word	0x46020c00
 800c24c:	00f42400 	.word	0x00f42400
 800c250:	0800e2fc 	.word	0x0800e2fc
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 800c254:	f7fd f9fe 	bl	8009654 <HAL_RCC_GetPCLK3Freq>
 800c258:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800c25a:	e1ba      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800c25c:	f7fd f8b6 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800c260:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800c262:	e1b6      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c264:	4b9f      	ldr	r3, [pc, #636]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c26c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c270:	d102      	bne.n	800c278 <HAL_RCCEx_GetPeriphCLKFreq+0x139c>
        {
          frequency = HSI_VALUE;
 800c272:	4b9d      	ldr	r3, [pc, #628]	; (800c4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 800c274:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c276:	e1ac      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800c278:	2300      	movs	r3, #0
 800c27a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c27c:	e1a9      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c27e:	4b99      	ldr	r3, [pc, #612]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	f003 0320 	and.w	r3, r3, #32
 800c286:	2b20      	cmp	r3, #32
 800c288:	d117      	bne.n	800c2ba <HAL_RCCEx_GetPeriphCLKFreq+0x13de>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c28a:	4b96      	ldr	r3, [pc, #600]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c28c:	689b      	ldr	r3, [r3, #8]
 800c28e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c292:	2b00      	cmp	r3, #0
 800c294:	d005      	beq.n	800c2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
 800c296:	4b93      	ldr	r3, [pc, #588]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c298:	689b      	ldr	r3, [r3, #8]
 800c29a:	0e1b      	lsrs	r3, r3, #24
 800c29c:	f003 030f 	and.w	r3, r3, #15
 800c2a0:	e006      	b.n	800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x13d4>
 800c2a2:	4b90      	ldr	r3, [pc, #576]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c2a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c2a8:	041b      	lsls	r3, r3, #16
 800c2aa:	0e1b      	lsrs	r3, r3, #24
 800c2ac:	f003 030f 	and.w	r3, r3, #15
 800c2b0:	4a8e      	ldr	r2, [pc, #568]	; (800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 800c2b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2b6:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c2b8:	e18b      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c2be:	e188      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c2c4:	e185      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800c2c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2ca:	f102 417c 	add.w	r1, r2, #4227858432	; 0xfc000000
 800c2ce:	430b      	orrs	r3, r1
 800c2d0:	d155      	bne.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x14a2>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800c2d2:	4b84      	ldr	r3, [pc, #528]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c2d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c2d8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800c2dc:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800c2de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c2e4:	d013      	beq.n	800c30e <HAL_RCCEx_GetPeriphCLKFreq+0x1432>
 800c2e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c2ec:	d844      	bhi.n	800c378 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>
 800c2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c2f4:	d013      	beq.n	800c31e <HAL_RCCEx_GetPeriphCLKFreq+0x1442>
 800c2f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c2fc:	d83c      	bhi.n	800c378 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>
 800c2fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c300:	2b00      	cmp	r3, #0
 800c302:	d014      	beq.n	800c32e <HAL_RCCEx_GetPeriphCLKFreq+0x1452>
 800c304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c306:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c30a:	d014      	beq.n	800c336 <HAL_RCCEx_GetPeriphCLKFreq+0x145a>
 800c30c:	e034      	b.n	800c378 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c30e:	f107 0318 	add.w	r3, r7, #24
 800c312:	4618      	mov	r0, r3
 800c314:	f7fe fb2e 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800c318:	69fb      	ldr	r3, [r7, #28]
 800c31a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c31c:	e159      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c31e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c322:	4618      	mov	r0, r3
 800c324:	f7fe f9cc 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800c328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c32a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c32c:	e151      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800c32e:	f7fd f84d 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800c332:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800c334:	e14d      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c336:	4b6b      	ldr	r3, [pc, #428]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	f003 0320 	and.w	r3, r3, #32
 800c33e:	2b20      	cmp	r3, #32
 800c340:	d117      	bne.n	800c372 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c342:	4b68      	ldr	r3, [pc, #416]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c344:	689b      	ldr	r3, [r3, #8]
 800c346:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d005      	beq.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
 800c34e:	4b65      	ldr	r3, [pc, #404]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c350:	689b      	ldr	r3, [r3, #8]
 800c352:	0e1b      	lsrs	r3, r3, #24
 800c354:	f003 030f 	and.w	r3, r3, #15
 800c358:	e006      	b.n	800c368 <HAL_RCCEx_GetPeriphCLKFreq+0x148c>
 800c35a:	4b62      	ldr	r3, [pc, #392]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c35c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c360:	041b      	lsls	r3, r3, #16
 800c362:	0e1b      	lsrs	r3, r3, #24
 800c364:	f003 030f 	and.w	r3, r3, #15
 800c368:	4a60      	ldr	r2, [pc, #384]	; (800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 800c36a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c36e:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c370:	e12f      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800c372:	2300      	movs	r3, #0
 800c374:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c376:	e12c      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800c378:	2300      	movs	r3, #0
 800c37a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c37c:	e129      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#if defined(HSPI1)

  else if (PeriphClk == RCC_PERIPHCLK_HSPI)
 800c37e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c382:	1e59      	subs	r1, r3, #1
 800c384:	ea52 0301 	orrs.w	r3, r2, r1
 800c388:	d13c      	bne.n	800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x1528>
  {
    /* Get the current HSPI kernel source */
    srcclk = __HAL_RCC_GET_HSPI_SOURCE();
 800c38a:	4b56      	ldr	r3, [pc, #344]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c38c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c390:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800c394:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800c396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c398:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c39c:	d027      	beq.n	800c3ee <HAL_RCCEx_GetPeriphCLKFreq+0x1512>
 800c39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c3a4:	d82b      	bhi.n	800c3fe <HAL_RCCEx_GetPeriphCLKFreq+0x1522>
 800c3a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c3ac:	d017      	beq.n	800c3de <HAL_RCCEx_GetPeriphCLKFreq+0x1502>
 800c3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c3b4:	d823      	bhi.n	800c3fe <HAL_RCCEx_GetPeriphCLKFreq+0x1522>
 800c3b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d004      	beq.n	800c3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x14ea>
 800c3bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c3c2:	d004      	beq.n	800c3ce <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
 800c3c4:	e01b      	b.n	800c3fe <HAL_RCCEx_GetPeriphCLKFreq+0x1522>
    {
      case RCC_HSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800c3c6:	f7fd f801 	bl	80093cc <HAL_RCC_GetSysClockFreq>
 800c3ca:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800c3cc:	e101      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_HSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c3ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f7fe f974 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800c3d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c3dc:	e0f9      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_HSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c3de:	f107 0318 	add.w	r3, r7, #24
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	f7fe fac6 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800c3e8:	69fb      	ldr	r3, [r7, #28]
 800c3ea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c3ec:	e0f1      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      case RCC_HSPICLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c3ee:	f107 030c 	add.w	r3, r7, #12
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	f7fe fc18 	bl	800ac28 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_R_Frequency;
 800c3f8:	697b      	ldr	r3, [r7, #20]
 800c3fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c3fc:	e0e9      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800c3fe:	2300      	movs	r3, #0
 800c400:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c402:	e0e6      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800c404:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c408:	f102 4170 	add.w	r1, r2, #4026531840	; 0xf0000000
 800c40c:	430b      	orrs	r3, r1
 800c40e:	d131      	bne.n	800c474 <HAL_RCCEx_GetPeriphCLKFreq+0x1598>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800c410:	4b34      	ldr	r3, [pc, #208]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c412:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c416:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c41a:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800c41c:	4b31      	ldr	r3, [pc, #196]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c41e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c422:	f003 0302 	and.w	r3, r3, #2
 800c426:	2b02      	cmp	r3, #2
 800c428:	d106      	bne.n	800c438 <HAL_RCCEx_GetPeriphCLKFreq+0x155c>
 800c42a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d103      	bne.n	800c438 <HAL_RCCEx_GetPeriphCLKFreq+0x155c>
    {
      frequency = LSE_VALUE;
 800c430:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c434:	637b      	str	r3, [r7, #52]	; 0x34
 800c436:	e0cc      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800c438:	4b2a      	ldr	r3, [pc, #168]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c43a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c43e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c442:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c446:	d112      	bne.n	800c46e <HAL_RCCEx_GetPeriphCLKFreq+0x1592>
 800c448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c44a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c44e:	d10e      	bne.n	800c46e <HAL_RCCEx_GetPeriphCLKFreq+0x1592>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800c450:	4b24      	ldr	r3, [pc, #144]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c452:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c45a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c45e:	d102      	bne.n	800c466 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
      {
        frequency = LSI_VALUE / 128U;
 800c460:	23fa      	movs	r3, #250	; 0xfa
 800c462:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800c464:	e0b5      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = LSI_VALUE;
 800c466:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c46a:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800c46c:	e0b1      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800c46e:	2300      	movs	r3, #0
 800c470:	637b      	str	r3, [r7, #52]	; 0x34
 800c472:	e0ae      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800c474:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c478:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c47c:	430b      	orrs	r3, r1
 800c47e:	d13b      	bne.n	800c4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x161c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800c480:	4b18      	ldr	r3, [pc, #96]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c482:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c486:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800c48a:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800c48c:	4b15      	ldr	r3, [pc, #84]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c494:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c498:	d105      	bne.n	800c4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ca>
 800c49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d102      	bne.n	800c4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ca>
    {
      frequency = HSI48_VALUE;
 800c4a0:	4b13      	ldr	r3, [pc, #76]	; (800c4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>)
 800c4a2:	637b      	str	r3, [r7, #52]	; 0x34
 800c4a4:	e095      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800c4a6:	4b0f      	ldr	r3, [pc, #60]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c4ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c4b2:	d106      	bne.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e6>
 800c4b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4ba:	d102      	bne.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e6>
    {
      frequency = HSI48_VALUE >> 1U ;
 800c4bc:	4b0d      	ldr	r3, [pc, #52]	; (800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1618>)
 800c4be:	637b      	str	r3, [r7, #52]	; 0x34
 800c4c0:	e087      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 800c4c2:	4b08      	ldr	r3, [pc, #32]	; (800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c4ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c4ce:	d106      	bne.n	800c4de <HAL_RCCEx_GetPeriphCLKFreq+0x1602>
 800c4d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c4d6:	d102      	bne.n	800c4de <HAL_RCCEx_GetPeriphCLKFreq+0x1602>
    {
      frequency = HSI_VALUE;
 800c4d8:	4b03      	ldr	r3, [pc, #12]	; (800c4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 800c4da:	637b      	str	r3, [r7, #52]	; 0x34
 800c4dc:	e079      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	637b      	str	r3, [r7, #52]	; 0x34
 800c4e2:	e076      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800c4e4:	46020c00 	.word	0x46020c00
 800c4e8:	00f42400 	.word	0x00f42400
 800c4ec:	0800e2fc 	.word	0x0800e2fc
 800c4f0:	02dc6c00 	.word	0x02dc6c00
 800c4f4:	016e3600 	.word	0x016e3600
    }
  }
#if defined(LTDC)
  else if (PeriphClk == RCC_PERIPHCLK_LTDC)
 800c4f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c4fc:	1e99      	subs	r1, r3, #2
 800c4fe:	ea52 0301 	orrs.w	r3, r2, r1
 800c502:	d120      	bne.n	800c546 <HAL_RCCEx_GetPeriphCLKFreq+0x166a>
  {
    /* Get the current LTDC kernel source */
    srcclk = __HAL_RCC_GET_LTDC_SOURCE();
 800c504:	4b35      	ldr	r3, [pc, #212]	; (800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x1700>)
 800c506:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c50a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c50e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800c510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c512:	2b00      	cmp	r3, #0
 800c514:	d004      	beq.n	800c520 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>
 800c516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c518:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c51c:	d008      	beq.n	800c530 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
 800c51e:	e00f      	b.n	800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
    {
      case RCC_LTDCCLKSOURCE_PLL3:  /* PLL3R is the clock source for LTDC */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c520:	f107 030c 	add.w	r3, r7, #12
 800c524:	4618      	mov	r0, r3
 800c526:	f7fe fb7f 	bl	800ac28 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_R_Frequency;
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c52e:	e050      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_LTDCCLKSOURCE_PLL2:  /* PLL2R is the clock source for LTDC */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c530:	f107 0318 	add.w	r3, r7, #24
 800c534:	4618      	mov	r0, r3
 800c536:	f7fe fa1d 	bl	800a974 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_R_Frequency;
 800c53a:	6a3b      	ldr	r3, [r7, #32]
 800c53c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c53e:	e048      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800c540:	2300      	movs	r3, #0
 800c542:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c544:	e045      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
  }
#endif /* defined(LTDC) */

#if defined(USB_OTG_HS)

  else if (PeriphClk == RCC_PERIPHCLK_USBPHY)
 800c546:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c54a:	f1a3 0108 	sub.w	r1, r3, #8
 800c54e:	ea52 0301 	orrs.w	r3, r2, r1
 800c552:	d13c      	bne.n	800c5ce <HAL_RCCEx_GetPeriphCLKFreq+0x16f2>
  {
    /* Get the current USB_OTG_HS kernel source */
    srcclk = __HAL_RCC_GET_USBPHY_SOURCE();
 800c554:	4b21      	ldr	r3, [pc, #132]	; (800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x1700>)
 800c556:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c55a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800c55e:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE))
 800c560:	4b1e      	ldr	r3, [pc, #120]	; (800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x1700>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c568:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c56c:	d105      	bne.n	800c57a <HAL_RCCEx_GetPeriphCLKFreq+0x169e>
 800c56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c570:	2b00      	cmp	r3, #0
 800c572:	d102      	bne.n	800c57a <HAL_RCCEx_GetPeriphCLKFreq+0x169e>
    {
      frequency = HSE_VALUE;
 800c574:	4b1a      	ldr	r3, [pc, #104]	; (800c5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1704>)
 800c576:	637b      	str	r3, [r7, #52]	; 0x34
 800c578:	e02b      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE_DIV2))
 800c57a:	4b18      	ldr	r3, [pc, #96]	; (800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x1700>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c582:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c586:	d106      	bne.n	800c596 <HAL_RCCEx_GetPeriphCLKFreq+0x16ba>
 800c588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c58a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c58e:	d102      	bne.n	800c596 <HAL_RCCEx_GetPeriphCLKFreq+0x16ba>
    {
      frequency = HSE_VALUE >> 1U ;
 800c590:	4b14      	ldr	r3, [pc, #80]	; (800c5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>)
 800c592:	637b      	str	r3, [r7, #52]	; 0x34
 800c594:	e01d      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1) /* PLL1P */
 800c596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c59c:	d107      	bne.n	800c5ae <HAL_RCCEx_GetPeriphCLKFreq+0x16d2>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c59e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f7fe f88c 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800c5a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5aa:	637b      	str	r3, [r7, #52]	; 0x34
 800c5ac:	e011      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1_DIV2) /* PLL1P_DIV2 */
 800c5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5b0:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800c5b4:	d108      	bne.n	800c5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ec>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c5b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	f7fe f880 	bl	800a6c0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = (pll1_clocks.PLL1_P_Frequency) / 2U;
 800c5c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5c2:	085b      	lsrs	r3, r3, #1
 800c5c4:	637b      	str	r3, [r7, #52]	; 0x34
 800c5c6:	e004      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for USB_OTG_HS */
    else
    {
      frequency = 0U;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	637b      	str	r3, [r7, #52]	; 0x34
 800c5cc:	e001      	b.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  return (frequency);
 800c5d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3738      	adds	r7, #56	; 0x38
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}
 800c5dc:	46020c00 	.word	0x46020c00
 800c5e0:	00f42400 	.word	0x00f42400
 800c5e4:	007a1200 	.word	0x007a1200

0800c5e8 <HAL_RCCEx_EnableLSECSS>:
  *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
  *         clock with HAL_RCCEx_PeriphCLKConfig().
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS(void)
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
 800c5ec:	4b06      	ldr	r3, [pc, #24]	; (800c608 <HAL_RCCEx_EnableLSECSS+0x20>)
 800c5ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c5f2:	4a05      	ldr	r2, [pc, #20]	; (800c608 <HAL_RCCEx_EnableLSECSS+0x20>)
 800c5f4:	f043 0320 	orr.w	r3, r3, #32
 800c5f8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
}
 800c5fc:	bf00      	nop
 800c5fe:	46bd      	mov	sp, r7
 800c600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c604:	4770      	bx	lr
 800c606:	bf00      	nop
 800c608:	46020c00 	.word	0x46020c00

0800c60c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b084      	sub	sp, #16
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800c614:	4b47      	ldr	r3, [pc, #284]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	4a46      	ldr	r2, [pc, #280]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c61a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c61e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c620:	f7f7 f888 	bl	8003734 <HAL_GetTick>
 800c624:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c626:	e008      	b.n	800c63a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c628:	f7f7 f884 	bl	8003734 <HAL_GetTick>
 800c62c:	4602      	mov	r2, r0
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	1ad3      	subs	r3, r2, r3
 800c632:	2b02      	cmp	r3, #2
 800c634:	d901      	bls.n	800c63a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800c636:	2303      	movs	r3, #3
 800c638:	e077      	b.n	800c72a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c63a:	4b3e      	ldr	r3, [pc, #248]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c642:	2b00      	cmp	r3, #0
 800c644:	d1f0      	bne.n	800c628 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800c646:	4b3b      	ldr	r3, [pc, #236]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c64a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c64e:	f023 0303 	bic.w	r3, r3, #3
 800c652:	687a      	ldr	r2, [r7, #4]
 800c654:	6811      	ldr	r1, [r2, #0]
 800c656:	687a      	ldr	r2, [r7, #4]
 800c658:	6852      	ldr	r2, [r2, #4]
 800c65a:	3a01      	subs	r2, #1
 800c65c:	0212      	lsls	r2, r2, #8
 800c65e:	430a      	orrs	r2, r1
 800c660:	4934      	ldr	r1, [pc, #208]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c662:	4313      	orrs	r3, r2
 800c664:	62cb      	str	r3, [r1, #44]	; 0x2c
 800c666:	4b33      	ldr	r3, [pc, #204]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c668:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c66a:	4b33      	ldr	r3, [pc, #204]	; (800c738 <RCCEx_PLL2_Config+0x12c>)
 800c66c:	4013      	ands	r3, r2
 800c66e:	687a      	ldr	r2, [r7, #4]
 800c670:	6892      	ldr	r2, [r2, #8]
 800c672:	3a01      	subs	r2, #1
 800c674:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800c678:	687a      	ldr	r2, [r7, #4]
 800c67a:	68d2      	ldr	r2, [r2, #12]
 800c67c:	3a01      	subs	r2, #1
 800c67e:	0252      	lsls	r2, r2, #9
 800c680:	b292      	uxth	r2, r2
 800c682:	4311      	orrs	r1, r2
 800c684:	687a      	ldr	r2, [r7, #4]
 800c686:	6912      	ldr	r2, [r2, #16]
 800c688:	3a01      	subs	r2, #1
 800c68a:	0412      	lsls	r2, r2, #16
 800c68c:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800c690:	4311      	orrs	r1, r2
 800c692:	687a      	ldr	r2, [r7, #4]
 800c694:	6952      	ldr	r2, [r2, #20]
 800c696:	3a01      	subs	r2, #1
 800c698:	0612      	lsls	r2, r2, #24
 800c69a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800c69e:	430a      	orrs	r2, r1
 800c6a0:	4924      	ldr	r1, [pc, #144]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6a2:	4313      	orrs	r3, r2
 800c6a4:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800c6a6:	4b23      	ldr	r3, [pc, #140]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6aa:	f023 020c 	bic.w	r2, r3, #12
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	699b      	ldr	r3, [r3, #24]
 800c6b2:	4920      	ldr	r1, [pc, #128]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6b4:	4313      	orrs	r3, r2
 800c6b6:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800c6b8:	4b1e      	ldr	r3, [pc, #120]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6a1b      	ldr	r3, [r3, #32]
 800c6c0:	491c      	ldr	r1, [pc, #112]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6c2:	4313      	orrs	r3, r2
 800c6c4:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800c6c6:	4b1b      	ldr	r3, [pc, #108]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ca:	4a1a      	ldr	r2, [pc, #104]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6cc:	f023 0310 	bic.w	r3, r3, #16
 800c6d0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c6d2:	4b18      	ldr	r3, [pc, #96]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c6da:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800c6de:	687a      	ldr	r2, [r7, #4]
 800c6e0:	69d2      	ldr	r2, [r2, #28]
 800c6e2:	00d2      	lsls	r2, r2, #3
 800c6e4:	4913      	ldr	r1, [pc, #76]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800c6ea:	4b12      	ldr	r3, [pc, #72]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ee:	4a11      	ldr	r2, [pc, #68]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6f0:	f043 0310 	orr.w	r3, r3, #16
 800c6f4:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800c6f6:	4b0f      	ldr	r3, [pc, #60]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	4a0e      	ldr	r2, [pc, #56]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c6fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c700:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c702:	f7f7 f817 	bl	8003734 <HAL_GetTick>
 800c706:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c708:	e008      	b.n	800c71c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c70a:	f7f7 f813 	bl	8003734 <HAL_GetTick>
 800c70e:	4602      	mov	r2, r0
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	1ad3      	subs	r3, r2, r3
 800c714:	2b02      	cmp	r3, #2
 800c716:	d901      	bls.n	800c71c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800c718:	2303      	movs	r3, #3
 800c71a:	e006      	b.n	800c72a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c71c:	4b05      	ldr	r3, [pc, #20]	; (800c734 <RCCEx_PLL2_Config+0x128>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c724:	2b00      	cmp	r3, #0
 800c726:	d0f0      	beq.n	800c70a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800c728:	2300      	movs	r3, #0

}
 800c72a:	4618      	mov	r0, r3
 800c72c:	3710      	adds	r7, #16
 800c72e:	46bd      	mov	sp, r7
 800c730:	bd80      	pop	{r7, pc}
 800c732:	bf00      	nop
 800c734:	46020c00 	.word	0x46020c00
 800c738:	80800000 	.word	0x80800000

0800c73c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b084      	sub	sp, #16
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800c744:	4b47      	ldr	r3, [pc, #284]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	4a46      	ldr	r2, [pc, #280]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c74a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c74e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c750:	f7f6 fff0 	bl	8003734 <HAL_GetTick>
 800c754:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c756:	e008      	b.n	800c76a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c758:	f7f6 ffec 	bl	8003734 <HAL_GetTick>
 800c75c:	4602      	mov	r2, r0
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	1ad3      	subs	r3, r2, r3
 800c762:	2b02      	cmp	r3, #2
 800c764:	d901      	bls.n	800c76a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800c766:	2303      	movs	r3, #3
 800c768:	e077      	b.n	800c85a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c76a:	4b3e      	ldr	r3, [pc, #248]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c772:	2b00      	cmp	r3, #0
 800c774:	d1f0      	bne.n	800c758 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800c776:	4b3b      	ldr	r3, [pc, #236]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c77a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c77e:	f023 0303 	bic.w	r3, r3, #3
 800c782:	687a      	ldr	r2, [r7, #4]
 800c784:	6811      	ldr	r1, [r2, #0]
 800c786:	687a      	ldr	r2, [r7, #4]
 800c788:	6852      	ldr	r2, [r2, #4]
 800c78a:	3a01      	subs	r2, #1
 800c78c:	0212      	lsls	r2, r2, #8
 800c78e:	430a      	orrs	r2, r1
 800c790:	4934      	ldr	r1, [pc, #208]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c792:	4313      	orrs	r3, r2
 800c794:	630b      	str	r3, [r1, #48]	; 0x30
 800c796:	4b33      	ldr	r3, [pc, #204]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c798:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c79a:	4b33      	ldr	r3, [pc, #204]	; (800c868 <RCCEx_PLL3_Config+0x12c>)
 800c79c:	4013      	ands	r3, r2
 800c79e:	687a      	ldr	r2, [r7, #4]
 800c7a0:	6892      	ldr	r2, [r2, #8]
 800c7a2:	3a01      	subs	r2, #1
 800c7a4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800c7a8:	687a      	ldr	r2, [r7, #4]
 800c7aa:	68d2      	ldr	r2, [r2, #12]
 800c7ac:	3a01      	subs	r2, #1
 800c7ae:	0252      	lsls	r2, r2, #9
 800c7b0:	b292      	uxth	r2, r2
 800c7b2:	4311      	orrs	r1, r2
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	6912      	ldr	r2, [r2, #16]
 800c7b8:	3a01      	subs	r2, #1
 800c7ba:	0412      	lsls	r2, r2, #16
 800c7bc:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800c7c0:	4311      	orrs	r1, r2
 800c7c2:	687a      	ldr	r2, [r7, #4]
 800c7c4:	6952      	ldr	r2, [r2, #20]
 800c7c6:	3a01      	subs	r2, #1
 800c7c8:	0612      	lsls	r2, r2, #24
 800c7ca:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800c7ce:	430a      	orrs	r2, r1
 800c7d0:	4924      	ldr	r1, [pc, #144]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c7d2:	4313      	orrs	r3, r2
 800c7d4:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800c7d6:	4b23      	ldr	r3, [pc, #140]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c7d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7da:	f023 020c 	bic.w	r2, r3, #12
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	699b      	ldr	r3, [r3, #24]
 800c7e2:	4920      	ldr	r1, [pc, #128]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800c7e8:	4b1e      	ldr	r3, [pc, #120]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c7ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	6a1b      	ldr	r3, [r3, #32]
 800c7f0:	491c      	ldr	r1, [pc, #112]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c7f2:	4313      	orrs	r3, r2
 800c7f4:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800c7f6:	4b1b      	ldr	r3, [pc, #108]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c7f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7fa:	4a1a      	ldr	r2, [pc, #104]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c7fc:	f023 0310 	bic.w	r3, r3, #16
 800c800:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c802:	4b18      	ldr	r3, [pc, #96]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c806:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c80a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800c80e:	687a      	ldr	r2, [r7, #4]
 800c810:	69d2      	ldr	r2, [r2, #28]
 800c812:	00d2      	lsls	r2, r2, #3
 800c814:	4913      	ldr	r1, [pc, #76]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c816:	4313      	orrs	r3, r2
 800c818:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800c81a:	4b12      	ldr	r3, [pc, #72]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c81c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c81e:	4a11      	ldr	r2, [pc, #68]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c820:	f043 0310 	orr.w	r3, r3, #16
 800c824:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800c826:	4b0f      	ldr	r3, [pc, #60]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4a0e      	ldr	r2, [pc, #56]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c82c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c830:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c832:	f7f6 ff7f 	bl	8003734 <HAL_GetTick>
 800c836:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c838:	e008      	b.n	800c84c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c83a:	f7f6 ff7b 	bl	8003734 <HAL_GetTick>
 800c83e:	4602      	mov	r2, r0
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	1ad3      	subs	r3, r2, r3
 800c844:	2b02      	cmp	r3, #2
 800c846:	d901      	bls.n	800c84c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800c848:	2303      	movs	r3, #3
 800c84a:	e006      	b.n	800c85a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c84c:	4b05      	ldr	r3, [pc, #20]	; (800c864 <RCCEx_PLL3_Config+0x128>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c854:	2b00      	cmp	r3, #0
 800c856:	d0f0      	beq.n	800c83a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800c858:	2300      	movs	r3, #0
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	3710      	adds	r7, #16
 800c85e:	46bd      	mov	sp, r7
 800c860:	bd80      	pop	{r7, pc}
 800c862:	bf00      	nop
 800c864:	46020c00 	.word	0x46020c00
 800c868:	80800000 	.word	0x80800000

0800c86c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b084      	sub	sp, #16
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c874:	2301      	movs	r3, #1
 800c876:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d071      	beq.n	800c962 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c884:	b2db      	uxtb	r3, r3
 800c886:	2b00      	cmp	r3, #0
 800c888:	d106      	bne.n	800c898 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	2200      	movs	r2, #0
 800c88e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c892:	6878      	ldr	r0, [r7, #4]
 800c894:	f7f6 fcc8 	bl	8003228 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2202      	movs	r2, #2
 800c89c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c8a0:	4b32      	ldr	r3, [pc, #200]	; (800c96c <HAL_RTC_Init+0x100>)
 800c8a2:	68db      	ldr	r3, [r3, #12]
 800c8a4:	f003 0310 	and.w	r3, r3, #16
 800c8a8:	2b10      	cmp	r3, #16
 800c8aa:	d051      	beq.n	800c950 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c8ac:	4b2f      	ldr	r3, [pc, #188]	; (800c96c <HAL_RTC_Init+0x100>)
 800c8ae:	22ca      	movs	r2, #202	; 0xca
 800c8b0:	625a      	str	r2, [r3, #36]	; 0x24
 800c8b2:	4b2e      	ldr	r3, [pc, #184]	; (800c96c <HAL_RTC_Init+0x100>)
 800c8b4:	2253      	movs	r2, #83	; 0x53
 800c8b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f000 f9ad 	bl	800cc18 <RTC_EnterInitMode>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c8c2:	7bfb      	ldrb	r3, [r7, #15]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d13f      	bne.n	800c948 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800c8c8:	4b28      	ldr	r3, [pc, #160]	; (800c96c <HAL_RTC_Init+0x100>)
 800c8ca:	699b      	ldr	r3, [r3, #24]
 800c8cc:	4a27      	ldr	r2, [pc, #156]	; (800c96c <HAL_RTC_Init+0x100>)
 800c8ce:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800c8d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c8d6:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800c8d8:	4b24      	ldr	r3, [pc, #144]	; (800c96c <HAL_RTC_Init+0x100>)
 800c8da:	699a      	ldr	r2, [r3, #24]
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	6859      	ldr	r1, [r3, #4]
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	691b      	ldr	r3, [r3, #16]
 800c8e4:	4319      	orrs	r1, r3
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	699b      	ldr	r3, [r3, #24]
 800c8ea:	430b      	orrs	r3, r1
 800c8ec:	491f      	ldr	r1, [pc, #124]	; (800c96c <HAL_RTC_Init+0x100>)
 800c8ee:	4313      	orrs	r3, r2
 800c8f0:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	68da      	ldr	r2, [r3, #12]
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	689b      	ldr	r3, [r3, #8]
 800c8fa:	041b      	lsls	r3, r3, #16
 800c8fc:	491b      	ldr	r1, [pc, #108]	; (800c96c <HAL_RTC_Init+0x100>)
 800c8fe:	4313      	orrs	r3, r2
 800c900:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800c902:	4b1a      	ldr	r3, [pc, #104]	; (800c96c <HAL_RTC_Init+0x100>)
 800c904:	68db      	ldr	r3, [r3, #12]
 800c906:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c912:	430b      	orrs	r3, r1
 800c914:	4915      	ldr	r1, [pc, #84]	; (800c96c <HAL_RTC_Init+0x100>)
 800c916:	4313      	orrs	r3, r2
 800c918:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f000 f9b8 	bl	800cc90 <RTC_ExitInitMode>
 800c920:	4603      	mov	r3, r0
 800c922:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 800c924:	7bfb      	ldrb	r3, [r7, #15]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d10e      	bne.n	800c948 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 800c92a:	4b10      	ldr	r3, [pc, #64]	; (800c96c <HAL_RTC_Init+0x100>)
 800c92c:	699b      	ldr	r3, [r3, #24]
 800c92e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6a19      	ldr	r1, [r3, #32]
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	69db      	ldr	r3, [r3, #28]
 800c93a:	4319      	orrs	r1, r3
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	695b      	ldr	r3, [r3, #20]
 800c940:	430b      	orrs	r3, r1
 800c942:	490a      	ldr	r1, [pc, #40]	; (800c96c <HAL_RTC_Init+0x100>)
 800c944:	4313      	orrs	r3, r2
 800c946:	618b      	str	r3, [r1, #24]
                     hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c948:	4b08      	ldr	r3, [pc, #32]	; (800c96c <HAL_RTC_Init+0x100>)
 800c94a:	22ff      	movs	r2, #255	; 0xff
 800c94c:	625a      	str	r2, [r3, #36]	; 0x24
 800c94e:	e001      	b.n	800c954 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 800c950:	2300      	movs	r3, #0
 800c952:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c954:	7bfb      	ldrb	r3, [r7, #15]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d103      	bne.n	800c962 <HAL_RTC_Init+0xf6>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2201      	movs	r2, #1
 800c95e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800c962:	7bfb      	ldrb	r3, [r7, #15]
}
 800c964:	4618      	mov	r0, r3
 800c966:	3710      	adds	r7, #16
 800c968:	46bd      	mov	sp, r7
 800c96a:	bd80      	pop	{r7, pc}
 800c96c:	46007800 	.word	0x46007800

0800c970 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c970:	b590      	push	{r4, r7, lr}
 800c972:	b087      	sub	sp, #28
 800c974:	af00      	add	r7, sp, #0
 800c976:	60f8      	str	r0, [r7, #12]
 800c978:	60b9      	str	r1, [r7, #8]
 800c97a:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c982:	2b01      	cmp	r3, #1
 800c984:	d101      	bne.n	800c98a <HAL_RTC_SetTime+0x1a>
 800c986:	2302      	movs	r3, #2
 800c988:	e088      	b.n	800ca9c <HAL_RTC_SetTime+0x12c>
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2201      	movs	r2, #1
 800c98e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	2202      	movs	r2, #2
 800c996:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c99a:	4b42      	ldr	r3, [pc, #264]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800c99c:	22ca      	movs	r2, #202	; 0xca
 800c99e:	625a      	str	r2, [r3, #36]	; 0x24
 800c9a0:	4b40      	ldr	r3, [pc, #256]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800c9a2:	2253      	movs	r2, #83	; 0x53
 800c9a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c9a6:	68f8      	ldr	r0, [r7, #12]
 800c9a8:	f000 f936 	bl	800cc18 <RTC_EnterInitMode>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c9b0:	7cfb      	ldrb	r3, [r7, #19]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d163      	bne.n	800ca7e <HAL_RTC_SetTime+0x10e>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800c9b6:	4b3b      	ldr	r3, [pc, #236]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800c9b8:	68db      	ldr	r3, [r3, #12]
 800c9ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c9be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c9c2:	d057      	beq.n	800ca74 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d125      	bne.n	800ca16 <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c9ca:	4b36      	ldr	r3, [pc, #216]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800c9cc:	699b      	ldr	r3, [r3, #24]
 800c9ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d102      	bne.n	800c9dc <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	2200      	movs	r2, #0
 800c9da:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	781b      	ldrb	r3, [r3, #0]
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f000 f993 	bl	800cd0c <RTC_ByteToBcd2>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	785b      	ldrb	r3, [r3, #1]
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	f000 f98c 	bl	800cd0c <RTC_ByteToBcd2>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c9f8:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	789b      	ldrb	r3, [r3, #2]
 800c9fe:	4618      	mov	r0, r3
 800ca00:	f000 f984 	bl	800cd0c <RTC_ByteToBcd2>
 800ca04:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ca06:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	78db      	ldrb	r3, [r3, #3]
 800ca0e:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ca10:	4313      	orrs	r3, r2
 800ca12:	617b      	str	r3, [r7, #20]
 800ca14:	e017      	b.n	800ca46 <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800ca16:	4b23      	ldr	r3, [pc, #140]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800ca18:	699b      	ldr	r3, [r3, #24]
 800ca1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d102      	bne.n	800ca28 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	2200      	movs	r2, #0
 800ca26:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ca28:	68bb      	ldr	r3, [r7, #8]
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	785b      	ldrb	r3, [r3, #1]
 800ca32:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ca34:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800ca36:	68ba      	ldr	r2, [r7, #8]
 800ca38:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ca3a:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	78db      	ldrb	r3, [r3, #3]
 800ca40:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ca42:	4313      	orrs	r3, r2
 800ca44:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800ca46:	4a17      	ldr	r2, [pc, #92]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800ca48:	697b      	ldr	r3, [r7, #20]
 800ca4a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800ca4e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800ca52:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 800ca54:	4b13      	ldr	r3, [pc, #76]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800ca56:	699b      	ldr	r3, [r3, #24]
 800ca58:	4a12      	ldr	r2, [pc, #72]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800ca5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ca5e:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800ca60:	4b10      	ldr	r3, [pc, #64]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800ca62:	699a      	ldr	r2, [r3, #24]
 800ca64:	68bb      	ldr	r3, [r7, #8]
 800ca66:	68d9      	ldr	r1, [r3, #12]
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	691b      	ldr	r3, [r3, #16]
 800ca6c:	430b      	orrs	r3, r1
 800ca6e:	490d      	ldr	r1, [pc, #52]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800ca70:	4313      	orrs	r3, r2
 800ca72:	618b      	str	r3, [r1, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ca74:	68f8      	ldr	r0, [r7, #12]
 800ca76:	f000 f90b 	bl	800cc90 <RTC_ExitInitMode>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ca7e:	4b09      	ldr	r3, [pc, #36]	; (800caa4 <HAL_RTC_SetTime+0x134>)
 800ca80:	22ff      	movs	r2, #255	; 0xff
 800ca82:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800ca84:	7cfb      	ldrb	r3, [r7, #19]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d103      	bne.n	800ca92 <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	2201      	movs	r2, #1
 800ca8e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	2200      	movs	r2, #0
 800ca96:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 800ca9a:	7cfb      	ldrb	r3, [r7, #19]
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	371c      	adds	r7, #28
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd90      	pop	{r4, r7, pc}
 800caa4:	46007800 	.word	0x46007800

0800caa8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800caa8:	b590      	push	{r4, r7, lr}
 800caaa:	b087      	sub	sp, #28
 800caac:	af00      	add	r7, sp, #0
 800caae:	60f8      	str	r0, [r7, #12]
 800cab0:	60b9      	str	r1, [r7, #8]
 800cab2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800caba:	2b01      	cmp	r3, #1
 800cabc:	d101      	bne.n	800cac2 <HAL_RTC_SetDate+0x1a>
 800cabe:	2302      	movs	r3, #2
 800cac0:	e071      	b.n	800cba6 <HAL_RTC_SetDate+0xfe>
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	2201      	movs	r2, #1
 800cac6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	2202      	movs	r2, #2
 800cace:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d10e      	bne.n	800caf6 <HAL_RTC_SetDate+0x4e>
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	785b      	ldrb	r3, [r3, #1]
 800cadc:	f003 0310 	and.w	r3, r3, #16
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d008      	beq.n	800caf6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	785b      	ldrb	r3, [r3, #1]
 800cae8:	f023 0310 	bic.w	r3, r3, #16
 800caec:	b2db      	uxtb	r3, r3
 800caee:	330a      	adds	r3, #10
 800caf0:	b2da      	uxtb	r2, r3
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d11c      	bne.n	800cb36 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	78db      	ldrb	r3, [r3, #3]
 800cb00:	4618      	mov	r0, r3
 800cb02:	f000 f903 	bl	800cd0c <RTC_ByteToBcd2>
 800cb06:	4603      	mov	r3, r0
 800cb08:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	785b      	ldrb	r3, [r3, #1]
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f000 f8fc 	bl	800cd0c <RTC_ByteToBcd2>
 800cb14:	4603      	mov	r3, r0
 800cb16:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800cb18:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	789b      	ldrb	r3, [r3, #2]
 800cb1e:	4618      	mov	r0, r3
 800cb20:	f000 f8f4 	bl	800cd0c <RTC_ByteToBcd2>
 800cb24:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800cb26:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	781b      	ldrb	r3, [r3, #0]
 800cb2e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800cb30:	4313      	orrs	r3, r2
 800cb32:	617b      	str	r3, [r7, #20]
 800cb34:	e00e      	b.n	800cb54 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	78db      	ldrb	r3, [r3, #3]
 800cb3a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800cb3c:	68bb      	ldr	r3, [r7, #8]
 800cb3e:	785b      	ldrb	r3, [r3, #1]
 800cb40:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800cb42:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800cb44:	68ba      	ldr	r2, [r7, #8]
 800cb46:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800cb48:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	781b      	ldrb	r3, [r3, #0]
 800cb4e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800cb50:	4313      	orrs	r3, r2
 800cb52:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cb54:	4b16      	ldr	r3, [pc, #88]	; (800cbb0 <HAL_RTC_SetDate+0x108>)
 800cb56:	22ca      	movs	r2, #202	; 0xca
 800cb58:	625a      	str	r2, [r3, #36]	; 0x24
 800cb5a:	4b15      	ldr	r3, [pc, #84]	; (800cbb0 <HAL_RTC_SetDate+0x108>)
 800cb5c:	2253      	movs	r2, #83	; 0x53
 800cb5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800cb60:	68f8      	ldr	r0, [r7, #12]
 800cb62:	f000 f859 	bl	800cc18 <RTC_EnterInitMode>
 800cb66:	4603      	mov	r3, r0
 800cb68:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800cb6a:	7cfb      	ldrb	r3, [r7, #19]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d10b      	bne.n	800cb88 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800cb70:	4a0f      	ldr	r2, [pc, #60]	; (800cbb0 <HAL_RTC_SetDate+0x108>)
 800cb72:	697b      	ldr	r3, [r7, #20]
 800cb74:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cb78:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800cb7c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800cb7e:	68f8      	ldr	r0, [r7, #12]
 800cb80:	f000 f886 	bl	800cc90 <RTC_ExitInitMode>
 800cb84:	4603      	mov	r3, r0
 800cb86:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb88:	4b09      	ldr	r3, [pc, #36]	; (800cbb0 <HAL_RTC_SetDate+0x108>)
 800cb8a:	22ff      	movs	r2, #255	; 0xff
 800cb8c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800cb8e:	7cfb      	ldrb	r3, [r7, #19]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d103      	bne.n	800cb9c <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2201      	movs	r2, #1
 800cb98:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2200      	movs	r2, #0
 800cba0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 800cba4:	7cfb      	ldrb	r3, [r7, #19]
}
 800cba6:	4618      	mov	r0, r3
 800cba8:	371c      	adds	r7, #28
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	bd90      	pop	{r4, r7, pc}
 800cbae:	bf00      	nop
 800cbb0:	46007800 	.word	0x46007800

0800cbb4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b084      	sub	sp, #16
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800cbbc:	4b15      	ldr	r3, [pc, #84]	; (800cc14 <HAL_RTC_WaitForSynchro+0x60>)
 800cbbe:	68db      	ldr	r3, [r3, #12]
 800cbc0:	4a14      	ldr	r2, [pc, #80]	; (800cc14 <HAL_RTC_WaitForSynchro+0x60>)
 800cbc2:	f023 0320 	bic.w	r3, r3, #32
 800cbc6:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800cbc8:	f7f6 fdb4 	bl	8003734 <HAL_GetTick>
 800cbcc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800cbce:	e013      	b.n	800cbf8 <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cbd0:	f7f6 fdb0 	bl	8003734 <HAL_GetTick>
 800cbd4:	4602      	mov	r2, r0
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	1ad3      	subs	r3, r2, r3
 800cbda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cbde:	d90b      	bls.n	800cbf8 <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800cbe0:	4b0c      	ldr	r3, [pc, #48]	; (800cc14 <HAL_RTC_WaitForSynchro+0x60>)
 800cbe2:	68db      	ldr	r3, [r3, #12]
 800cbe4:	f003 0320 	and.w	r3, r3, #32
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d10c      	bne.n	800cc06 <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2203      	movs	r2, #3
 800cbf0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
        return HAL_TIMEOUT;
 800cbf4:	2303      	movs	r3, #3
 800cbf6:	e008      	b.n	800cc0a <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800cbf8:	4b06      	ldr	r3, [pc, #24]	; (800cc14 <HAL_RTC_WaitForSynchro+0x60>)
 800cbfa:	68db      	ldr	r3, [r3, #12]
 800cbfc:	f003 0320 	and.w	r3, r3, #32
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d0e5      	beq.n	800cbd0 <HAL_RTC_WaitForSynchro+0x1c>
 800cc04:	e000      	b.n	800cc08 <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 800cc06:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 800cc08:	2300      	movs	r3, #0
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3710      	adds	r7, #16
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	bd80      	pop	{r7, pc}
 800cc12:	bf00      	nop
 800cc14:	46007800 	.word	0x46007800

0800cc18 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b084      	sub	sp, #16
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cc20:	2300      	movs	r3, #0
 800cc22:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800cc24:	4b19      	ldr	r3, [pc, #100]	; (800cc8c <RTC_EnterInitMode+0x74>)
 800cc26:	68db      	ldr	r3, [r3, #12]
 800cc28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d128      	bne.n	800cc82 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800cc30:	4b16      	ldr	r3, [pc, #88]	; (800cc8c <RTC_EnterInitMode+0x74>)
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	4a15      	ldr	r2, [pc, #84]	; (800cc8c <RTC_EnterInitMode+0x74>)
 800cc36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc3a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800cc3c:	f7f6 fd7a 	bl	8003734 <HAL_GetTick>
 800cc40:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800cc42:	e013      	b.n	800cc6c <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800cc44:	f7f6 fd76 	bl	8003734 <HAL_GetTick>
 800cc48:	4602      	mov	r2, r0
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	1ad3      	subs	r3, r2, r3
 800cc4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cc52:	d90b      	bls.n	800cc6c <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800cc54:	4b0d      	ldr	r3, [pc, #52]	; (800cc8c <RTC_EnterInitMode+0x74>)
 800cc56:	68db      	ldr	r3, [r3, #12]
 800cc58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d10f      	bne.n	800cc80 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 800cc60:	2303      	movs	r3, #3
 800cc62:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2203      	movs	r2, #3
 800cc68:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800cc6c:	4b07      	ldr	r3, [pc, #28]	; (800cc8c <RTC_EnterInitMode+0x74>)
 800cc6e:	68db      	ldr	r3, [r3, #12]
 800cc70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d104      	bne.n	800cc82 <RTC_EnterInitMode+0x6a>
 800cc78:	7bfb      	ldrb	r3, [r7, #15]
 800cc7a:	2b03      	cmp	r3, #3
 800cc7c:	d1e2      	bne.n	800cc44 <RTC_EnterInitMode+0x2c>
 800cc7e:	e000      	b.n	800cc82 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 800cc80:	bf00      	nop
        }
      }
    }
  }

  return status;
 800cc82:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	3710      	adds	r7, #16
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}
 800cc8c:	46007800 	.word	0x46007800

0800cc90 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b084      	sub	sp, #16
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc98:	2300      	movs	r3, #0
 800cc9a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800cc9c:	4b1a      	ldr	r3, [pc, #104]	; (800cd08 <RTC_ExitInitMode+0x78>)
 800cc9e:	68db      	ldr	r3, [r3, #12]
 800cca0:	4a19      	ldr	r2, [pc, #100]	; (800cd08 <RTC_ExitInitMode+0x78>)
 800cca2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cca6:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800cca8:	4b17      	ldr	r3, [pc, #92]	; (800cd08 <RTC_ExitInitMode+0x78>)
 800ccaa:	699b      	ldr	r3, [r3, #24]
 800ccac:	f003 0320 	and.w	r3, r3, #32
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d10c      	bne.n	800ccce <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f7ff ff7d 	bl	800cbb4 <HAL_RTC_WaitForSynchro>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d01e      	beq.n	800ccfe <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2203      	movs	r2, #3
 800ccc4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800ccc8:	2303      	movs	r3, #3
 800ccca:	73fb      	strb	r3, [r7, #15]
 800cccc:	e017      	b.n	800ccfe <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ccce:	4b0e      	ldr	r3, [pc, #56]	; (800cd08 <RTC_ExitInitMode+0x78>)
 800ccd0:	699b      	ldr	r3, [r3, #24]
 800ccd2:	4a0d      	ldr	r2, [pc, #52]	; (800cd08 <RTC_ExitInitMode+0x78>)
 800ccd4:	f023 0320 	bic.w	r3, r3, #32
 800ccd8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ccda:	6878      	ldr	r0, [r7, #4]
 800ccdc:	f7ff ff6a 	bl	800cbb4 <HAL_RTC_WaitForSynchro>
 800cce0:	4603      	mov	r3, r0
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d005      	beq.n	800ccf2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2203      	movs	r2, #3
 800ccea:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800ccee:	2303      	movs	r3, #3
 800ccf0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ccf2:	4b05      	ldr	r3, [pc, #20]	; (800cd08 <RTC_ExitInitMode+0x78>)
 800ccf4:	699b      	ldr	r3, [r3, #24]
 800ccf6:	4a04      	ldr	r2, [pc, #16]	; (800cd08 <RTC_ExitInitMode+0x78>)
 800ccf8:	f043 0320 	orr.w	r3, r3, #32
 800ccfc:	6193      	str	r3, [r2, #24]
  }
  return status;
 800ccfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd00:	4618      	mov	r0, r3
 800cd02:	3710      	adds	r7, #16
 800cd04:	46bd      	mov	sp, r7
 800cd06:	bd80      	pop	{r7, pc}
 800cd08:	46007800 	.word	0x46007800

0800cd0c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	b085      	sub	sp, #20
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	4603      	mov	r3, r0
 800cd14:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800cd16:	2300      	movs	r3, #0
 800cd18:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800cd1a:	79fb      	ldrb	r3, [r7, #7]
 800cd1c:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800cd1e:	e005      	b.n	800cd2c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	3301      	adds	r3, #1
 800cd24:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800cd26:	7afb      	ldrb	r3, [r7, #11]
 800cd28:	3b0a      	subs	r3, #10
 800cd2a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800cd2c:	7afb      	ldrb	r3, [r7, #11]
 800cd2e:	2b09      	cmp	r3, #9
 800cd30:	d8f6      	bhi.n	800cd20 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	b2db      	uxtb	r3, r3
 800cd36:	011b      	lsls	r3, r3, #4
 800cd38:	b2da      	uxtb	r2, r3
 800cd3a:	7afb      	ldrb	r3, [r7, #11]
 800cd3c:	4313      	orrs	r3, r2
 800cd3e:	b2db      	uxtb	r3, r3
}
 800cd40:	4618      	mov	r0, r3
 800cd42:	3714      	adds	r7, #20
 800cd44:	46bd      	mov	sp, r7
 800cd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4a:	4770      	bx	lr

0800cd4c <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b083      	sub	sp, #12
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
 800cd54:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	681a      	ldr	r2, [r3, #0]
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	685b      	ldr	r3, [r3, #4]
 800cd5e:	4910      	ldr	r1, [pc, #64]	; (800cda0 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 800cd60:	4313      	orrs	r3, r2
 800cd62:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	689a      	ldr	r2, [r3, #8]
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	68db      	ldr	r3, [r3, #12]
 800cd6c:	431a      	orrs	r2, r3
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	699b      	ldr	r3, [r3, #24]
 800cd72:	490c      	ldr	r1, [pc, #48]	; (800cda4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800cd74:	4313      	orrs	r3, r2
 800cd76:	624b      	str	r3, [r1, #36]	; 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 800cd78:	4b0a      	ldr	r3, [pc, #40]	; (800cda4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800cd7a:	6a1b      	ldr	r3, [r3, #32]
 800cd7c:	f003 22ff 	and.w	r2, r3, #4278255360	; 0xff00ff00
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	6919      	ldr	r1, [r3, #16]
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	695b      	ldr	r3, [r3, #20]
 800cd88:	041b      	lsls	r3, r3, #16
 800cd8a:	430b      	orrs	r3, r1
 800cd8c:	4905      	ldr	r1, [pc, #20]	; (800cda4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800cd8e:	4313      	orrs	r3, r2
 800cd90:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 800cd92:	2300      	movs	r3, #0
}
 800cd94:	4618      	mov	r0, r3
 800cd96:	370c      	adds	r7, #12
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9e:	4770      	bx	lr
 800cda0:	46007800 	.word	0x46007800
 800cda4:	46007c00 	.word	0x46007c00

0800cda8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b084      	sub	sp, #16
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d101      	bne.n	800cdba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	e0fb      	b.n	800cfb2 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4a7f      	ldr	r2, [pc, #508]	; (800cfbc <HAL_SPI_Init+0x214>)
 800cdc0:	4293      	cmp	r3, r2
 800cdc2:	d004      	beq.n	800cdce <HAL_SPI_Init+0x26>
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	4a7d      	ldr	r2, [pc, #500]	; (800cfc0 <HAL_SPI_Init+0x218>)
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	e000      	b.n	800cdd0 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800cdce:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	629a      	str	r2, [r3, #40]	; 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	4a78      	ldr	r2, [pc, #480]	; (800cfbc <HAL_SPI_Init+0x214>)
 800cddc:	4293      	cmp	r3, r2
 800cdde:	d004      	beq.n	800cdea <HAL_SPI_Init+0x42>
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4a76      	ldr	r2, [pc, #472]	; (800cfc0 <HAL_SPI_Init+0x218>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d105      	bne.n	800cdf6 <HAL_SPI_Init+0x4e>
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	68db      	ldr	r3, [r3, #12]
 800cdee:	2b0f      	cmp	r3, #15
 800cdf0:	d901      	bls.n	800cdf6 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800cdf2:	2301      	movs	r3, #1
 800cdf4:	e0dd      	b.n	800cfb2 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800cdf6:	6878      	ldr	r0, [r7, #4]
 800cdf8:	f000 f8ec 	bl	800cfd4 <SPI_GetPacketSize>
 800cdfc:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	4a6e      	ldr	r2, [pc, #440]	; (800cfbc <HAL_SPI_Init+0x214>)
 800ce04:	4293      	cmp	r3, r2
 800ce06:	d004      	beq.n	800ce12 <HAL_SPI_Init+0x6a>
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	4a6c      	ldr	r2, [pc, #432]	; (800cfc0 <HAL_SPI_Init+0x218>)
 800ce0e:	4293      	cmp	r3, r2
 800ce10:	d102      	bne.n	800ce18 <HAL_SPI_Init+0x70>
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	2b08      	cmp	r3, #8
 800ce16:	d816      	bhi.n	800ce46 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800ce1c:	4a69      	ldr	r2, [pc, #420]	; (800cfc4 <HAL_SPI_Init+0x21c>)
 800ce1e:	4293      	cmp	r3, r2
 800ce20:	d00e      	beq.n	800ce40 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	4a68      	ldr	r2, [pc, #416]	; (800cfc8 <HAL_SPI_Init+0x220>)
 800ce28:	4293      	cmp	r3, r2
 800ce2a:	d009      	beq.n	800ce40 <HAL_SPI_Init+0x98>
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	4a66      	ldr	r2, [pc, #408]	; (800cfcc <HAL_SPI_Init+0x224>)
 800ce32:	4293      	cmp	r3, r2
 800ce34:	d004      	beq.n	800ce40 <HAL_SPI_Init+0x98>
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	4a65      	ldr	r2, [pc, #404]	; (800cfd0 <HAL_SPI_Init+0x228>)
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d104      	bne.n	800ce4a <HAL_SPI_Init+0xa2>
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2b10      	cmp	r3, #16
 800ce44:	d901      	bls.n	800ce4a <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800ce46:	2301      	movs	r3, #1
 800ce48:	e0b3      	b.n	800cfb2 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800ce50:	b2db      	uxtb	r3, r3
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d106      	bne.n	800ce64 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2200      	movs	r2, #0
 800ce5a:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	f7f6 fa2e 	bl	80032c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2202      	movs	r2, #2
 800ce68:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	681a      	ldr	r2, [r3, #0]
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f022 0201 	bic.w	r2, r2, #1
 800ce7a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	689b      	ldr	r3, [r3, #8]
 800ce82:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800ce86:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	699b      	ldr	r3, [r3, #24]
 800ce8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ce90:	d119      	bne.n	800cec6 <HAL_SPI_Init+0x11e>
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	685b      	ldr	r3, [r3, #4]
 800ce96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ce9a:	d103      	bne.n	800cea4 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d008      	beq.n	800ceb6 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d10c      	bne.n	800cec6 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800ceb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ceb4:	d107      	bne.n	800cec6 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	681a      	ldr	r2, [r3, #0]
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cec4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	685b      	ldr	r3, [r3, #4]
 800ceca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d00f      	beq.n	800cef2 <HAL_SPI_Init+0x14a>
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	68db      	ldr	r3, [r3, #12]
 800ced6:	2b06      	cmp	r3, #6
 800ced8:	d90b      	bls.n	800cef2 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	430a      	orrs	r2, r1
 800ceee:	601a      	str	r2, [r3, #0]
 800cef0:	e007      	b.n	800cf02 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	681a      	ldr	r2, [r3, #0]
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cf00:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	69da      	ldr	r2, [r3, #28]
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf0a:	431a      	orrs	r2, r3
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	431a      	orrs	r2, r3
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf14:	ea42 0103 	orr.w	r1, r2, r3
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	68da      	ldr	r2, [r3, #12]
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	430a      	orrs	r2, r1
 800cf22:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf2c:	431a      	orrs	r2, r3
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf32:	431a      	orrs	r2, r3
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	699b      	ldr	r3, [r3, #24]
 800cf38:	431a      	orrs	r2, r3
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	691b      	ldr	r3, [r3, #16]
 800cf3e:	431a      	orrs	r2, r3
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	695b      	ldr	r3, [r3, #20]
 800cf44:	431a      	orrs	r2, r3
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	6a1b      	ldr	r3, [r3, #32]
 800cf4a:	431a      	orrs	r2, r3
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	685b      	ldr	r3, [r3, #4]
 800cf50:	431a      	orrs	r2, r3
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf56:	431a      	orrs	r2, r3
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	689b      	ldr	r3, [r3, #8]
 800cf5c:	431a      	orrs	r2, r3
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cf62:	431a      	orrs	r2, r3
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf68:	431a      	orrs	r2, r3
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf6e:	ea42 0103 	orr.w	r1, r2, r3
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	430a      	orrs	r2, r1
 800cf7c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	685b      	ldr	r3, [r3, #4]
 800cf82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d00a      	beq.n	800cfa0 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	68db      	ldr	r3, [r3, #12]
 800cf90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	430a      	orrs	r2, r1
 800cf9e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2201      	movs	r2, #1
 800cfac:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

  return HAL_OK;
 800cfb0:	2300      	movs	r3, #0
}
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	3710      	adds	r7, #16
 800cfb6:	46bd      	mov	sp, r7
 800cfb8:	bd80      	pop	{r7, pc}
 800cfba:	bf00      	nop
 800cfbc:	46002000 	.word	0x46002000
 800cfc0:	56002000 	.word	0x56002000
 800cfc4:	40013000 	.word	0x40013000
 800cfc8:	50013000 	.word	0x50013000
 800cfcc:	40003800 	.word	0x40003800
 800cfd0:	50003800 	.word	0x50003800

0800cfd4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800cfd4:	b480      	push	{r7}
 800cfd6:	b085      	sub	sp, #20
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfe0:	095b      	lsrs	r3, r3, #5
 800cfe2:	3301      	adds	r3, #1
 800cfe4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	68db      	ldr	r3, [r3, #12]
 800cfea:	3301      	adds	r3, #1
 800cfec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	3307      	adds	r3, #7
 800cff2:	08db      	lsrs	r3, r3, #3
 800cff4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800cff6:	68bb      	ldr	r3, [r7, #8]
 800cff8:	68fa      	ldr	r2, [r7, #12]
 800cffa:	fb02 f303 	mul.w	r3, r2, r3
}
 800cffe:	4618      	mov	r0, r3
 800d000:	3714      	adds	r7, #20
 800d002:	46bd      	mov	sp, r7
 800d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d008:	4770      	bx	lr

0800d00a <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800d00a:	b480      	push	{r7}
 800d00c:	b083      	sub	sp, #12
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
 800d012:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800d01a:	b2db      	uxtb	r3, r3
 800d01c:	2b01      	cmp	r3, #1
 800d01e:	d12e      	bne.n	800d07e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800d026:	2b01      	cmp	r3, #1
 800d028:	d101      	bne.n	800d02e <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800d02a:	2302      	movs	r3, #2
 800d02c:	e028      	b.n	800d080 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2201      	movs	r2, #1
 800d032:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2202      	movs	r2, #2
 800d03a:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	681a      	ldr	r2, [r3, #0]
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f022 0201 	bic.w	r2, r2, #1
 800d04c:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	681a      	ldr	r2, [r3, #0]
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	685b      	ldr	r3, [r3, #4]
 800d056:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800d05a:	ea42 0103 	orr.w	r1, r2, r3
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	689a      	ldr	r2, [r3, #8]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	430a      	orrs	r2, r1
 800d068:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2201      	movs	r2, #1
 800d06e:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	2200      	movs	r2, #0
 800d076:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800d07a:	2300      	movs	r3, #0
 800d07c:	e000      	b.n	800d080 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800d07e:	2301      	movs	r3, #1
  }
}
 800d080:	4618      	mov	r0, r3
 800d082:	370c      	adds	r7, #12
 800d084:	46bd      	mov	sp, r7
 800d086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08a:	4770      	bx	lr

0800d08c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b082      	sub	sp, #8
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d101      	bne.n	800d09e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d09a:	2301      	movs	r3, #1
 800d09c:	e049      	b.n	800d132 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d0a4:	b2db      	uxtb	r3, r3
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d106      	bne.n	800d0b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f000 f841 	bl	800d13a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2202      	movs	r2, #2
 800d0bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681a      	ldr	r2, [r3, #0]
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	3304      	adds	r3, #4
 800d0c8:	4619      	mov	r1, r3
 800d0ca:	4610      	mov	r0, r2
 800d0cc:	f000 fa58 	bl	800d580 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	2201      	movs	r2, #1
 800d0d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2201      	movs	r2, #1
 800d0dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2201      	movs	r2, #1
 800d0e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2201      	movs	r2, #1
 800d0ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2201      	movs	r2, #1
 800d104:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2201      	movs	r2, #1
 800d10c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	2201      	movs	r2, #1
 800d114:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2201      	movs	r2, #1
 800d11c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	2201      	movs	r2, #1
 800d124:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2201      	movs	r2, #1
 800d12c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d130:	2300      	movs	r3, #0
}
 800d132:	4618      	mov	r0, r3
 800d134:	3708      	adds	r7, #8
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}

0800d13a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800d13a:	b480      	push	{r7}
 800d13c:	b083      	sub	sp, #12
 800d13e:	af00      	add	r7, sp, #0
 800d140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800d142:	bf00      	nop
 800d144:	370c      	adds	r7, #12
 800d146:	46bd      	mov	sp, r7
 800d148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14c:	4770      	bx	lr
	...

0800d150 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d150:	b480      	push	{r7}
 800d152:	b085      	sub	sp, #20
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d15e:	b2db      	uxtb	r3, r3
 800d160:	2b01      	cmp	r3, #1
 800d162:	d001      	beq.n	800d168 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d164:	2301      	movs	r3, #1
 800d166:	e072      	b.n	800d24e <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2202      	movs	r2, #2
 800d16c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	68da      	ldr	r2, [r3, #12]
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	f042 0201 	orr.w	r2, r2, #1
 800d17e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	4a35      	ldr	r2, [pc, #212]	; (800d25c <HAL_TIM_Base_Start_IT+0x10c>)
 800d186:	4293      	cmp	r3, r2
 800d188:	d040      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	4a34      	ldr	r2, [pc, #208]	; (800d260 <HAL_TIM_Base_Start_IT+0x110>)
 800d190:	4293      	cmp	r3, r2
 800d192:	d03b      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d19c:	d036      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d1a6:	d031      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	4a2d      	ldr	r2, [pc, #180]	; (800d264 <HAL_TIM_Base_Start_IT+0x114>)
 800d1ae:	4293      	cmp	r3, r2
 800d1b0:	d02c      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	4a2c      	ldr	r2, [pc, #176]	; (800d268 <HAL_TIM_Base_Start_IT+0x118>)
 800d1b8:	4293      	cmp	r3, r2
 800d1ba:	d027      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a2a      	ldr	r2, [pc, #168]	; (800d26c <HAL_TIM_Base_Start_IT+0x11c>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d022      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	4a29      	ldr	r2, [pc, #164]	; (800d270 <HAL_TIM_Base_Start_IT+0x120>)
 800d1cc:	4293      	cmp	r3, r2
 800d1ce:	d01d      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	4a27      	ldr	r2, [pc, #156]	; (800d274 <HAL_TIM_Base_Start_IT+0x124>)
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	d018      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	4a26      	ldr	r2, [pc, #152]	; (800d278 <HAL_TIM_Base_Start_IT+0x128>)
 800d1e0:	4293      	cmp	r3, r2
 800d1e2:	d013      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	4a24      	ldr	r2, [pc, #144]	; (800d27c <HAL_TIM_Base_Start_IT+0x12c>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d00e      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	4a23      	ldr	r2, [pc, #140]	; (800d280 <HAL_TIM_Base_Start_IT+0x130>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d009      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4a21      	ldr	r2, [pc, #132]	; (800d284 <HAL_TIM_Base_Start_IT+0x134>)
 800d1fe:	4293      	cmp	r3, r2
 800d200:	d004      	beq.n	800d20c <HAL_TIM_Base_Start_IT+0xbc>
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	4a20      	ldr	r2, [pc, #128]	; (800d288 <HAL_TIM_Base_Start_IT+0x138>)
 800d208:	4293      	cmp	r3, r2
 800d20a:	d115      	bne.n	800d238 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	689a      	ldr	r2, [r3, #8]
 800d212:	4b1e      	ldr	r3, [pc, #120]	; (800d28c <HAL_TIM_Base_Start_IT+0x13c>)
 800d214:	4013      	ands	r3, r2
 800d216:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	2b06      	cmp	r3, #6
 800d21c:	d015      	beq.n	800d24a <HAL_TIM_Base_Start_IT+0xfa>
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d224:	d011      	beq.n	800d24a <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	681a      	ldr	r2, [r3, #0]
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f042 0201 	orr.w	r2, r2, #1
 800d234:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d236:	e008      	b.n	800d24a <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	681a      	ldr	r2, [r3, #0]
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f042 0201 	orr.w	r2, r2, #1
 800d246:	601a      	str	r2, [r3, #0]
 800d248:	e000      	b.n	800d24c <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d24a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d24c:	2300      	movs	r3, #0
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3714      	adds	r7, #20
 800d252:	46bd      	mov	sp, r7
 800d254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d258:	4770      	bx	lr
 800d25a:	bf00      	nop
 800d25c:	40012c00 	.word	0x40012c00
 800d260:	50012c00 	.word	0x50012c00
 800d264:	40000400 	.word	0x40000400
 800d268:	50000400 	.word	0x50000400
 800d26c:	40000800 	.word	0x40000800
 800d270:	50000800 	.word	0x50000800
 800d274:	40000c00 	.word	0x40000c00
 800d278:	50000c00 	.word	0x50000c00
 800d27c:	40013400 	.word	0x40013400
 800d280:	50013400 	.word	0x50013400
 800d284:	40014000 	.word	0x40014000
 800d288:	50014000 	.word	0x50014000
 800d28c:	00010007 	.word	0x00010007

0800d290 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	68db      	ldr	r3, [r3, #12]
 800d29e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	691b      	ldr	r3, [r3, #16]
 800d2a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	f003 0302 	and.w	r3, r3, #2
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d020      	beq.n	800d2f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f003 0302 	and.w	r3, r3, #2
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d01b      	beq.n	800d2f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	f06f 0202 	mvn.w	r2, #2
 800d2c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2201      	movs	r2, #1
 800d2ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	699b      	ldr	r3, [r3, #24]
 800d2d2:	f003 0303 	and.w	r3, r3, #3
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d003      	beq.n	800d2e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f000 f931 	bl	800d542 <HAL_TIM_IC_CaptureCallback>
 800d2e0:	e005      	b.n	800d2ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f000 f923 	bl	800d52e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d2e8:	6878      	ldr	r0, [r7, #4]
 800d2ea:	f000 f934 	bl	800d556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d2f4:	68bb      	ldr	r3, [r7, #8]
 800d2f6:	f003 0304 	and.w	r3, r3, #4
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d020      	beq.n	800d340 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	f003 0304 	and.w	r3, r3, #4
 800d304:	2b00      	cmp	r3, #0
 800d306:	d01b      	beq.n	800d340 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	f06f 0204 	mvn.w	r2, #4
 800d310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2202      	movs	r2, #2
 800d316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	699b      	ldr	r3, [r3, #24]
 800d31e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d322:	2b00      	cmp	r3, #0
 800d324:	d003      	beq.n	800d32e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d326:	6878      	ldr	r0, [r7, #4]
 800d328:	f000 f90b 	bl	800d542 <HAL_TIM_IC_CaptureCallback>
 800d32c:	e005      	b.n	800d33a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	f000 f8fd 	bl	800d52e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d334:	6878      	ldr	r0, [r7, #4]
 800d336:	f000 f90e 	bl	800d556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2200      	movs	r2, #0
 800d33e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	f003 0308 	and.w	r3, r3, #8
 800d346:	2b00      	cmp	r3, #0
 800d348:	d020      	beq.n	800d38c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	f003 0308 	and.w	r3, r3, #8
 800d350:	2b00      	cmp	r3, #0
 800d352:	d01b      	beq.n	800d38c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	f06f 0208 	mvn.w	r2, #8
 800d35c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	2204      	movs	r2, #4
 800d362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	69db      	ldr	r3, [r3, #28]
 800d36a:	f003 0303 	and.w	r3, r3, #3
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d003      	beq.n	800d37a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d372:	6878      	ldr	r0, [r7, #4]
 800d374:	f000 f8e5 	bl	800d542 <HAL_TIM_IC_CaptureCallback>
 800d378:	e005      	b.n	800d386 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d37a:	6878      	ldr	r0, [r7, #4]
 800d37c:	f000 f8d7 	bl	800d52e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d380:	6878      	ldr	r0, [r7, #4]
 800d382:	f000 f8e8 	bl	800d556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	2200      	movs	r2, #0
 800d38a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	f003 0310 	and.w	r3, r3, #16
 800d392:	2b00      	cmp	r3, #0
 800d394:	d020      	beq.n	800d3d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	f003 0310 	and.w	r3, r3, #16
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d01b      	beq.n	800d3d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f06f 0210 	mvn.w	r2, #16
 800d3a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	2208      	movs	r2, #8
 800d3ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	69db      	ldr	r3, [r3, #28]
 800d3b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d003      	beq.n	800d3c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d3be:	6878      	ldr	r0, [r7, #4]
 800d3c0:	f000 f8bf 	bl	800d542 <HAL_TIM_IC_CaptureCallback>
 800d3c4:	e005      	b.n	800d3d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f000 f8b1 	bl	800d52e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d3cc:	6878      	ldr	r0, [r7, #4]
 800d3ce:	f000 f8c2 	bl	800d556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d3d8:	68bb      	ldr	r3, [r7, #8]
 800d3da:	f003 0301 	and.w	r3, r3, #1
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d00c      	beq.n	800d3fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	f003 0301 	and.w	r3, r3, #1
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d007      	beq.n	800d3fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	f06f 0201 	mvn.w	r2, #1
 800d3f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f7f4 ffdc 	bl	80023b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d3fc:	68bb      	ldr	r3, [r7, #8]
 800d3fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d402:	2b00      	cmp	r3, #0
 800d404:	d104      	bne.n	800d410 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d00c      	beq.n	800d42a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d416:	2b00      	cmp	r3, #0
 800d418:	d007      	beq.n	800d42a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800d422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d424:	6878      	ldr	r0, [r7, #4]
 800d426:	f000 f9af 	bl	800d788 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d42a:	68bb      	ldr	r3, [r7, #8]
 800d42c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d430:	2b00      	cmp	r3, #0
 800d432:	d00c      	beq.n	800d44e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d007      	beq.n	800d44e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d448:	6878      	ldr	r0, [r7, #4]
 800d44a:	f000 f9a7 	bl	800d79c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d454:	2b00      	cmp	r3, #0
 800d456:	d00c      	beq.n	800d472 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d007      	beq.n	800d472 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d46a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d46c:	6878      	ldr	r0, [r7, #4]
 800d46e:	f000 f87c 	bl	800d56a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d472:	68bb      	ldr	r3, [r7, #8]
 800d474:	f003 0320 	and.w	r3, r3, #32
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d00c      	beq.n	800d496 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	f003 0320 	and.w	r3, r3, #32
 800d482:	2b00      	cmp	r3, #0
 800d484:	d007      	beq.n	800d496 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	f06f 0220 	mvn.w	r2, #32
 800d48e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	f000 f96f 	bl	800d774 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d00c      	beq.n	800d4ba <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d007      	beq.n	800d4ba <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800d4b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800d4b4:	6878      	ldr	r0, [r7, #4]
 800d4b6:	f000 f97b 	bl	800d7b0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d00c      	beq.n	800d4de <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d007      	beq.n	800d4de <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800d4d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800d4d8:	6878      	ldr	r0, [r7, #4]
 800d4da:	f000 f973 	bl	800d7c4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d00c      	beq.n	800d502 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d007      	beq.n	800d502 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800d4fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f000 f96b 	bl	800d7d8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d00c      	beq.n	800d526 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d512:	2b00      	cmp	r3, #0
 800d514:	d007      	beq.n	800d526 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800d51e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800d520:	6878      	ldr	r0, [r7, #4]
 800d522:	f000 f963 	bl	800d7ec <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d526:	bf00      	nop
 800d528:	3710      	adds	r7, #16
 800d52a:	46bd      	mov	sp, r7
 800d52c:	bd80      	pop	{r7, pc}

0800d52e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d52e:	b480      	push	{r7}
 800d530:	b083      	sub	sp, #12
 800d532:	af00      	add	r7, sp, #0
 800d534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d536:	bf00      	nop
 800d538:	370c      	adds	r7, #12
 800d53a:	46bd      	mov	sp, r7
 800d53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d540:	4770      	bx	lr

0800d542 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d542:	b480      	push	{r7}
 800d544:	b083      	sub	sp, #12
 800d546:	af00      	add	r7, sp, #0
 800d548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d54a:	bf00      	nop
 800d54c:	370c      	adds	r7, #12
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr

0800d556 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d556:	b480      	push	{r7}
 800d558:	b083      	sub	sp, #12
 800d55a:	af00      	add	r7, sp, #0
 800d55c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d55e:	bf00      	nop
 800d560:	370c      	adds	r7, #12
 800d562:	46bd      	mov	sp, r7
 800d564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d568:	4770      	bx	lr

0800d56a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d56a:	b480      	push	{r7}
 800d56c:	b083      	sub	sp, #12
 800d56e:	af00      	add	r7, sp, #0
 800d570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d572:	bf00      	nop
 800d574:	370c      	adds	r7, #12
 800d576:	46bd      	mov	sp, r7
 800d578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57c:	4770      	bx	lr
	...

0800d580 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d580:	b480      	push	{r7}
 800d582:	b085      	sub	sp, #20
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
 800d588:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	4a68      	ldr	r2, [pc, #416]	; (800d734 <TIM_Base_SetConfig+0x1b4>)
 800d594:	4293      	cmp	r3, r2
 800d596:	d02b      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	4a67      	ldr	r2, [pc, #412]	; (800d738 <TIM_Base_SetConfig+0x1b8>)
 800d59c:	4293      	cmp	r3, r2
 800d59e:	d027      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d5a6:	d023      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d5ae:	d01f      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	4a62      	ldr	r2, [pc, #392]	; (800d73c <TIM_Base_SetConfig+0x1bc>)
 800d5b4:	4293      	cmp	r3, r2
 800d5b6:	d01b      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	4a61      	ldr	r2, [pc, #388]	; (800d740 <TIM_Base_SetConfig+0x1c0>)
 800d5bc:	4293      	cmp	r3, r2
 800d5be:	d017      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	4a60      	ldr	r2, [pc, #384]	; (800d744 <TIM_Base_SetConfig+0x1c4>)
 800d5c4:	4293      	cmp	r3, r2
 800d5c6:	d013      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	4a5f      	ldr	r2, [pc, #380]	; (800d748 <TIM_Base_SetConfig+0x1c8>)
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d00f      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	4a5e      	ldr	r2, [pc, #376]	; (800d74c <TIM_Base_SetConfig+0x1cc>)
 800d5d4:	4293      	cmp	r3, r2
 800d5d6:	d00b      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	4a5d      	ldr	r2, [pc, #372]	; (800d750 <TIM_Base_SetConfig+0x1d0>)
 800d5dc:	4293      	cmp	r3, r2
 800d5de:	d007      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	4a5c      	ldr	r2, [pc, #368]	; (800d754 <TIM_Base_SetConfig+0x1d4>)
 800d5e4:	4293      	cmp	r3, r2
 800d5e6:	d003      	beq.n	800d5f0 <TIM_Base_SetConfig+0x70>
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	4a5b      	ldr	r2, [pc, #364]	; (800d758 <TIM_Base_SetConfig+0x1d8>)
 800d5ec:	4293      	cmp	r3, r2
 800d5ee:	d108      	bne.n	800d602 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d5f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d5f8:	683b      	ldr	r3, [r7, #0]
 800d5fa:	685b      	ldr	r3, [r3, #4]
 800d5fc:	68fa      	ldr	r2, [r7, #12]
 800d5fe:	4313      	orrs	r3, r2
 800d600:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	4a4b      	ldr	r2, [pc, #300]	; (800d734 <TIM_Base_SetConfig+0x1b4>)
 800d606:	4293      	cmp	r3, r2
 800d608:	d043      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4a4a      	ldr	r2, [pc, #296]	; (800d738 <TIM_Base_SetConfig+0x1b8>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d03f      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d618:	d03b      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d620:	d037      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	4a45      	ldr	r2, [pc, #276]	; (800d73c <TIM_Base_SetConfig+0x1bc>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d033      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	4a44      	ldr	r2, [pc, #272]	; (800d740 <TIM_Base_SetConfig+0x1c0>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d02f      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	4a43      	ldr	r2, [pc, #268]	; (800d744 <TIM_Base_SetConfig+0x1c4>)
 800d636:	4293      	cmp	r3, r2
 800d638:	d02b      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	4a42      	ldr	r2, [pc, #264]	; (800d748 <TIM_Base_SetConfig+0x1c8>)
 800d63e:	4293      	cmp	r3, r2
 800d640:	d027      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	4a41      	ldr	r2, [pc, #260]	; (800d74c <TIM_Base_SetConfig+0x1cc>)
 800d646:	4293      	cmp	r3, r2
 800d648:	d023      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	4a40      	ldr	r2, [pc, #256]	; (800d750 <TIM_Base_SetConfig+0x1d0>)
 800d64e:	4293      	cmp	r3, r2
 800d650:	d01f      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	4a3f      	ldr	r2, [pc, #252]	; (800d754 <TIM_Base_SetConfig+0x1d4>)
 800d656:	4293      	cmp	r3, r2
 800d658:	d01b      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	4a3e      	ldr	r2, [pc, #248]	; (800d758 <TIM_Base_SetConfig+0x1d8>)
 800d65e:	4293      	cmp	r3, r2
 800d660:	d017      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	4a3d      	ldr	r2, [pc, #244]	; (800d75c <TIM_Base_SetConfig+0x1dc>)
 800d666:	4293      	cmp	r3, r2
 800d668:	d013      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	4a3c      	ldr	r2, [pc, #240]	; (800d760 <TIM_Base_SetConfig+0x1e0>)
 800d66e:	4293      	cmp	r3, r2
 800d670:	d00f      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	4a3b      	ldr	r2, [pc, #236]	; (800d764 <TIM_Base_SetConfig+0x1e4>)
 800d676:	4293      	cmp	r3, r2
 800d678:	d00b      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	4a3a      	ldr	r2, [pc, #232]	; (800d768 <TIM_Base_SetConfig+0x1e8>)
 800d67e:	4293      	cmp	r3, r2
 800d680:	d007      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	4a39      	ldr	r2, [pc, #228]	; (800d76c <TIM_Base_SetConfig+0x1ec>)
 800d686:	4293      	cmp	r3, r2
 800d688:	d003      	beq.n	800d692 <TIM_Base_SetConfig+0x112>
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	4a38      	ldr	r2, [pc, #224]	; (800d770 <TIM_Base_SetConfig+0x1f0>)
 800d68e:	4293      	cmp	r3, r2
 800d690:	d108      	bne.n	800d6a4 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	68db      	ldr	r3, [r3, #12]
 800d69e:	68fa      	ldr	r2, [r7, #12]
 800d6a0:	4313      	orrs	r3, r2
 800d6a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	695b      	ldr	r3, [r3, #20]
 800d6ae:	4313      	orrs	r3, r2
 800d6b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	68fa      	ldr	r2, [r7, #12]
 800d6b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	689a      	ldr	r2, [r3, #8]
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	681a      	ldr	r2, [r3, #0]
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	4a1a      	ldr	r2, [pc, #104]	; (800d734 <TIM_Base_SetConfig+0x1b4>)
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	d023      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	4a19      	ldr	r2, [pc, #100]	; (800d738 <TIM_Base_SetConfig+0x1b8>)
 800d6d4:	4293      	cmp	r3, r2
 800d6d6:	d01f      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	4a1e      	ldr	r2, [pc, #120]	; (800d754 <TIM_Base_SetConfig+0x1d4>)
 800d6dc:	4293      	cmp	r3, r2
 800d6de:	d01b      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	4a1d      	ldr	r2, [pc, #116]	; (800d758 <TIM_Base_SetConfig+0x1d8>)
 800d6e4:	4293      	cmp	r3, r2
 800d6e6:	d017      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	4a1c      	ldr	r2, [pc, #112]	; (800d75c <TIM_Base_SetConfig+0x1dc>)
 800d6ec:	4293      	cmp	r3, r2
 800d6ee:	d013      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	4a1b      	ldr	r2, [pc, #108]	; (800d760 <TIM_Base_SetConfig+0x1e0>)
 800d6f4:	4293      	cmp	r3, r2
 800d6f6:	d00f      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	4a1a      	ldr	r2, [pc, #104]	; (800d764 <TIM_Base_SetConfig+0x1e4>)
 800d6fc:	4293      	cmp	r3, r2
 800d6fe:	d00b      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	4a19      	ldr	r2, [pc, #100]	; (800d768 <TIM_Base_SetConfig+0x1e8>)
 800d704:	4293      	cmp	r3, r2
 800d706:	d007      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	4a18      	ldr	r2, [pc, #96]	; (800d76c <TIM_Base_SetConfig+0x1ec>)
 800d70c:	4293      	cmp	r3, r2
 800d70e:	d003      	beq.n	800d718 <TIM_Base_SetConfig+0x198>
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	4a17      	ldr	r2, [pc, #92]	; (800d770 <TIM_Base_SetConfig+0x1f0>)
 800d714:	4293      	cmp	r3, r2
 800d716:	d103      	bne.n	800d720 <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	691a      	ldr	r2, [r3, #16]
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	2201      	movs	r2, #1
 800d724:	615a      	str	r2, [r3, #20]
}
 800d726:	bf00      	nop
 800d728:	3714      	adds	r7, #20
 800d72a:	46bd      	mov	sp, r7
 800d72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d730:	4770      	bx	lr
 800d732:	bf00      	nop
 800d734:	40012c00 	.word	0x40012c00
 800d738:	50012c00 	.word	0x50012c00
 800d73c:	40000400 	.word	0x40000400
 800d740:	50000400 	.word	0x50000400
 800d744:	40000800 	.word	0x40000800
 800d748:	50000800 	.word	0x50000800
 800d74c:	40000c00 	.word	0x40000c00
 800d750:	50000c00 	.word	0x50000c00
 800d754:	40013400 	.word	0x40013400
 800d758:	50013400 	.word	0x50013400
 800d75c:	40014000 	.word	0x40014000
 800d760:	50014000 	.word	0x50014000
 800d764:	40014400 	.word	0x40014400
 800d768:	50014400 	.word	0x50014400
 800d76c:	40014800 	.word	0x40014800
 800d770:	50014800 	.word	0x50014800

0800d774 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d774:	b480      	push	{r7}
 800d776:	b083      	sub	sp, #12
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d77c:	bf00      	nop
 800d77e:	370c      	adds	r7, #12
 800d780:	46bd      	mov	sp, r7
 800d782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d786:	4770      	bx	lr

0800d788 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d788:	b480      	push	{r7}
 800d78a:	b083      	sub	sp, #12
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d790:	bf00      	nop
 800d792:	370c      	adds	r7, #12
 800d794:	46bd      	mov	sp, r7
 800d796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79a:	4770      	bx	lr

0800d79c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d79c:	b480      	push	{r7}
 800d79e:	b083      	sub	sp, #12
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d7a4:	bf00      	nop
 800d7a6:	370c      	adds	r7, #12
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ae:	4770      	bx	lr

0800d7b0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b083      	sub	sp, #12
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d7b8:	bf00      	nop
 800d7ba:	370c      	adds	r7, #12
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c2:	4770      	bx	lr

0800d7c4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d7c4:	b480      	push	{r7}
 800d7c6:	b083      	sub	sp, #12
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d7cc:	bf00      	nop
 800d7ce:	370c      	adds	r7, #12
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d6:	4770      	bx	lr

0800d7d8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d7d8:	b480      	push	{r7}
 800d7da:	b083      	sub	sp, #12
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d7e0:	bf00      	nop
 800d7e2:	370c      	adds	r7, #12
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ea:	4770      	bx	lr

0800d7ec <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d7ec:	b480      	push	{r7}
 800d7ee:	b083      	sub	sp, #12
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d7f4:	bf00      	nop
 800d7f6:	370c      	adds	r7, #12
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7fe:	4770      	bx	lr

0800d800 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b082      	sub	sp, #8
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d101      	bne.n	800d812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d80e:	2301      	movs	r3, #1
 800d810:	e042      	b.n	800d898 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d106      	bne.n	800d82a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2200      	movs	r2, #0
 800d820:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d824:	6878      	ldr	r0, [r7, #4]
 800d826:	f7f5 f9b9 	bl	8002b9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2224      	movs	r2, #36	; 0x24
 800d82e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	681a      	ldr	r2, [r3, #0]
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f022 0201 	bic.w	r2, r2, #1
 800d840:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d846:	2b00      	cmp	r3, #0
 800d848:	d002      	beq.n	800d850 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f000 f9d6 	bl	800dbfc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d850:	6878      	ldr	r0, [r7, #4]
 800d852:	f000 f825 	bl	800d8a0 <UART_SetConfig>
 800d856:	4603      	mov	r3, r0
 800d858:	2b01      	cmp	r3, #1
 800d85a:	d101      	bne.n	800d860 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d85c:	2301      	movs	r3, #1
 800d85e:	e01b      	b.n	800d898 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	685a      	ldr	r2, [r3, #4]
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d86e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	689a      	ldr	r2, [r3, #8]
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d87e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	681a      	ldr	r2, [r3, #0]
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	f042 0201 	orr.w	r2, r2, #1
 800d88e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d890:	6878      	ldr	r0, [r7, #4]
 800d892:	f000 fa55 	bl	800dd40 <UART_CheckIdleState>
 800d896:	4603      	mov	r3, r0
}
 800d898:	4618      	mov	r0, r3
 800d89a:	3708      	adds	r7, #8
 800d89c:	46bd      	mov	sp, r7
 800d89e:	bd80      	pop	{r7, pc}

0800d8a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d8a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d8a4:	b094      	sub	sp, #80	; 0x50
 800d8a6:	af00      	add	r7, sp, #0
 800d8a8:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800d8b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8b2:	681a      	ldr	r2, [r3, #0]
 800d8b4:	4b83      	ldr	r3, [pc, #524]	; (800dac4 <UART_SetConfig+0x224>)
 800d8b6:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8ba:	689a      	ldr	r2, [r3, #8]
 800d8bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8be:	691b      	ldr	r3, [r3, #16]
 800d8c0:	431a      	orrs	r2, r3
 800d8c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8c4:	695b      	ldr	r3, [r3, #20]
 800d8c6:	431a      	orrs	r2, r3
 800d8c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8ca:	69db      	ldr	r3, [r3, #28]
 800d8cc:	4313      	orrs	r3, r2
 800d8ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	497c      	ldr	r1, [pc, #496]	; (800dac8 <UART_SetConfig+0x228>)
 800d8d8:	4019      	ands	r1, r3
 800d8da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8dc:	681a      	ldr	r2, [r3, #0]
 800d8de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d8e0:	430b      	orrs	r3, r1
 800d8e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d8e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	685b      	ldr	r3, [r3, #4]
 800d8ea:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800d8ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8f0:	68d9      	ldr	r1, [r3, #12]
 800d8f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8f4:	681a      	ldr	r2, [r3, #0]
 800d8f6:	ea40 0301 	orr.w	r3, r0, r1
 800d8fa:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d8fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8fe:	699b      	ldr	r3, [r3, #24]
 800d900:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d904:	681a      	ldr	r2, [r3, #0]
 800d906:	4b6f      	ldr	r3, [pc, #444]	; (800dac4 <UART_SetConfig+0x224>)
 800d908:	429a      	cmp	r2, r3
 800d90a:	d009      	beq.n	800d920 <UART_SetConfig+0x80>
 800d90c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d90e:	681a      	ldr	r2, [r3, #0]
 800d910:	4b6e      	ldr	r3, [pc, #440]	; (800dacc <UART_SetConfig+0x22c>)
 800d912:	429a      	cmp	r2, r3
 800d914:	d004      	beq.n	800d920 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d918:	6a1a      	ldr	r2, [r3, #32]
 800d91a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d91c:	4313      	orrs	r3, r2
 800d91e:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	689b      	ldr	r3, [r3, #8]
 800d926:	f023 416e 	bic.w	r1, r3, #3992977408	; 0xee000000
 800d92a:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800d92e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d930:	681a      	ldr	r2, [r3, #0]
 800d932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d934:	430b      	orrs	r3, r1
 800d936:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d93e:	f023 000f 	bic.w	r0, r3, #15
 800d942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d944:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d948:	681a      	ldr	r2, [r3, #0]
 800d94a:	ea40 0301 	orr.w	r3, r0, r1
 800d94e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d952:	681a      	ldr	r2, [r3, #0]
 800d954:	4b5e      	ldr	r3, [pc, #376]	; (800dad0 <UART_SetConfig+0x230>)
 800d956:	429a      	cmp	r2, r3
 800d958:	d102      	bne.n	800d960 <UART_SetConfig+0xc0>
 800d95a:	2301      	movs	r3, #1
 800d95c:	64bb      	str	r3, [r7, #72]	; 0x48
 800d95e:	e032      	b.n	800d9c6 <UART_SetConfig+0x126>
 800d960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d962:	681a      	ldr	r2, [r3, #0]
 800d964:	4b5b      	ldr	r3, [pc, #364]	; (800dad4 <UART_SetConfig+0x234>)
 800d966:	429a      	cmp	r2, r3
 800d968:	d102      	bne.n	800d970 <UART_SetConfig+0xd0>
 800d96a:	2302      	movs	r3, #2
 800d96c:	64bb      	str	r3, [r7, #72]	; 0x48
 800d96e:	e02a      	b.n	800d9c6 <UART_SetConfig+0x126>
 800d970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d972:	681a      	ldr	r2, [r3, #0]
 800d974:	4b58      	ldr	r3, [pc, #352]	; (800dad8 <UART_SetConfig+0x238>)
 800d976:	429a      	cmp	r2, r3
 800d978:	d102      	bne.n	800d980 <UART_SetConfig+0xe0>
 800d97a:	2304      	movs	r3, #4
 800d97c:	64bb      	str	r3, [r7, #72]	; 0x48
 800d97e:	e022      	b.n	800d9c6 <UART_SetConfig+0x126>
 800d980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d982:	681a      	ldr	r2, [r3, #0]
 800d984:	4b55      	ldr	r3, [pc, #340]	; (800dadc <UART_SetConfig+0x23c>)
 800d986:	429a      	cmp	r2, r3
 800d988:	d102      	bne.n	800d990 <UART_SetConfig+0xf0>
 800d98a:	2308      	movs	r3, #8
 800d98c:	64bb      	str	r3, [r7, #72]	; 0x48
 800d98e:	e01a      	b.n	800d9c6 <UART_SetConfig+0x126>
 800d990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d992:	681a      	ldr	r2, [r3, #0]
 800d994:	4b52      	ldr	r3, [pc, #328]	; (800dae0 <UART_SetConfig+0x240>)
 800d996:	429a      	cmp	r2, r3
 800d998:	d102      	bne.n	800d9a0 <UART_SetConfig+0x100>
 800d99a:	2310      	movs	r3, #16
 800d99c:	64bb      	str	r3, [r7, #72]	; 0x48
 800d99e:	e012      	b.n	800d9c6 <UART_SetConfig+0x126>
 800d9a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9a2:	681a      	ldr	r2, [r3, #0]
 800d9a4:	4b4f      	ldr	r3, [pc, #316]	; (800dae4 <UART_SetConfig+0x244>)
 800d9a6:	429a      	cmp	r2, r3
 800d9a8:	d103      	bne.n	800d9b2 <UART_SetConfig+0x112>
 800d9aa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800d9ae:	64bb      	str	r3, [r7, #72]	; 0x48
 800d9b0:	e009      	b.n	800d9c6 <UART_SetConfig+0x126>
 800d9b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9b4:	681a      	ldr	r2, [r3, #0]
 800d9b6:	4b43      	ldr	r3, [pc, #268]	; (800dac4 <UART_SetConfig+0x224>)
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	d102      	bne.n	800d9c2 <UART_SetConfig+0x122>
 800d9bc:	2320      	movs	r3, #32
 800d9be:	64bb      	str	r3, [r7, #72]	; 0x48
 800d9c0:	e001      	b.n	800d9c6 <UART_SetConfig+0x126>
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d9c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9c8:	681a      	ldr	r2, [r3, #0]
 800d9ca:	4b3e      	ldr	r3, [pc, #248]	; (800dac4 <UART_SetConfig+0x224>)
 800d9cc:	429a      	cmp	r2, r3
 800d9ce:	d005      	beq.n	800d9dc <UART_SetConfig+0x13c>
 800d9d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9d2:	681a      	ldr	r2, [r3, #0]
 800d9d4:	4b3d      	ldr	r3, [pc, #244]	; (800dacc <UART_SetConfig+0x22c>)
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	f040 8088 	bne.w	800daec <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d9dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d9de:	2200      	movs	r2, #0
 800d9e0:	623b      	str	r3, [r7, #32]
 800d9e2:	627a      	str	r2, [r7, #36]	; 0x24
 800d9e4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800d9e8:	f7fd fa78 	bl	800aedc <HAL_RCCEx_GetPeriphCLKFreq>
 800d9ec:	6438      	str	r0, [r7, #64]	; 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800d9ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	f000 80eb 	beq.w	800dbcc <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d9f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9fa:	4a3b      	ldr	r2, [pc, #236]	; (800dae8 <UART_SetConfig+0x248>)
 800d9fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da00:	461a      	mov	r2, r3
 800da02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da04:	fbb3 f3f2 	udiv	r3, r3, r2
 800da08:	637b      	str	r3, [r7, #52]	; 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da0c:	685a      	ldr	r2, [r3, #4]
 800da0e:	4613      	mov	r3, r2
 800da10:	005b      	lsls	r3, r3, #1
 800da12:	4413      	add	r3, r2
 800da14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800da16:	429a      	cmp	r2, r3
 800da18:	d305      	bcc.n	800da26 <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800da1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da1c:	685b      	ldr	r3, [r3, #4]
 800da1e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800da22:	429a      	cmp	r2, r3
 800da24:	d903      	bls.n	800da2e <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 800da26:	2301      	movs	r3, #1
 800da28:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800da2c:	e048      	b.n	800dac0 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da30:	2200      	movs	r2, #0
 800da32:	61bb      	str	r3, [r7, #24]
 800da34:	61fa      	str	r2, [r7, #28]
 800da36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da3a:	4a2b      	ldr	r2, [pc, #172]	; (800dae8 <UART_SetConfig+0x248>)
 800da3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da40:	b29b      	uxth	r3, r3
 800da42:	2200      	movs	r2, #0
 800da44:	613b      	str	r3, [r7, #16]
 800da46:	617a      	str	r2, [r7, #20]
 800da48:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800da4c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800da50:	f7f2 ff34 	bl	80008bc <__aeabi_uldivmod>
 800da54:	4602      	mov	r2, r0
 800da56:	460b      	mov	r3, r1
 800da58:	4610      	mov	r0, r2
 800da5a:	4619      	mov	r1, r3
 800da5c:	f04f 0200 	mov.w	r2, #0
 800da60:	f04f 0300 	mov.w	r3, #0
 800da64:	020b      	lsls	r3, r1, #8
 800da66:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800da6a:	0202      	lsls	r2, r0, #8
 800da6c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800da6e:	6849      	ldr	r1, [r1, #4]
 800da70:	0849      	lsrs	r1, r1, #1
 800da72:	2000      	movs	r0, #0
 800da74:	460c      	mov	r4, r1
 800da76:	4605      	mov	r5, r0
 800da78:	eb12 0804 	adds.w	r8, r2, r4
 800da7c:	eb43 0905 	adc.w	r9, r3, r5
 800da80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da82:	685b      	ldr	r3, [r3, #4]
 800da84:	2200      	movs	r2, #0
 800da86:	60bb      	str	r3, [r7, #8]
 800da88:	60fa      	str	r2, [r7, #12]
 800da8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800da8e:	4640      	mov	r0, r8
 800da90:	4649      	mov	r1, r9
 800da92:	f7f2 ff13 	bl	80008bc <__aeabi_uldivmod>
 800da96:	4602      	mov	r2, r0
 800da98:	460b      	mov	r3, r1
 800da9a:	4613      	mov	r3, r2
 800da9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800da9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800daa0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800daa4:	d308      	bcc.n	800dab8 <UART_SetConfig+0x218>
 800daa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800daa8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800daac:	d204      	bcs.n	800dab8 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 800daae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800dab4:	60da      	str	r2, [r3, #12]
 800dab6:	e003      	b.n	800dac0 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 800dab8:	2301      	movs	r3, #1
 800daba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (pclk != 0U)
 800dabe:	e085      	b.n	800dbcc <UART_SetConfig+0x32c>
 800dac0:	e084      	b.n	800dbcc <UART_SetConfig+0x32c>
 800dac2:	bf00      	nop
 800dac4:	46002400 	.word	0x46002400
 800dac8:	cfff69f3 	.word	0xcfff69f3
 800dacc:	56002400 	.word	0x56002400
 800dad0:	40013800 	.word	0x40013800
 800dad4:	40004400 	.word	0x40004400
 800dad8:	40004800 	.word	0x40004800
 800dadc:	40004c00 	.word	0x40004c00
 800dae0:	40005000 	.word	0x40005000
 800dae4:	40006400 	.word	0x40006400
 800dae8:	0800e3bc 	.word	0x0800e3bc
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800daec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800daee:	69db      	ldr	r3, [r3, #28]
 800daf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800daf4:	d13c      	bne.n	800db70 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800daf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800daf8:	2200      	movs	r2, #0
 800dafa:	603b      	str	r3, [r7, #0]
 800dafc:	607a      	str	r2, [r7, #4]
 800dafe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800db02:	f7fd f9eb 	bl	800aedc <HAL_RCCEx_GetPeriphCLKFreq>
 800db06:	6438      	str	r0, [r7, #64]	; 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800db08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d05e      	beq.n	800dbcc <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800db0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db12:	4a39      	ldr	r2, [pc, #228]	; (800dbf8 <UART_SetConfig+0x358>)
 800db14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800db18:	461a      	mov	r2, r3
 800db1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db1c:	fbb3 f3f2 	udiv	r3, r3, r2
 800db20:	005a      	lsls	r2, r3, #1
 800db22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db24:	685b      	ldr	r3, [r3, #4]
 800db26:	085b      	lsrs	r3, r3, #1
 800db28:	441a      	add	r2, r3
 800db2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db2c:	685b      	ldr	r3, [r3, #4]
 800db2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800db32:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800db34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db36:	2b0f      	cmp	r3, #15
 800db38:	d916      	bls.n	800db68 <UART_SetConfig+0x2c8>
 800db3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db40:	d212      	bcs.n	800db68 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800db42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db44:	b29b      	uxth	r3, r3
 800db46:	f023 030f 	bic.w	r3, r3, #15
 800db4a:	877b      	strh	r3, [r7, #58]	; 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800db4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db4e:	085b      	lsrs	r3, r3, #1
 800db50:	b29b      	uxth	r3, r3
 800db52:	f003 0307 	and.w	r3, r3, #7
 800db56:	b29a      	uxth	r2, r3
 800db58:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800db5a:	4313      	orrs	r3, r2
 800db5c:	877b      	strh	r3, [r7, #58]	; 0x3a
        huart->Instance->BRR = brrtemp;
 800db5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800db64:	60da      	str	r2, [r3, #12]
 800db66:	e031      	b.n	800dbcc <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800db68:	2301      	movs	r3, #1
 800db6a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800db6e:	e02d      	b.n	800dbcc <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800db70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db72:	2200      	movs	r2, #0
 800db74:	469a      	mov	sl, r3
 800db76:	4693      	mov	fp, r2
 800db78:	4650      	mov	r0, sl
 800db7a:	4659      	mov	r1, fp
 800db7c:	f7fd f9ae 	bl	800aedc <HAL_RCCEx_GetPeriphCLKFreq>
 800db80:	6438      	str	r0, [r7, #64]	; 0x40

    if (pclk != 0U)
 800db82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db84:	2b00      	cmp	r3, #0
 800db86:	d021      	beq.n	800dbcc <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800db88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db8c:	4a1a      	ldr	r2, [pc, #104]	; (800dbf8 <UART_SetConfig+0x358>)
 800db8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800db92:	461a      	mov	r2, r3
 800db94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db96:	fbb3 f2f2 	udiv	r2, r3, r2
 800db9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db9c:	685b      	ldr	r3, [r3, #4]
 800db9e:	085b      	lsrs	r3, r3, #1
 800dba0:	441a      	add	r2, r3
 800dba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dba4:	685b      	ldr	r3, [r3, #4]
 800dba6:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbaa:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dbac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbae:	2b0f      	cmp	r3, #15
 800dbb0:	d909      	bls.n	800dbc6 <UART_SetConfig+0x326>
 800dbb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dbb8:	d205      	bcs.n	800dbc6 <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dbba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbbc:	b29a      	uxth	r2, r3
 800dbbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	60da      	str	r2, [r3, #12]
 800dbc4:	e002      	b.n	800dbcc <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dbcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbce:	2201      	movs	r2, #1
 800dbd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800dbd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbd6:	2201      	movs	r2, #1
 800dbd8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dbdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbde:	2200      	movs	r2, #0
 800dbe0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800dbe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800dbe8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3750      	adds	r7, #80	; 0x50
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dbf6:	bf00      	nop
 800dbf8:	0800e3bc 	.word	0x0800e3bc

0800dbfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b083      	sub	sp, #12
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc08:	f003 0308 	and.w	r3, r3, #8
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d00a      	beq.n	800dc26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	685b      	ldr	r3, [r3, #4]
 800dc16:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	430a      	orrs	r2, r1
 800dc24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc2a:	f003 0301 	and.w	r3, r3, #1
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d00a      	beq.n	800dc48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	685b      	ldr	r3, [r3, #4]
 800dc38:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	430a      	orrs	r2, r1
 800dc46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc4c:	f003 0302 	and.w	r3, r3, #2
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d00a      	beq.n	800dc6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	685b      	ldr	r3, [r3, #4]
 800dc5a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	430a      	orrs	r2, r1
 800dc68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc6e:	f003 0304 	and.w	r3, r3, #4
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d00a      	beq.n	800dc8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	685b      	ldr	r3, [r3, #4]
 800dc7c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	430a      	orrs	r2, r1
 800dc8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc90:	f003 0310 	and.w	r3, r3, #16
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d00a      	beq.n	800dcae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	689b      	ldr	r3, [r3, #8]
 800dc9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	430a      	orrs	r2, r1
 800dcac:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcb2:	f003 0320 	and.w	r3, r3, #32
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d00a      	beq.n	800dcd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	689b      	ldr	r3, [r3, #8]
 800dcc0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	430a      	orrs	r2, r1
 800dcce:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d01a      	beq.n	800dd12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	685b      	ldr	r3, [r3, #4]
 800dce2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	430a      	orrs	r2, r1
 800dcf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dcf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dcfa:	d10a      	bne.n	800dd12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	685b      	ldr	r3, [r3, #4]
 800dd02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	430a      	orrs	r2, r1
 800dd10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d00a      	beq.n	800dd34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	685b      	ldr	r3, [r3, #4]
 800dd24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	430a      	orrs	r2, r1
 800dd32:	605a      	str	r2, [r3, #4]
  }
}
 800dd34:	bf00      	nop
 800dd36:	370c      	adds	r7, #12
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr

0800dd40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b098      	sub	sp, #96	; 0x60
 800dd44:	af02      	add	r7, sp, #8
 800dd46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dd50:	f7f5 fcf0 	bl	8003734 <HAL_GetTick>
 800dd54:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	f003 0308 	and.w	r3, r3, #8
 800dd60:	2b08      	cmp	r3, #8
 800dd62:	d12f      	bne.n	800ddc4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dd64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dd68:	9300      	str	r3, [sp, #0]
 800dd6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f000 f88e 	bl	800de94 <UART_WaitOnFlagUntilTimeout>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d022      	beq.n	800ddc4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd86:	e853 3f00 	ldrex	r3, [r3]
 800dd8a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800dd8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dd92:	653b      	str	r3, [r7, #80]	; 0x50
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	461a      	mov	r2, r3
 800dd9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd9c:	647b      	str	r3, [r7, #68]	; 0x44
 800dd9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dda0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dda2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dda4:	e841 2300 	strex	r3, r2, [r1]
 800dda8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ddaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d1e6      	bne.n	800dd7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2220      	movs	r2, #32
 800ddb4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2200      	movs	r2, #0
 800ddbc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ddc0:	2303      	movs	r3, #3
 800ddc2:	e063      	b.n	800de8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	f003 0304 	and.w	r3, r3, #4
 800ddce:	2b04      	cmp	r3, #4
 800ddd0:	d149      	bne.n	800de66 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ddd2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ddd6:	9300      	str	r3, [sp, #0]
 800ddd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ddda:	2200      	movs	r2, #0
 800dddc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800dde0:	6878      	ldr	r0, [r7, #4]
 800dde2:	f000 f857 	bl	800de94 <UART_WaitOnFlagUntilTimeout>
 800dde6:	4603      	mov	r3, r0
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d03c      	beq.n	800de66 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddf4:	e853 3f00 	ldrex	r3, [r3]
 800ddf8:	623b      	str	r3, [r7, #32]
   return(result);
 800ddfa:	6a3b      	ldr	r3, [r7, #32]
 800ddfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800de00:	64fb      	str	r3, [r7, #76]	; 0x4c
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	461a      	mov	r2, r3
 800de08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800de0a:	633b      	str	r3, [r7, #48]	; 0x30
 800de0c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800de10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de12:	e841 2300 	strex	r3, r2, [r1]
 800de16:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800de18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d1e6      	bne.n	800ddec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	3308      	adds	r3, #8
 800de24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	e853 3f00 	ldrex	r3, [r3]
 800de2c:	60fb      	str	r3, [r7, #12]
   return(result);
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	f023 0301 	bic.w	r3, r3, #1
 800de34:	64bb      	str	r3, [r7, #72]	; 0x48
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	3308      	adds	r3, #8
 800de3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800de3e:	61fa      	str	r2, [r7, #28]
 800de40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de42:	69b9      	ldr	r1, [r7, #24]
 800de44:	69fa      	ldr	r2, [r7, #28]
 800de46:	e841 2300 	strex	r3, r2, [r1]
 800de4a:	617b      	str	r3, [r7, #20]
   return(result);
 800de4c:	697b      	ldr	r3, [r7, #20]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d1e5      	bne.n	800de1e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2220      	movs	r2, #32
 800de56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2200      	movs	r2, #0
 800de5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800de62:	2303      	movs	r3, #3
 800de64:	e012      	b.n	800de8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	2220      	movs	r2, #32
 800de6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	2220      	movs	r2, #32
 800de72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	2200      	movs	r2, #0
 800de7a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	2200      	movs	r2, #0
 800de80:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2200      	movs	r2, #0
 800de86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800de8a:	2300      	movs	r3, #0
}
 800de8c:	4618      	mov	r0, r3
 800de8e:	3758      	adds	r7, #88	; 0x58
 800de90:	46bd      	mov	sp, r7
 800de92:	bd80      	pop	{r7, pc}

0800de94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800de94:	b580      	push	{r7, lr}
 800de96:	b084      	sub	sp, #16
 800de98:	af00      	add	r7, sp, #0
 800de9a:	60f8      	str	r0, [r7, #12]
 800de9c:	60b9      	str	r1, [r7, #8]
 800de9e:	603b      	str	r3, [r7, #0]
 800dea0:	4613      	mov	r3, r2
 800dea2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dea4:	e049      	b.n	800df3a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dea6:	69bb      	ldr	r3, [r7, #24]
 800dea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800deac:	d045      	beq.n	800df3a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800deae:	f7f5 fc41 	bl	8003734 <HAL_GetTick>
 800deb2:	4602      	mov	r2, r0
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	1ad3      	subs	r3, r2, r3
 800deb8:	69ba      	ldr	r2, [r7, #24]
 800deba:	429a      	cmp	r2, r3
 800debc:	d302      	bcc.n	800dec4 <UART_WaitOnFlagUntilTimeout+0x30>
 800debe:	69bb      	ldr	r3, [r7, #24]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d101      	bne.n	800dec8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dec4:	2303      	movs	r3, #3
 800dec6:	e048      	b.n	800df5a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	f003 0304 	and.w	r3, r3, #4
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d031      	beq.n	800df3a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	69db      	ldr	r3, [r3, #28]
 800dedc:	f003 0308 	and.w	r3, r3, #8
 800dee0:	2b08      	cmp	r3, #8
 800dee2:	d110      	bne.n	800df06 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	2208      	movs	r2, #8
 800deea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800deec:	68f8      	ldr	r0, [r7, #12]
 800deee:	f000 f838 	bl	800df62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	2208      	movs	r2, #8
 800def6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	2200      	movs	r2, #0
 800defe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800df02:	2301      	movs	r3, #1
 800df04:	e029      	b.n	800df5a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	69db      	ldr	r3, [r3, #28]
 800df0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800df10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df14:	d111      	bne.n	800df3a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800df1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800df20:	68f8      	ldr	r0, [r7, #12]
 800df22:	f000 f81e 	bl	800df62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2220      	movs	r2, #32
 800df2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	2200      	movs	r2, #0
 800df32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800df36:	2303      	movs	r3, #3
 800df38:	e00f      	b.n	800df5a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	69da      	ldr	r2, [r3, #28]
 800df40:	68bb      	ldr	r3, [r7, #8]
 800df42:	4013      	ands	r3, r2
 800df44:	68ba      	ldr	r2, [r7, #8]
 800df46:	429a      	cmp	r2, r3
 800df48:	bf0c      	ite	eq
 800df4a:	2301      	moveq	r3, #1
 800df4c:	2300      	movne	r3, #0
 800df4e:	b2db      	uxtb	r3, r3
 800df50:	461a      	mov	r2, r3
 800df52:	79fb      	ldrb	r3, [r7, #7]
 800df54:	429a      	cmp	r2, r3
 800df56:	d0a6      	beq.n	800dea6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800df58:	2300      	movs	r3, #0
}
 800df5a:	4618      	mov	r0, r3
 800df5c:	3710      	adds	r7, #16
 800df5e:	46bd      	mov	sp, r7
 800df60:	bd80      	pop	{r7, pc}

0800df62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800df62:	b480      	push	{r7}
 800df64:	b095      	sub	sp, #84	; 0x54
 800df66:	af00      	add	r7, sp, #0
 800df68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df72:	e853 3f00 	ldrex	r3, [r3]
 800df76:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800df78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800df7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	461a      	mov	r2, r3
 800df86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df88:	643b      	str	r3, [r7, #64]	; 0x40
 800df8a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df8c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800df8e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800df90:	e841 2300 	strex	r3, r2, [r1]
 800df94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800df96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d1e6      	bne.n	800df6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	3308      	adds	r3, #8
 800dfa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfa4:	6a3b      	ldr	r3, [r7, #32]
 800dfa6:	e853 3f00 	ldrex	r3, [r3]
 800dfaa:	61fb      	str	r3, [r7, #28]
   return(result);
 800dfac:	69fb      	ldr	r3, [r7, #28]
 800dfae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dfb2:	f023 0301 	bic.w	r3, r3, #1
 800dfb6:	64bb      	str	r3, [r7, #72]	; 0x48
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	3308      	adds	r3, #8
 800dfbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dfc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dfc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800dfc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dfc8:	e841 2300 	strex	r3, r2, [r1]
 800dfcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800dfce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d1e3      	bne.n	800df9c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dfd8:	2b01      	cmp	r3, #1
 800dfda:	d118      	bne.n	800e00e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	e853 3f00 	ldrex	r3, [r3]
 800dfe8:	60bb      	str	r3, [r7, #8]
   return(result);
 800dfea:	68bb      	ldr	r3, [r7, #8]
 800dfec:	f023 0310 	bic.w	r3, r3, #16
 800dff0:	647b      	str	r3, [r7, #68]	; 0x44
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	461a      	mov	r2, r3
 800dff8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dffa:	61bb      	str	r3, [r7, #24]
 800dffc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dffe:	6979      	ldr	r1, [r7, #20]
 800e000:	69ba      	ldr	r2, [r7, #24]
 800e002:	e841 2300 	strex	r3, r2, [r1]
 800e006:	613b      	str	r3, [r7, #16]
   return(result);
 800e008:	693b      	ldr	r3, [r7, #16]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d1e6      	bne.n	800dfdc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	2220      	movs	r2, #32
 800e012:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	2200      	movs	r2, #0
 800e01a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2200      	movs	r2, #0
 800e020:	675a      	str	r2, [r3, #116]	; 0x74
}
 800e022:	bf00      	nop
 800e024:	3754      	adds	r7, #84	; 0x54
 800e026:	46bd      	mov	sp, r7
 800e028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02c:	4770      	bx	lr

0800e02e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e02e:	b480      	push	{r7}
 800e030:	b085      	sub	sp, #20
 800e032:	af00      	add	r7, sp, #0
 800e034:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d101      	bne.n	800e044 <HAL_UARTEx_DisableFifoMode+0x16>
 800e040:	2302      	movs	r3, #2
 800e042:	e027      	b.n	800e094 <HAL_UARTEx_DisableFifoMode+0x66>
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2201      	movs	r2, #1
 800e048:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2224      	movs	r2, #36	; 0x24
 800e050:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	681a      	ldr	r2, [r3, #0]
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	f022 0201 	bic.w	r2, r2, #1
 800e06a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800e072:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	2200      	movs	r2, #0
 800e078:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	68fa      	ldr	r2, [r7, #12]
 800e080:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	2220      	movs	r2, #32
 800e086:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	2200      	movs	r2, #0
 800e08e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e092:	2300      	movs	r3, #0
}
 800e094:	4618      	mov	r0, r3
 800e096:	3714      	adds	r7, #20
 800e098:	46bd      	mov	sp, r7
 800e09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09e:	4770      	bx	lr

0800e0a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	b084      	sub	sp, #16
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e0b0:	2b01      	cmp	r3, #1
 800e0b2:	d101      	bne.n	800e0b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e0b4:	2302      	movs	r3, #2
 800e0b6:	e02d      	b.n	800e114 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2201      	movs	r2, #1
 800e0bc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2224      	movs	r2, #36	; 0x24
 800e0c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	681a      	ldr	r2, [r3, #0]
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	f022 0201 	bic.w	r2, r2, #1
 800e0de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	689b      	ldr	r3, [r3, #8]
 800e0e6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	683a      	ldr	r2, [r7, #0]
 800e0f0:	430a      	orrs	r2, r1
 800e0f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e0f4:	6878      	ldr	r0, [r7, #4]
 800e0f6:	f000 f84f 	bl	800e198 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	68fa      	ldr	r2, [r7, #12]
 800e100:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	2220      	movs	r2, #32
 800e106:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2200      	movs	r2, #0
 800e10e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e112:	2300      	movs	r3, #0
}
 800e114:	4618      	mov	r0, r3
 800e116:	3710      	adds	r7, #16
 800e118:	46bd      	mov	sp, r7
 800e11a:	bd80      	pop	{r7, pc}

0800e11c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b084      	sub	sp, #16
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
 800e124:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e12c:	2b01      	cmp	r3, #1
 800e12e:	d101      	bne.n	800e134 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e130:	2302      	movs	r3, #2
 800e132:	e02d      	b.n	800e190 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2201      	movs	r2, #1
 800e138:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2224      	movs	r2, #36	; 0x24
 800e140:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	681a      	ldr	r2, [r3, #0]
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	f022 0201 	bic.w	r2, r2, #1
 800e15a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	689b      	ldr	r3, [r3, #8]
 800e162:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	683a      	ldr	r2, [r7, #0]
 800e16c:	430a      	orrs	r2, r1
 800e16e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e170:	6878      	ldr	r0, [r7, #4]
 800e172:	f000 f811 	bl	800e198 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	68fa      	ldr	r2, [r7, #12]
 800e17c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	2220      	movs	r2, #32
 800e182:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	2200      	movs	r2, #0
 800e18a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e18e:	2300      	movs	r3, #0
}
 800e190:	4618      	mov	r0, r3
 800e192:	3710      	adds	r7, #16
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}

0800e198 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e198:	b480      	push	{r7}
 800e19a:	b085      	sub	sp, #20
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d108      	bne.n	800e1ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	2201      	movs	r2, #1
 800e1ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	2201      	movs	r2, #1
 800e1b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e1b8:	e031      	b.n	800e21e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e1ba:	2308      	movs	r3, #8
 800e1bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e1be:	2308      	movs	r3, #8
 800e1c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	689b      	ldr	r3, [r3, #8]
 800e1c8:	0e5b      	lsrs	r3, r3, #25
 800e1ca:	b2db      	uxtb	r3, r3
 800e1cc:	f003 0307 	and.w	r3, r3, #7
 800e1d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	689b      	ldr	r3, [r3, #8]
 800e1d8:	0f5b      	lsrs	r3, r3, #29
 800e1da:	b2db      	uxtb	r3, r3
 800e1dc:	f003 0307 	and.w	r3, r3, #7
 800e1e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e1e2:	7bbb      	ldrb	r3, [r7, #14]
 800e1e4:	7b3a      	ldrb	r2, [r7, #12]
 800e1e6:	4911      	ldr	r1, [pc, #68]	; (800e22c <UARTEx_SetNbDataToProcess+0x94>)
 800e1e8:	5c8a      	ldrb	r2, [r1, r2]
 800e1ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e1ee:	7b3a      	ldrb	r2, [r7, #12]
 800e1f0:	490f      	ldr	r1, [pc, #60]	; (800e230 <UARTEx_SetNbDataToProcess+0x98>)
 800e1f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e1f4:	fb93 f3f2 	sdiv	r3, r3, r2
 800e1f8:	b29a      	uxth	r2, r3
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e200:	7bfb      	ldrb	r3, [r7, #15]
 800e202:	7b7a      	ldrb	r2, [r7, #13]
 800e204:	4909      	ldr	r1, [pc, #36]	; (800e22c <UARTEx_SetNbDataToProcess+0x94>)
 800e206:	5c8a      	ldrb	r2, [r1, r2]
 800e208:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e20c:	7b7a      	ldrb	r2, [r7, #13]
 800e20e:	4908      	ldr	r1, [pc, #32]	; (800e230 <UARTEx_SetNbDataToProcess+0x98>)
 800e210:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e212:	fb93 f3f2 	sdiv	r3, r3, r2
 800e216:	b29a      	uxth	r2, r3
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800e21e:	bf00      	nop
 800e220:	3714      	adds	r7, #20
 800e222:	46bd      	mov	sp, r7
 800e224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e228:	4770      	bx	lr
 800e22a:	bf00      	nop
 800e22c:	0800e3d4 	.word	0x0800e3d4
 800e230:	0800e3dc 	.word	0x0800e3dc

0800e234 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800e234:	b480      	push	{r7}
 800e236:	b083      	sub	sp, #12
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
 800e23c:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	f043 0202 	orr.w	r2, r3, #2
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	685a      	ldr	r2, [r3, #4]
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	021b      	lsls	r3, r3, #8
 800e254:	431a      	orrs	r2, r3
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	f023 0202 	bic.w	r2, r3, #2
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	601a      	str	r2, [r3, #0]
}
 800e266:	bf00      	nop
 800e268:	370c      	adds	r7, #12
 800e26a:	46bd      	mov	sp, r7
 800e26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e270:	4770      	bx	lr

0800e272 <memset>:
 800e272:	4402      	add	r2, r0
 800e274:	4603      	mov	r3, r0
 800e276:	4293      	cmp	r3, r2
 800e278:	d100      	bne.n	800e27c <memset+0xa>
 800e27a:	4770      	bx	lr
 800e27c:	f803 1b01 	strb.w	r1, [r3], #1
 800e280:	e7f9      	b.n	800e276 <memset+0x4>
	...

0800e284 <__libc_init_array>:
 800e284:	b570      	push	{r4, r5, r6, lr}
 800e286:	4d0d      	ldr	r5, [pc, #52]	; (800e2bc <__libc_init_array+0x38>)
 800e288:	2600      	movs	r6, #0
 800e28a:	4c0d      	ldr	r4, [pc, #52]	; (800e2c0 <__libc_init_array+0x3c>)
 800e28c:	1b64      	subs	r4, r4, r5
 800e28e:	10a4      	asrs	r4, r4, #2
 800e290:	42a6      	cmp	r6, r4
 800e292:	d109      	bne.n	800e2a8 <__libc_init_array+0x24>
 800e294:	4d0b      	ldr	r5, [pc, #44]	; (800e2c4 <__libc_init_array+0x40>)
 800e296:	2600      	movs	r6, #0
 800e298:	4c0b      	ldr	r4, [pc, #44]	; (800e2c8 <__libc_init_array+0x44>)
 800e29a:	f000 f817 	bl	800e2cc <_init>
 800e29e:	1b64      	subs	r4, r4, r5
 800e2a0:	10a4      	asrs	r4, r4, #2
 800e2a2:	42a6      	cmp	r6, r4
 800e2a4:	d105      	bne.n	800e2b2 <__libc_init_array+0x2e>
 800e2a6:	bd70      	pop	{r4, r5, r6, pc}
 800e2a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2ac:	3601      	adds	r6, #1
 800e2ae:	4798      	blx	r3
 800e2b0:	e7ee      	b.n	800e290 <__libc_init_array+0xc>
 800e2b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2b6:	3601      	adds	r6, #1
 800e2b8:	4798      	blx	r3
 800e2ba:	e7f2      	b.n	800e2a2 <__libc_init_array+0x1e>
 800e2bc:	0800e3ec 	.word	0x0800e3ec
 800e2c0:	0800e3ec 	.word	0x0800e3ec
 800e2c4:	0800e3ec 	.word	0x0800e3ec
 800e2c8:	0800e3f0 	.word	0x0800e3f0

0800e2cc <_init>:
 800e2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2ce:	bf00      	nop
 800e2d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2d2:	bc08      	pop	{r3}
 800e2d4:	469e      	mov	lr, r3
 800e2d6:	4770      	bx	lr

0800e2d8 <_fini>:
 800e2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2da:	bf00      	nop
 800e2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2de:	bc08      	pop	{r3}
 800e2e0:	469e      	mov	lr, r3
 800e2e2:	4770      	bx	lr
