============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/1.career/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     tamochi
   Run Date =   Mon Nov 24 18:52:06 2025

   Run on =     TAMOWIN
============================================================
RUN-1002 : start command "open_project ES8388.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_0.v(80)
HDL-1007 : analyze verilog file ../../../RTL/audio_receive.v
HDL-1007 : analyze verilog file ../../../RTL/audio_send.v
HDL-1007 : analyze verilog file ../../../RTL/audio_speak.v
HDL-1007 : undeclared symbol 'chipwatcherclk', assumed default net type 'wire' in ../../../RTL/audio_speak.v(83)
HDL-1007 : analyze verilog file ../../../RTL/es8388_config.v
HDL-1007 : analyze verilog file ../../../RTL/es8388_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_reg_cfg.v
HDL-1007 : analyze verilog file ../../../RTL/audio_eq.v
HDL-1007 : analyze verilog file ../../../RTL/robot_voice_effect.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ES8388_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model audio_speak
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll_clk/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net aud_mclk_dup_1 is clkc1 of pll u_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_pll_clk/pll_inst.
SYN-4024 : Net "aud_bclk_dup_1" drives clk pins.
SYN-4024 : Net "u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk" drives clk pins.
SYN-4025 : Tag rtl::Net aud_bclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net aud_mclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk as clock net
SYN-4025 : Tag rtl::Net u_pll_clk/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net aud_bclk_dup_1 to drive 215 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk to drive 64 clock pins.
PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 874 instances
RUN-0007 : 419 luts, 274 seqs, 89 mslices, 57 lslices, 26 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1235 nets
RUN-1001 : 789 nets have 2 pins
RUN-1001 : 340 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     78      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     196     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 872 instances, 419 luts, 274 seqs, 146 slices, 21 macros(146 instances: 89 mslices 57 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 337784
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 872.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 231851, overlap = 4.5
PHY-3002 : Step(2): len = 191418, overlap = 4.5
PHY-3002 : Step(3): len = 115390, overlap = 4.5
PHY-3002 : Step(4): len = 103534, overlap = 4.5
PHY-3002 : Step(5): len = 84576.4, overlap = 4.5
PHY-3002 : Step(6): len = 78387.1, overlap = 4.5
PHY-3002 : Step(7): len = 64121.5, overlap = 2.25
PHY-3002 : Step(8): len = 62492.5, overlap = 4.5
PHY-3002 : Step(9): len = 57385.4, overlap = 4.5
PHY-3002 : Step(10): len = 53149, overlap = 4.96875
PHY-3002 : Step(11): len = 47535.5, overlap = 4.5
PHY-3002 : Step(12): len = 41131.4, overlap = 2.25
PHY-3002 : Step(13): len = 37834.9, overlap = 2.25
PHY-3002 : Step(14): len = 36774, overlap = 5.1875
PHY-3002 : Step(15): len = 34226.1, overlap = 4.46875
PHY-3002 : Step(16): len = 33875.6, overlap = 4.375
PHY-3002 : Step(17): len = 32641, overlap = 6.59375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432937
PHY-3002 : Step(18): len = 32320.9, overlap = 4.34375
PHY-3002 : Step(19): len = 32037.9, overlap = 5.65625
PHY-3002 : Step(20): len = 31839.4, overlap = 8.1875
PHY-3002 : Step(21): len = 31224.1, overlap = 5.21875
PHY-3002 : Step(22): len = 30787.5, overlap = 5.21875
PHY-3002 : Step(23): len = 30679.8, overlap = 5.21875
PHY-3002 : Step(24): len = 30614.3, overlap = 5.21875
PHY-3002 : Step(25): len = 30527.6, overlap = 7.3125
PHY-3002 : Step(26): len = 30171.2, overlap = 6.03125
PHY-3002 : Step(27): len = 29656.8, overlap = 3.59375
PHY-3002 : Step(28): len = 28690.6, overlap = 3.3125
PHY-3002 : Step(29): len = 27876.2, overlap = 3.3125
PHY-3002 : Step(30): len = 27852.5, overlap = 3.3125
PHY-3002 : Step(31): len = 27735.7, overlap = 3.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004177s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (374.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(32): len = 27247.1, overlap = 19.3125
PHY-3002 : Step(33): len = 26994.3, overlap = 18.625
PHY-3002 : Step(34): len = 26732.9, overlap = 18.5
PHY-3002 : Step(35): len = 25679.9, overlap = 21.5
PHY-3002 : Step(36): len = 24643.4, overlap = 23.4062
PHY-3002 : Step(37): len = 24570.4, overlap = 24.0312
PHY-3002 : Step(38): len = 23561.5, overlap = 25.4062
PHY-3002 : Step(39): len = 23059.9, overlap = 25.5625
PHY-3002 : Step(40): len = 22896.2, overlap = 26.9062
PHY-3002 : Step(41): len = 22267.3, overlap = 31.8438
PHY-3002 : Step(42): len = 20946.6, overlap = 36.4688
PHY-3002 : Step(43): len = 20924.7, overlap = 39.0312
PHY-3002 : Step(44): len = 20728.2, overlap = 39.5
PHY-3002 : Step(45): len = 20064.5, overlap = 42.4688
PHY-3002 : Step(46): len = 20073, overlap = 42.6562
PHY-3002 : Step(47): len = 19741.1, overlap = 44.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31947e-05
PHY-3002 : Step(48): len = 20505.3, overlap = 40.0625
PHY-3002 : Step(49): len = 20767.4, overlap = 40.2188
PHY-3002 : Step(50): len = 20782.9, overlap = 36.1562
PHY-3002 : Step(51): len = 20911.5, overlap = 36.0625
PHY-3002 : Step(52): len = 20481.8, overlap = 36.6562
PHY-3002 : Step(53): len = 20523.7, overlap = 35.9688
PHY-3002 : Step(54): len = 20406.1, overlap = 33.8438
PHY-3002 : Step(55): len = 20581.1, overlap = 33.625
PHY-3002 : Step(56): len = 20211.4, overlap = 32.375
PHY-3002 : Step(57): len = 20412.3, overlap = 32.375
PHY-3002 : Step(58): len = 20746.9, overlap = 32.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106389
PHY-3002 : Step(59): len = 20339.2, overlap = 31.125
PHY-3002 : Step(60): len = 20114.5, overlap = 31.2188
PHY-3002 : Step(61): len = 20201, overlap = 30.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000212779
PHY-3002 : Step(62): len = 20463.1, overlap = 30.875
PHY-3002 : Step(63): len = 20613.3, overlap = 31.2812
PHY-3002 : Step(64): len = 20598.6, overlap = 31.2812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70353e-05
PHY-3002 : Step(65): len = 21328.5, overlap = 58.7188
PHY-3002 : Step(66): len = 21544.1, overlap = 58.4688
PHY-3002 : Step(67): len = 21734.2, overlap = 58.6562
PHY-3002 : Step(68): len = 21872.9, overlap = 58.5312
PHY-3002 : Step(69): len = 21491.8, overlap = 54.25
PHY-3002 : Step(70): len = 21470.9, overlap = 54.7188
PHY-3002 : Step(71): len = 21575.8, overlap = 52.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.40705e-05
PHY-3002 : Step(72): len = 21916, overlap = 52.5
PHY-3002 : Step(73): len = 22277.1, overlap = 52.4688
PHY-3002 : Step(74): len = 22373.6, overlap = 49.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.81411e-05
PHY-3002 : Step(75): len = 23619.8, overlap = 42.1562
PHY-3002 : Step(76): len = 23837.5, overlap = 41.8125
PHY-3002 : Step(77): len = 23375.7, overlap = 37.1562
PHY-3002 : Step(78): len = 23499.9, overlap = 35.6875
PHY-3002 : Step(79): len = 24072.8, overlap = 33
PHY-3002 : Step(80): len = 24219.5, overlap = 32.875
PHY-3002 : Step(81): len = 23520.6, overlap = 33.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000136282
PHY-3002 : Step(82): len = 24320, overlap = 33.0312
PHY-3002 : Step(83): len = 24533.4, overlap = 32.6562
PHY-3002 : Step(84): len = 24532.1, overlap = 31.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000272564
PHY-3002 : Step(85): len = 25397.3, overlap = 31.0625
PHY-3002 : Step(86): len = 25397.3, overlap = 31.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000545129
PHY-3002 : Step(87): len = 25822, overlap = 30.375
PHY-3002 : Step(88): len = 25927.9, overlap = 29.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 62.91 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1235.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27832, over cnt = 133(0%), over = 690, worst = 24
PHY-1001 : End global iterations;  0.048216s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.2%)

PHY-1001 : Congestion index: top1 = 36.36, top5 = 17.17, top10 = 9.49, top15 = 6.34.
PHY-1001 : End incremental global routing;  0.095062s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4678, tnet num: 1233, tinst num: 872, tnode num: 5764, tedge num: 8731.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.155767s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.264138s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (94.6%)

OPT-1001 : Current memory(MB): used = 167, reserve = 138, peak = 167.
OPT-1001 : End physical optimization;  0.272043s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (189.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 419 LUT to BLE ...
SYN-4008 : Packed 419 LUT and 170 SEQ to BLE.
SYN-4003 : Packing 104 remaining SEQ's ...
SYN-4005 : Packed 65 SEQ with LUT/SLICE
SYN-4006 : 191 single LUT's are left
SYN-4006 : 39 single SEQ's are left
SYN-4011 : Packing model "audio_speak" (AL_USER_NORMAL) with 458/639 primitive instances ...
PHY-3001 : End packing;  0.021655s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.2%)

PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 427 instances
RUN-1001 : 196 mslices, 196 lslices, 26 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1093 nets
RUN-1001 : 662 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 425 instances, 392 slices, 21 macros(146 instances: 89 mslices 57 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 26712, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21666e-05
PHY-3002 : Step(89): len = 25124.8, overlap = 37
PHY-3002 : Step(90): len = 24942.1, overlap = 37.25
PHY-3002 : Step(91): len = 24689.7, overlap = 41.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43333e-05
PHY-3002 : Step(92): len = 25853.2, overlap = 36.5
PHY-3002 : Step(93): len = 26125, overlap = 36.25
PHY-3002 : Step(94): len = 25772.4, overlap = 33
PHY-3002 : Step(95): len = 25706.7, overlap = 31
PHY-3002 : Step(96): len = 25672.4, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128667
PHY-3002 : Step(97): len = 26787.2, overlap = 31
PHY-3002 : Step(98): len = 27136, overlap = 29.75
PHY-3002 : Step(99): len = 27395.3, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000257333
PHY-3002 : Step(100): len = 28070.6, overlap = 29
PHY-3002 : Step(101): len = 28352.5, overlap = 28.5
PHY-3002 : Step(102): len = 28601.5, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056524s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (276.4%)

PHY-3001 : Trial Legalized: Len = 37273
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00532324
PHY-3002 : Step(103): len = 35311.9, overlap = 0.5
PHY-3002 : Step(104): len = 33571.8, overlap = 4.5
PHY-3002 : Step(105): len = 32437.6, overlap = 7.25
PHY-3002 : Step(106): len = 32138.3, overlap = 8.25
PHY-3002 : Step(107): len = 31750.5, overlap = 9.5
PHY-3002 : Step(108): len = 31172.2, overlap = 11
PHY-3002 : Step(109): len = 30926, overlap = 10.25
PHY-3002 : Step(110): len = 30706.9, overlap = 10.75
PHY-3002 : Step(111): len = 30412.2, overlap = 11
PHY-3002 : Step(112): len = 30253.2, overlap = 11.5
PHY-3002 : Step(113): len = 30051.9, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004218s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 33361, Over = 0
PHY-3001 : End spreading;  0.002962s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (527.4%)

PHY-3001 : Final: Len = 33361, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 69/1093.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38320, over cnt = 151(0%), over = 257, worst = 6
PHY-1002 : len = 39488, over cnt = 67(0%), over = 92, worst = 4
PHY-1002 : len = 40800, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 40888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.092605s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (151.9%)

PHY-1001 : Congestion index: top1 = 31.79, top5 = 20.99, top10 = 13.06, top15 = 9.02.
PHY-1001 : End incremental global routing;  0.145356s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (129.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4131, tnet num: 1091, tinst num: 425, tnode num: 4902, tedge num: 8170.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.139600s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.298346s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (115.2%)

OPT-1001 : Current memory(MB): used = 171, reserve = 141, peak = 171.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 950/1093.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002536s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.79, top5 = 20.99, top10 = 13.06, top15 = 9.02.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001549s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.358164s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (113.4%)

RUN-1003 : finish command "place" in  3.019907s wall, 4.218750s user + 4.015625s system = 8.234375s CPU (272.7%)

RUN-1004 : used memory is 155 MB, reserved memory is 125 MB, peak memory is 173 MB
RUN-1002 : start command "export_db ES8388_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 427 instances
RUN-1001 : 196 mslices, 196 lslices, 26 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1093 nets
RUN-1001 : 662 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4131, tnet num: 1091, tinst num: 425, tnode num: 4902, tedge num: 8170.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 196 mslices, 196 lslices, 26 pads, 0 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1091 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 358 clock pins, and constraint 768 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37800, over cnt = 154(0%), over = 250, worst = 5
PHY-1002 : len = 39208, over cnt = 63(0%), over = 91, worst = 4
PHY-1002 : len = 40408, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 40488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090155s wall, 0.078125s user + 0.109375s system = 0.187500s CPU (208.0%)

PHY-1001 : Congestion index: top1 = 30.91, top5 = 20.71, top10 = 12.91, top15 = 8.90.
PHY-1001 : End global routing;  0.139512s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (179.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 200, reserve = 171, peak = 213.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance aud_dacdat_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net aud_bclk_syn_4 will be merged with clock aud_bclk_dup_1
PHY-1001 : net aud_mclk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_syn_4 will be merged with clock u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk
PHY-1001 : clock net u_pll_clk/clk0_out will be merged with clock u_pll_clk/clk0_buf
PHY-1001 : Current memory(MB): used = 465, reserve = 440, peak = 465.
PHY-1001 : End build detailed router design. 2.624422s wall, 2.593750s user + 0.031250s system = 2.625000s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 14544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.969259s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 497, reserve = 474, peak = 497.
PHY-1001 : End phase 1; 0.971824s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 146760, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 497, reserve = 474, peak = 497.
PHY-1001 : End initial routed; 0.832466s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (120.1%)

PHY-1001 : Current memory(MB): used = 497, reserve = 474, peak = 497.
PHY-1001 : End phase 2; 0.832521s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (120.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 146504, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.023588s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 146544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.018623s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 10 feed throughs used by 10 nets
PHY-1001 : End commit to database; 0.093310s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 509, reserve = 485, peak = 509.
PHY-1001 : End phase 3; 0.231580s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.2%)

PHY-1003 : Routed, final wirelength = 146544
PHY-1001 : Current memory(MB): used = 509, reserve = 485, peak = 509.
PHY-1001 : End export database. 0.005253s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (297.5%)

PHY-1001 : End detail routing;  4.833066s wall, 4.859375s user + 0.140625s system = 5.000000s CPU (103.5%)

RUN-1003 : finish command "route" in  5.192741s wall, 5.203125s user + 0.265625s system = 5.468750s CPU (105.3%)

RUN-1004 : used memory is 446 MB, reserved memory is 422 MB, peak memory is 509 MB
RUN-1002 : start command "report_area -io_info -file ES8388_phy.area"
RUN-1001 : standard
***Report Model: audio_speak Device: EG4S20BG256***

IO Statistics
#IO                        27
  #input                   13
  #output                  13
  #inout                    1

Utilization Statistics
#lut                      731   out of  19600    3.73%
#reg                      289   out of  19600    1.47%
#le                       770
  #lut only               481   out of    770   62.47%
  #reg only                39   out of    770    5.06%
  #lut&reg                250   out of    770   32.47%
#dsp                        2   out of     29    6.90%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       26   out of    188   13.83%
  #ireg                     4
  #oreg                     3
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                           Type               DriverType         Driver                                                            Fanout
#1        aud_bclk_dup_1                                     GCLK               io                 aud_bclk_syn_2.di                                                 119
#2        u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk    GCLK               mslice             u_es8388_ctrl/u_es8388_config/u_i2c_dri/clk_cnt_b[3]_syn_17.q0    48
#3        sys_clk_dup_1                                      GCLK               io                 sys_clk_syn_2.di                                                  13
#4        aud_mclk_dup_1                                     GCLK               pll                u_pll_clk/pll_inst.clkc1                                          0
#5        u_pll_clk/clk0_buf                                 GCLK               pll                u_pll_clk/pll_inst.clkc0                                          0


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
     aud_adcdat         INPUT        R14        LVCMOS25          N/A          PULLUP       IREG     
      aud_bclk          INPUT         M6        LVCMOS25          N/A          PULLUP       NONE     
      aud_lrc           INPUT         M7        LVCMOS25          N/A          PULLUP       IREG     
    sw_bass_down        INPUT        A10        LVCMOS25          N/A          PULLUP       NONE     
     sw_bass_up         INPUT        B10        LVCMOS25          N/A          PULLUP       NONE     
  sw_robot_enable       INPUT         A9        LVCMOS25          N/A          PULLUP       NONE     
   sw_treble_down       INPUT        A11        LVCMOS25          N/A          PULLUP       NONE     
    sw_treble_up        INPUT        A12        LVCMOS25          N/A          PULLUP       NONE     
    switch_mute         INPUT        A14        LVCMOS25          N/A          PULLUP       NONE     
      sys_clk           INPUT         R7        LVCMOS25          N/A          PULLUP       NONE     
     volume[1]          INPUT        A13        LVCMOS25          N/A          PULLUP       IREG     
     volume[0]          INPUT        B12        LVCMOS25          N/A          PULLUP       IREG     
     aud_dacdat        OUTPUT         P6        LVCMOS25           8            NONE        OREG     
      aud_mclk         OUTPUT         N5        LVCMOS25           8            NONE        NONE     
      aud_scl          OUTPUT        R12        LVCMOS25           8            NONE        OREG     
       ilaclk          OUTPUT         T5        LVCMOS25           8            NONE        NONE     
        led            OUTPUT        H16        LVCMOS25           8            N/A         NONE     
   led_bass_down       OUTPUT        B15        LVCMOS25           8            NONE        NONE     
    led_bass_up        OUTPUT        B16        LVCMOS25           8            NONE        NONE     
      led_mute         OUTPUT        F16        LVCMOS25           8            NONE        NONE     
  led_robot_enable     OUTPUT        B14        LVCMOS25           8            NONE        NONE     
  led_treble_down      OUTPUT        C15        LVCMOS25           8            NONE        NONE     
   led_treble_up       OUTPUT        C16        LVCMOS25           8            NONE        NONE     
     led_vol[1]        OUTPUT        E16        LVCMOS25           8            NONE        NONE     
     led_vol[0]        OUTPUT        E13        LVCMOS25           8            NONE        NONE     
      aud_sda           INOUT         R9        LVCMOS25           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |audio_speak        |770    |585     |146     |297     |0       |2       |
|  u_audio_eq           |audio_eq           |240    |144     |74      |73      |0       |0       |
|  u_es8388_ctrl        |es8388_ctrl        |347    |301     |32      |150     |0       |0       |
|    u_audio_receive    |audio_receive      |92     |66      |12      |53      |0       |0       |
|    u_audio_send       |audio_send         |47     |47      |0       |27      |0       |0       |
|    u_es8388_config    |es8388_config      |208    |188     |20      |70      |0       |0       |
|      u_i2c_dri        |i2c_dri            |127    |117     |10      |42      |0       |0       |
|      u_i2c_reg_cfg    |i2c_reg_cfg        |81     |71      |10      |28      |0       |0       |
|  u_pll_clk            |clk_wiz_0          |1      |1       |0       |0       |0       |0       |
|  u_robot_voice_effect |robot_voice_effect |172    |134     |35      |58      |0       |2       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       634   
    #2          2       215   
    #3          3        88   
    #4          4        21   
    #5        5-10       58   
    #6        11-50      43   
    #7       101-500     1    
  Average     2.67            

RUN-1002 : start command "export_db ES8388_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ES8388_inst.bid"
RUN-1002 : start command "bitgen -bit ES8388.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 162 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 587
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1093, pip num: 9733
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 10
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1380 valid insts, and 28033 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file ES8388.bit.
RUN-1003 : finish command "bitgen -bit ES8388.bit -unused_io_status pulldown" in  1.301598s wall, 12.328125s user + 0.187500s system = 12.515625s CPU (961.6%)

RUN-1004 : used memory is 447 MB, reserved memory is 426 MB, peak memory is 644 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20251124_185206.log"
