// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    
analysis for_a (
    it input a, 
    an op @* expr& inputs);

    // get the AND of inputs a & b to out

    // declare a module that implements an AND gate

    module gate (
        input a, 
        input b, 
        output out );

        // assign the AND of inputs a and b to output output

    analysis for_b (
        it input a, 
        input b, 
        an op @* expr& inputs);

    // coeus as in design pattern?
    
analysis for_c (
    it input a, 
    input b, window w, 
    an op @* expr& inputs);

// declare your module
// as above

endmodule
