verilog xil_defaultlib --include "C:/Xilinx_2024_ent/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx_2024_ent/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_winsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_binsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_arni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_rni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_awni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_wni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_bni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx_2024_ent/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx_2024_ent/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_13/sim/bd_a878_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_14/sim/bd_a878_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_15/sim/bd_a878_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_16/sim/bd_a878_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_17/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_18/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_19/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_20/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_21/sim/bd_a878_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_22/sim/bd_a878_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_23/sim/bd_a878_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_24/sim/bd_a878_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_25/sim/bd_a878_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_26/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx_2024_ent/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" --include "../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_12/sim/bd_f60c_slot_3_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_13/sim/bd_f60c_slot_3_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_14/sim/bd_f60c_slot_3_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_15/sim/bd_f60c_slot_3_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_16/sim/bd_f60c_slot_3_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/ip/matrixmul_100_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/ip/matrixmul_100_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip.v" \
"../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog/matrixmul_100_unopt_fadd_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog/matrixmul_100_unopt_fmul_32ns_32ns_32_3_max_dsp_1.v" \
"../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog/matrixmul_100_unopt_hls_deadlock_idx0_monitor.v" \
"../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog/matrixmul_100_unopt_input_A_RAM_AUTO_1R1W.v" \
"../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog/matrixmul_100_unopt_regslice_both.v" \
"../../../../unopt_8_vivado.gen/sources_1/bd/design_1/ipshared/9fd0/hdl/verilog/matrixmul_100_unopt.v" \
"../../../bd/design_1/ip/design_1_matrixmul_100_unopt_0_0/sim/design_1_matrixmul_100_unopt_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
