Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 14:46:08 2024
| Host         : eecs-digital-10 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 my_windowed_fft/window_multiply/arbr__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_windowed_fft/fft_input_window_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 8.175ns (87.256%)  route 1.194ns (12.744%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=12566, estimated)    1.661     5.169    my_windowed_fft/window_multiply/clk_100mhz_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  my_windowed_fft/window_multiply/arbr__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.375 r  my_windowed_fft/window_multiply/arbr__1/PCOUT[47]
                         net (fo=1, estimated)        0.000     9.375    my_windowed_fft/window_multiply/arbr__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.893 r  my_windowed_fft/window_multiply/arbr__2/P[0]
                         net (fo=2, estimated)        0.892    11.785    my_windowed_fft/window_multiply/arbr__2_n_105
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.909 r  my_windowed_fft/window_multiply/arbr_carry_i_3/O
                         net (fo=1, routed)           0.000    11.909    my_windowed_fft/window_multiply/arbr_carry_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.459 r  my_windowed_fft/window_multiply/arbr_carry/CO[3]
                         net (fo=1, estimated)        0.000    12.459    my_windowed_fft/window_multiply/arbr_carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  my_windowed_fft/window_multiply/arbr_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    12.573    my_windowed_fft/window_multiply/arbr_carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  my_windowed_fft/window_multiply/arbr_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    12.687    my_windowed_fft/window_multiply/arbr_carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  my_windowed_fft/window_multiply/arbr_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    12.801    my_windowed_fft/window_multiply/arbr_carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  my_windowed_fft/window_multiply/arbr_carry__3/CO[3]
                         net (fo=1, estimated)        0.000    12.915    my_windowed_fft/window_multiply/arbr_carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  my_windowed_fft/window_multiply/arbr_carry__4/CO[3]
                         net (fo=1, estimated)        0.000    13.029    my_windowed_fft/window_multiply/arbr_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  my_windowed_fft/window_multiply/arbr_carry__5/CO[3]
                         net (fo=1, estimated)        0.000    13.143    my_windowed_fft/window_multiply/arbr_carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  my_windowed_fft/window_multiply/arbr_carry__6/CO[3]
                         net (fo=1, estimated)        0.000    13.257    my_windowed_fft/window_multiply/arbr_carry__6_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  my_windowed_fft/window_multiply/arbr_carry__7/CO[3]
                         net (fo=1, estimated)        0.000    13.371    my_windowed_fft/window_multiply/arbr_carry__7_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  my_windowed_fft/window_multiply/arbr_carry__8/CO[3]
                         net (fo=1, estimated)        0.000    13.485    my_windowed_fft/window_multiply/arbr_carry__8_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  my_windowed_fft/window_multiply/arbr_carry__9/CO[3]
                         net (fo=1, estimated)        0.000    13.599    my_windowed_fft/window_multiply/arbr_carry__9_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.933 r  my_windowed_fft/window_multiply/arbr_carry__10/O[1]
                         net (fo=1, estimated)        0.302    14.235    my_windowed_fft/window_multiply/data1[30]
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.303    14.538 r  my_windowed_fft/window_multiply/fft_input_window[30]_i_1/O
                         net (fo=1, routed)           0.000    14.538    my_windowed_fft/window_multiply_n_3
    SLICE_X9Y54          FDRE                                         r  my_windowed_fft/fft_input_window_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=12566, estimated)    1.436    14.771    my_windowed_fft/clk_100mhz_IBUF_BUFG
    SLICE_X9Y54          FDRE                                         r  my_windowed_fft/fft_input_window_reg[30]/C
                         clock pessimism              0.174    14.944    
                         clock uncertainty           -0.035    14.909    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)        0.031    14.940    my_windowed_fft/fft_input_window_reg[30]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.402    




