 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : AntiLog2
Version: L-2016.03-SP5-5
Date   : Thu Jun 28 20:56:05 2018
****************************************

Operating Conditions: ss28_0.80V_0.00V_0.00V_0.00V_125C   Library: C28SOI_SC_12_CORE_LL
Wire Load Model Mode: enclosed

  Startpoint: DOUT_reg_23_
              (rising edge-triggered flip-flop)
  Endpoint: DOUT[23] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AntiLog2           wl_zero               C28SOI_SC_12_CORE_LL

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DOUT_reg_23_/CP (C12T28SOI_LL_DFPQNX8_P0)               0.00      0.00       0.00 r
  DOUT_reg_23_/QN (C12T28SOI_LL_DFPQNX8_P0)               0.01      0.04       0.04 r
  DOUT[23] (net)                                1                   0.00       0.04 r
  DOUT[23] (out)                                          0.01      0.00       0.04 r
  data arrival time                                                            0.04
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
