$date
	Tue Jun 25 13:04:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg8_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 1 $ rst $end
$var reg 1 % wen $end
$var integer 32 & test_idx [31:0] $end
$scope module UUT $end
$var wire 1 " clk_i $end
$var wire 8 ' d_i [7:0] $end
$var wire 1 $ rst_i $end
$var wire 1 % wen_i $end
$var reg 8 ( q_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
1$
b0 #
1"
b0 !
$end
#5
0"
#10
b11001100 !
b11001100 (
1"
b11001100 #
b11001100 '
0$
1%
b1 &
#15
0"
#20
1"
b11111111 #
b11111111 '
0%
b10 &
#25
0"
#30
b11111111 !
b11111111 (
1"
1%
b11 &
#35
0"
#40
1"
b100 &
