Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec 16 14:15:46 2024
| Host         : Dupreeh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              97 |           51 |
| No           | No                    | Yes                    |             289 |          149 |
| No           | Yes                   | No                     |              80 |           28 |
| Yes          | No                    | No                     |              56 |           21 |
| Yes          | No                    | Yes                    |             105 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|                    Clock Signal                   |               Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                    | lcd_inst/lcd_en0_out                      |                                        |                1 |              1 |
|  clk_IBUF_BUFG                                    | key_dri_inst/E[0]                         | key_dri_inst/row_debounce_cnt_reg[6]_0 |                1 |              1 |
|  clk_en_inst/clk_out                              |                                           | reminder_inst/limit_time_reg[10]_0     |                1 |              3 |
|  clk_IBUF_BUFG                                    | key_dri_inst/scan_key[3]_i_1_n_0          | key_dri_inst/row_debounce_cnt_reg[6]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/row_stable_0                 | key_dri_inst/row_debounce_cnt_reg[6]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/E[0]                         | power_inst/count_sec_reg[4]_0          |                1 |              4 |
|  clk_IBUF_BUFG                                    | reset_IBUF                                |                                        |                2 |              4 |
|  clk_IBUF_BUFG                                    | power_inst/time_limit_1                   | reminder_inst/limit_time_reg[10]_0     |                1 |              4 |
|  clk_out_de_BUFG                                  | reset_IBUF                                | reminder_inst/limit_time_reg[10]_0     |                3 |              4 |
|  clk_out_de_BUFG                                  | state_inst/state_01_counter[3]_i_1_n_0    | power_inst/count_sec_reg[4]_0          |                1 |              4 |
|  clk_out_de_BUFG                                  | state_inst/state_02_counter[3]_i_1_n_0    | power_inst/count_sec_reg[4]_0          |                1 |              4 |
|  clk_out_de_BUFG                                  | state_inst/state_clean_counter[3]_i_1_n_0 | power_inst/count_sec_reg[4]_0          |                1 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/row_int[3]_i_1_n_0           | key_dri_inst/row_debounce_cnt_reg[6]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/column_debounce              | key_dri_inst/row_debounce_cnt_reg[6]_0 |                1 |              4 |
|  clk_out_de_BUFG                                  | state_inst/state_03_counter[3]_i_1_n_0    | power_inst/count_sec_reg[4]_0          |                1 |              4 |
|  state_inst/work_count_down_reg[5]_i_2_n_0        |                                           |                                        |                3 |              6 |
|  clk_out_de_BUFG                                  | reset_IBUF                                | power_inst/count_sec_reg[4]_0          |                3 |              6 |
|  clk_IBUF_BUFG                                    | power_inst/count_sec_0                    | power_inst/count_sec_reg[4]_0          |                1 |              6 |
|  clk_IBUF_BUFG                                    |                                           |                                        |                5 |              6 |
|  select[2]                                        |                                           |                                        |                3 |              7 |
| ~select[2]                                        |                                           |                                        |                4 |              7 |
|  clk_out_de_BUFG                                  | power_inst/E[0]                           | power_inst/now_digit_reg[0]            |                3 |              8 |
|  clk_IBUF_BUFG                                    | key_dri_inst/row_debounce_cnt[7]_i_1_n_0  | key_dri_inst/row_debounce_cnt_reg[6]_0 |                3 |              8 |
|  clk_IBUF_BUFG                                    | lcd_inst/lcd_rs_i_1_n_0                   |                                        |                6 |              9 |
|  state_inst/next_time_count_S3_reg[15]_i_2_n_0    |                                           |                                        |                8 |             16 |
|  state_inst/next_time_count_clean_reg[15]_i_2_n_0 |                                           |                                        |                7 |             16 |
|  clk_IBUF_BUFG                                    |                                           | key_dri_inst/row_debounce_cnt_reg[6]_0 |                5 |             20 |
|  clk_out_de_BUFG                                  |                                           | power_inst/count_sec_reg[4]_0          |               12 |             20 |
|  clk_IBUF_BUFG                                    |                                           | lcd_inst/cnt[31]_i_1_n_0               |                8 |             31 |
|  clk_IBUF_BUFG                                    | key_dri_inst/scan_key_cnt_reg_0_sn_1      | key_dri_inst/row_debounce_cnt_reg[6]_0 |                8 |             32 |
|  clk_out_de_BUFG                                  |                                           |                                        |               21 |             39 |
|  clk_out_de_BUFG                                  |                                           | reminder_inst/limit_time_reg[10]_0     |               34 |             39 |
|  clk_IBUF_BUFG                                    | lcd_inst/lcd_clk_en_reg_n_0               |                                        |               12 |             42 |
|  clk_out_de_BUFG                                  |                                           | state_clean_manual_IBUF                |               20 |             49 |
|  clk_IBUF_BUFG                                    |                                           | power_inst/count_sec_reg[4]_0          |               24 |             58 |
|  clk_IBUF_BUFG                                    |                                           | reminder_inst/limit_time_reg[10]_0     |               22 |             60 |
|  clk_out_de_BUFG                                  |                                           | power_inst/now_digit_reg[0]            |               51 |             89 |
+---------------------------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 4      |                    12 |
| 6      |                     4 |
| 7      |                     2 |
| 8      |                     2 |
| 9      |                     1 |
| 16+    |                    13 |
+--------+-----------------------+


