{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463019539214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463019539214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 19:18:58 2016 " "Processing started: Wed May 11 19:18:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463019539214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019539214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Program_Control -c Program_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Program_Control -c Program_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019539214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1463019539544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ddolen/desktop/ee469/lab4/verilog/instruction memory/shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ddolen/desktop/ee469/lab4/verilog/instruction memory/shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../Instruction memory/shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463019547225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ddolen/desktop/ee469/lab4/verilog/instruction memory/register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ddolen/desktop/ee469/lab4/verilog/instruction memory/register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../Instruction memory/register_32bit/register_32bit.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463019547225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ddolen/desktop/ee469/lab4/verilog/instruction memory/register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ddolen/desktop/ee469/lab4/verilog/instruction memory/register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../Instruction memory/register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463019547235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ddolen/desktop/ee469/lab4/verilog/alu_behvaioral/adder_behav/adder_32_behav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ddolen/desktop/ee469/lab4/verilog/alu_behvaioral/adder_behav/adder_32_behav.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32_Behav " "Found entity 1: Adder_32_Behav" {  } { { "../alu_behvaioral/Adder_Behav/Adder_32_Behav.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/alu_behvaioral/Adder_Behav/Adder_32_Behav.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463019547235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_control.v 2 2 " "Found 2 design units, including 2 entities, in source file program_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Control " "Found entity 1: Program_Control" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463019547235 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender " "Found entity 2: sign_extender" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463019547235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ddolen/desktop/ee469/lab4/verilog/instruction memory/decoder_7bit/decoder_7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ddolen/desktop/ee469/lab4/verilog/instruction memory/decoder_7bit/decoder_7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7bit " "Found entity 1: decoder_7bit" {  } { { "../Instruction memory/decoder_7bit/decoder_7bit.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/decoder_7bit/decoder_7bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463019547235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ddolen/desktop/ee469/lab4/verilog/instruction memory/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ddolen/desktop/ee469/lab4/verilog/instruction memory/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../Instruction memory/instruction_memory.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/instruction_memory.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463019547235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Program_Control " "Elaborating entity \"Program_Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter Program_Control.v(53) " "Verilog HDL Always Construct warning at Program_Control.v(53): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 "|Program_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] Program_Control.v(58) " "Inferred latch for \"counter\[0\]\" at Program_Control.v(58)" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 "|Program_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] Program_Control.v(58) " "Inferred latch for \"counter\[1\]\" at Program_Control.v(58)" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 "|Program_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] Program_Control.v(58) " "Inferred latch for \"counter\[2\]\" at Program_Control.v(58)" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 "|Program_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] Program_Control.v(58) " "Inferred latch for \"counter\[3\]\" at Program_Control.v(58)" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 "|Program_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] Program_Control.v(58) " "Inferred latch for \"counter\[4\]\" at Program_Control.v(58)" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 "|Program_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] Program_Control.v(58) " "Inferred latch for \"counter\[5\]\" at Program_Control.v(58)" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 "|Program_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] Program_Control.v(58) " "Inferred latch for \"counter\[6\]\" at Program_Control.v(58)" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 "|Program_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:inst_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:inst_mem\"" {  } { { "Program_Control.v" "inst_mem" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463019547275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 instruction_memory:inst_mem\|mux_2to1:WRITE\[0\].mux " "Elaborating entity \"mux_2to1\" for hierarchy \"instruction_memory:inst_mem\|mux_2to1:WRITE\[0\].mux\"" {  } { { "../Instruction memory/instruction_memory.v" "WRITE\[0\].mux" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/instruction_memory.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463019547285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7bit instruction_memory:inst_mem\|decoder_7bit:write_decoder " "Elaborating entity \"decoder_7bit\" for hierarchy \"instruction_memory:inst_mem\|decoder_7bit:write_decoder\"" {  } { { "../Instruction memory/instruction_memory.v" "write_decoder" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/instruction_memory.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463019547325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit instruction_memory:inst_mem\|register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"instruction_memory:inst_mem\|register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "../Instruction memory/instruction_memory.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/instruction_memory.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463019547729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop instruction_memory:inst_mem\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"instruction_memory:inst_mem\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "../Instruction memory/register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Instruction memory/register_32bit/register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463019547742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:extender " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:extender\"" {  } { { "Program_Control.v" "extender" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463019550788 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1463019553383 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1463019553383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[6\] " "Latch counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA jumpReg " "Ports D and ENA on the latch are fed by the same signal jumpReg" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463019555271 ""}  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463019555271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[4\] " "Latch counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA jumpReg " "Ports D and ENA on the latch are fed by the same signal jumpReg" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463019555271 ""}  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463019555271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[5\] " "Latch counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA jumpReg " "Ports D and ENA on the latch are fed by the same signal jumpReg" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463019555271 ""}  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463019555271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[0\] " "Latch counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA jumpReg " "Ports D and ENA on the latch are fed by the same signal jumpReg" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463019555271 ""}  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463019555271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[1\] " "Latch counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA jumpReg " "Ports D and ENA on the latch are fed by the same signal jumpReg" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463019555271 ""}  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463019555271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[2\] " "Latch counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA jumpReg " "Ports D and ENA on the latch are fed by the same signal jumpReg" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463019555271 ""}  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463019555271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[3\] " "Latch counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA jumpReg " "Ports D and ENA on the latch are fed by the same signal jumpReg" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463019555271 ""}  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463019555271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1463019555641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1463019557451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463019557451 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[7\] " "No output dependent on input pin \"readData\[7\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[8\] " "No output dependent on input pin \"readData\[8\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[9\] " "No output dependent on input pin \"readData\[9\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[10\] " "No output dependent on input pin \"readData\[10\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[11\] " "No output dependent on input pin \"readData\[11\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[12\] " "No output dependent on input pin \"readData\[12\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[13\] " "No output dependent on input pin \"readData\[13\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[14\] " "No output dependent on input pin \"readData\[14\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[15\] " "No output dependent on input pin \"readData\[15\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[16\] " "No output dependent on input pin \"readData\[16\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[17\] " "No output dependent on input pin \"readData\[17\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[18\] " "No output dependent on input pin \"readData\[18\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[19\] " "No output dependent on input pin \"readData\[19\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[20\] " "No output dependent on input pin \"readData\[20\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[21\] " "No output dependent on input pin \"readData\[21\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[22\] " "No output dependent on input pin \"readData\[22\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[23\] " "No output dependent on input pin \"readData\[23\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[24\] " "No output dependent on input pin \"readData\[24\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[25\] " "No output dependent on input pin \"readData\[25\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[26\] " "No output dependent on input pin \"readData\[26\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[27\] " "No output dependent on input pin \"readData\[27\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[28\] " "No output dependent on input pin \"readData\[28\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[29\] " "No output dependent on input pin \"readData\[29\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[30\] " "No output dependent on input pin \"readData\[30\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readData\[31\] " "No output dependent on input pin \"readData\[31\]\"" {  } { { "Program_Control.v" "" { Text "C:/Users/ddolen/Desktop/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463019557757 "|Program_Control|readData[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1463019557757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2922 " "Implemented 2922 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "79 " "Implemented 79 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1463019557767 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1463019557767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2811 " "Implemented 2811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1463019557767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1463019557767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463019557825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 19:19:17 2016 " "Processing ended: Wed May 11 19:19:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463019557825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463019557825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463019557825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463019557825 ""}
