Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71fc2f9442754eae88b91e1647676185 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DAC_En' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/uart.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'Phase' [C:/Users/SWUST-LF/Desktop/c/uart/uart.srcs/sources_1/new/uart.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
