QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
Start time: 12:04:54 on May 16,2024
vlog -timescale=1ns/1ns -sv "+acc" -incr -f filelist_tb.f -assertdebug "+define+SEQ_TEST=ADDRESS_NACK" -l vlog_tb.log 
** Note: (vlog-2286) ../sim/top_sim.sv(3): Using implicit +incdir+C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package top_sim_sv_unit
** Warning: ../testcases/base_sequence.sv(221): (vlog-2961) Argument #1 for std::randomize() function is non-LRM compliant.
** Warning: ../testcases/base_sequence.sv(247): (vlog-2961) Argument #1 for std::randomize() function is non-LRM compliant.
** Warning: ../testcases/base_sequence.sv(259): (vlog-2961) Argument #1 for std::randomize() function is non-LRM compliant.
** Warning: ../testcases/base_sequence.sv(271): (vlog-2961) Argument #1 for std::randomize() function is non-LRM compliant.
** Warning: ../testcases/base_sequence.sv(328): (vlog-2961) Argument #1 for std::randomize() function is non-LRM compliant.
-- Compiling interface intf
-- Compiling module top_sim
-- Scanning library directory '../sim'
-- Scanning library directory '../testcases'

Referenced (but uncompiled) modules or primitives:
	apb_to_i2c_top
	i2c_slave_model

Top level modules:
	top_sim
End time: 12:04:54 on May 16,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 5
