// Seed: 1770422680
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd96,
    parameter id_13 = 32'd18,
    parameter id_19 = 32'd41,
    parameter id_9  = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output supply1 id_18;
  inout reg id_17;
  inout logic [7:0] id_16;
  inout wire id_15;
  input wire id_14;
  input wire _id_13;
  input wire _id_12;
  input wire id_11;
  input wire id_10;
  input wire _id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_18 = -1'd0;
  localparam id_19 = ~1'b0;
  assign id_16[-1-id_19] = 1, id_4 = id_14;
  final begin : LABEL_0
    id_17 <= id_6;
  end
  assign id_5 = id_17;
  logic [-1 : -1 'b0] id_20;
  wire [id_9  -  id_13 : id_12] id_21;
  wire id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33;
  logic id_34;
  assign id_32 = id_20;
  parameter id_35 = 1;
  initial begin : LABEL_1
    id_17 = id_32;
  end
  assign id_34 = id_23;
  assign id_15 = -1'h0;
  logic id_36;
  nand primCall (id_1, id_10, id_11, id_14, id_15, id_16, id_17, id_2, id_3, id_6, id_7);
  logic id_37;
  ;
  wire [1 'b0 : -1] id_38;
  parameter id_39 = -1;
endmodule
