//
// ( SPEEDGRADE   "sg6" )
//
// Slow Corner
//
( DELAYFILE
    (SDFVERSION   "3.0")
    (DESIGN       "top")
    (DATE         "Sun Feb 26 18:31:21 2023")
    (VENDOR       "SHENZHEN PANGO MICROSYSTEMS, INC.")
    (PROGRAM      "Fabric Compiler")
    (VERSION      "2022.1<build 99559>")
    (DIVIDER      /)
    (TIMESCALE    1 ps)

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (842) (842) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (181) (-127) )
                ( RECREM (negedge SR) (posedge CK) (156) (-107) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (265) (164) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_108\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (974) (871) )
                    ( IOPATH I Z (100) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_109\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (782) (591) )
                    ( PORT I2 (570) (425) )
                    ( PORT I3 (454) (377) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I1 COUT (152) (153) )
                    ( IOPATH I3 COUT (256) (257) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_109\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (445) (349) )
                    ( PORT I1 (584) (430) )
                    ( PORT I2 (569) (444) )
                    ( PORT I3 (586) (445) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I1 COUT (192) (192) )
                    ( IOPATH I3 COUT (293) (293) )
                    ( IOPATH I2 COUT (298) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_109\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (441) (344) )
                    ( PORT I1 (740) (604) )
                    ( PORT I2 (730) (549) )
                    ( PORT I3 (731) (564) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I1 COUT (233) (214) )
                    ( IOPATH I3 COUT (336) (281) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_109\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (581) (435) )
                    ( PORT I1 (732) (551) )
                    ( PORT I2 (580) (434) )
                    ( PORT I3 (594) (473) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (766) (653) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (179) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (487) (429) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (766) (653) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (805) (665) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (930) (930) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (512) (453) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (724) (622) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (925) (925) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (263) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1012) (1012) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (261) (-207) )
                ( RECREM (negedge SR) (posedge CK) (244) (-195) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_113\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (574) (449) )
                    ( PORT I1 (587) (434) )
                    ( PORT I2 (738) (553) )
                    ( PORT I3 (453) (347) )
                    ( IOPATH CIN COUT (170) (165) )
                    ( IOPATH I0 COUT (181) (185) )
                    ( IOPATH I1 COUT (246) (226) )
                    ( IOPATH I3 COUT (350) (298) )
                    ( IOPATH I2 COUT (354) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_113\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (448) (357) )
                    ( PORT I1 (588) (439) )
                    ( PORT I2 (583) (437) )
                    ( PORT I3 (749) (608) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (170) (165) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1181) (1055) )
                    ( IOPATH I Z (28) (28) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (580) (507) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (268) (165) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (597) (488) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_117\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (268) (165) )
                    ( PORT I2 (289) (219) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_117\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (573) (429) )
                    ( PORT I4 (268) (165) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_117\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (268) (165) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_117\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (291) (215) )
                    ( PORT I4 (268) (165) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (767) (619) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (446) )
                    ( PORT I4 (310) (229) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (300) (215) )
                    ( PORT I4 (608) (448) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_120\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (299) (213) )
                    ( PORT I4 (608) (448) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_120\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (573) (417) )
                    ( PORT I4 (476) (371) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_120\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1309) (1146) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (932) (794) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (372) (341) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (689) (635) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_121\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (477) (331) )
                    ( PORT I1 (475) (331) )
                    ( PORT I4 (583) (440) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (82) (82) )
                    ( IOPATH I0 COUT (191) (189) )
                    ( IOPATH I1 COUT (249) (247) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_121\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (477) (331) )
                    ( PORT I1 (475) (331) )
                    ( PORT I2 (613) (476) )
                    ( PORT I4 (599) (436) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (62) (62) )
                    ( IOPATH I4 COUT (140) (138) )
                    ( IOPATH I0 COUT (215) (213) )
                    ( IOPATH I1 COUT (258) (256) )
                    ( IOPATH I2 COUT (364) (362) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_121\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (801) (639) )
                    ( PORT I4 (583) (440) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (35) (32) )
                    ( IOPATH CIN S (223) (241) )
                    ( IOPATH I1 COUT (204) (188) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_121\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (679) (532) )
                    ( PORT I4 (583) (440) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (315) (331) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_124\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (458) (347) )
                    ( PORT I1 (619) (481) )
                    ( PORT I2 (602) (491) )
                    ( PORT I3 (648) (496) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I1 COUT (152) (153) )
                    ( IOPATH I3 COUT (256) (257) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_124\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (451) (346) )
                    ( PORT I1 (516) (406) )
                    ( PORT I2 (730) (550) )
                    ( PORT I3 (817) (630) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I1 COUT (192) (192) )
                    ( IOPATH I3 COUT (293) (293) )
                    ( IOPATH I2 COUT (298) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_124\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (574) (429) )
                    ( PORT I1 (661) (516) )
                    ( PORT I2 (422) (306) )
                    ( PORT I3 (978) (744) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I1 COUT (233) (214) )
                    ( IOPATH I3 COUT (336) (281) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_124\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (577) (436) )
                    ( PORT I1 (930) (726) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (810) (615) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_125\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (639) (520) )
                    ( PORT I4 (590) (442) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_125\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (767) (621) )
                    ( PORT I4 (590) (442) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_125\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (631) (511) )
                    ( PORT I4 (590) (442) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_125\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (613) (476) )
                    ( PORT I4 (590) (442) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (737) (610) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_128\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_128\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (574) (430) )
                    ( PORT I1 (648) (495) )
                    ( PORT I2 (574) (432) )
                    ( PORT I3 (774) (586) )
                    ( IOPATH CIN COUT (170) (165) )
                    ( IOPATH I0 COUT (181) (185) )
                    ( IOPATH I1 COUT (246) (226) )
                    ( IOPATH I3 COUT (350) (298) )
                    ( IOPATH I2 COUT (354) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_128\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (420) (305) )
                    ( PORT I1 (641) (522) )
                    ( PORT I2 (421) (306) )
                    ( PORT I3 (774) (586) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (170) (165) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_128\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (734) (549) )
                    ( PORT I4 (602) (442) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (103) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_128\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1353) (1233) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (737) (610) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_129\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (845) (845) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_129\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (650) (487) )
                    ( PORT I4 (808) (656) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (154) (160) )
                    ( IOPATH I4 COUT (163) (169) )
                    ( IOPATH I1 COUT (328) (330) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_129\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (640) (473) )
                    ( PORT I4 (657) (548) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (160) (169) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_129\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (635) (470) )
                    ( PORT I4 (810) (621) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_129\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (637) (496) )
                    ( PORT I4 (428) (304) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_129\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1353) (1233) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_133\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (309) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_133\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_133\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (290) )
                    ( PORT I1 (422) (307) )
                    ( PORT I2 (425) (290) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_133\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (742) (568) )
                    ( PORT I1 (743) (573) )
                    ( PORT I2 (588) (465) )
                    ( PORT I3 (468) (373) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_133\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (290) )
                    ( PORT I1 (422) (307) )
                    ( PORT I2 (425) (290) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_133\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (752) (599) )
                    ( PORT I3 (591) (468) )
                    ( PORT I4 (418) (305) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_133\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_136\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (843) (688) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_136\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (183) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (438) )
                    ( PORT I1 (290) (213) )
                    ( PORT I2 (297) (220) )
                    ( PORT I3 (724) (560) )
                    ( PORT I4 (587) (481) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_137\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_137\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (290) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (428) (295) )
                    ( PORT ID (424) (292) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (98) )
                    ( IOPATH ID Z (148) (158) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_137\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (692) (560) )
                    ( PORT I4 (578) (419) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_137\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (590) (485) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (746) (604) )
                    ( PORT I3 (445) (354) )
                    ( PORT I4 (587) (432) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_137\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (438) (338) )
                    ( PORT I2 (426) (298) )
                    ( PORT I3 (300) (215) )
                    ( PORT I4 (430) (301) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_137\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_141\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (545) (447) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_141\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_141\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_141\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_141\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_141\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (429) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (440) (312) )
                    ( PORT I4 (621) (485) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_141\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (585) (429) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (440) (312) )
                    ( PORT I3 (434) (339) )
                    ( PORT I4 (624) (482) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_141\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (440) (312) )
                    ( PORT I4 (624) (482) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_141\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (434) (339) )
                    ( PORT I2 (440) (312) )
                    ( PORT I4 (624) (482) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_141\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_145\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_145\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_145\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_145\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_145\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_145\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (594) (435) )
                    ( PORT I4 (495) (389) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_145\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (430) (348) )
                    ( PORT I2 (594) (435) )
                    ( PORT I4 (662) (478) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_145\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (458) (368) )
                    ( PORT I4 (662) (478) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_145\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (434) (339) )
                    ( PORT I2 (594) (435) )
                    ( PORT I4 (530) (401) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_145\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_149\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_149\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_149\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_149\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_149\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_149\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (598) (447) )
                    ( PORT I4 (489) (340) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_149\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (430) (348) )
                    ( PORT I2 (598) (447) )
                    ( PORT I4 (489) (340) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_149\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (598) (447) )
                    ( PORT I4 (489) (340) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_149\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (434) (339) )
                    ( PORT I2 (598) (447) )
                    ( PORT I4 (489) (340) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_149\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_153\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_153\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_153\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_153\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_153\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_153\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (598) (466) )
                    ( PORT I4 (516) (391) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_153\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (430) (348) )
                    ( PORT I2 (598) (466) )
                    ( PORT I4 (528) (404) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_153\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (465) (378) )
                    ( PORT I4 (648) (468) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_153\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (434) (339) )
                    ( PORT I2 (598) (466) )
                    ( PORT I4 (648) (468) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_153\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_157\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_157\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_157\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_157\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_157\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (608) (470) )
                    ( PORT I4 (487) (390) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH CIN S (126) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (125) (123) )
                    ( IOPATH I2 COUT (197) (183) )
                    ( IOPATH CIN COUT (190) (190) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_157\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (430) (348) )
                    ( PORT I2 (608) (470) )
                    ( PORT I4 (647) (475) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (82) (59) )
                    ( IOPATH I2 COUT (188) (148) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_157\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (608) (470) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (647) (475) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN S (131) (143) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_157\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_108\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (298) )
                    ( PORT I1 (623) (476) )
                    ( PORT I4 (633) (481) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (82) (82) )
                    ( IOPATH I0 COUT (191) (189) )
                    ( IOPATH I1 COUT (249) (247) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_108\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (426) (298) )
                    ( PORT I1 (623) (476) )
                    ( PORT I2 (616) (445) )
                    ( PORT I4 (633) (467) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (62) (62) )
                    ( IOPATH I4 COUT (140) (138) )
                    ( IOPATH I0 COUT (215) (213) )
                    ( IOPATH I1 COUT (258) (256) )
                    ( IOPATH I2 COUT (364) (362) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_108\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (636) (471) )
                    ( PORT I4 (633) (481) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (35) (32) )
                    ( IOPATH CIN S (223) (241) )
                    ( IOPATH I1 COUT (204) (188) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_108\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (636) (490) )
                    ( PORT I4 (633) (481) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (315) (331) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (586) (480) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (403) (356) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (650) (555) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (358) (325) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (649) (537) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_112\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (871) (647) )
                    ( PORT I4 (675) (487) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_112\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (636) (470) )
                    ( PORT I4 (503) (396) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_112\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (814) (622) )
                    ( PORT I4 (675) (487) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_112\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (977) (795) )
                    ( PORT I4 (675) (487) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_114_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (926) (836) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_116\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (386) (321) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_116\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_116\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (475) (331) )
                    ( PORT I4 (650) (525) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (154) (160) )
                    ( IOPATH I4 COUT (163) (169) )
                    ( IOPATH I1 COUT (328) (330) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_116\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (778) (581) )
                    ( PORT I4 (650) (501) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (160) (169) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_116\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (787) (642) )
                    ( PORT I4 (633) (467) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (578) (435) )
                    ( PORT I4 (669) (486) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (543) (424) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I4 (642) (464) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_120\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (428) (300) )
                    ( PORT I4 (675) (501) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_120\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (509) (376) )
                    ( PORT I4 (420) (307) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_124\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_124\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_124\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_124\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (633) (455) )
                    ( PORT I4 (425) (295) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (450) (338) )
                    ( PORT I4 (642) (464) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_124\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (642) (464) )
                    ( PORT I4 (598) (475) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_124\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (642) (464) )
                    ( PORT I4 (467) (338) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (743) (644) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (486) (402) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_117\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (655) (481) )
                    ( PORT I1 (522) (391) )
                    ( PORT I2 (642) (467) )
                    ( PORT I3 (529) (401) )
                    ( PORT I4 (621) (458) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_117\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (623) (479) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (642) (467) )
                    ( PORT I3 (494) (395) )
                    ( PORT I4 (665) (516) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_117\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (628) (463) )
                    ( PORT I1 (511) (378) )
                    ( PORT I3 (655) (481) )
                    ( PORT I4 (627) (482) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_117\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (635) (491) )
                    ( PORT I2 (642) (467) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (264) (164) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_118_120\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (932) (833) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (579) (490) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (570) (472) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (485) (402) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (556) (459) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_121\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (635) (491) )
                    ( PORT I1 (518) (384) )
                    ( PORT I2 (491) (340) )
                    ( PORT I3 (665) (493) )
                    ( PORT I4 (489) (338) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_121\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (292) )
                    ( PORT I1 (644) (477) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (533) (406) )
                    ( PORT I4 (483) (390) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_121\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (491) (340) )
                    ( PORT I1 (579) (426) )
                    ( PORT I2 (616) (480) )
                    ( PORT I3 (834) (624) )
                    ( PORT I4 (831) (661) )
                    ( PORT ID (261) (164) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_121\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (488) (335) )
                    ( PORT I1 (489) (338) )
                    ( PORT I3 (262) (165) )
                    ( PORT I4 (725) (575) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_118_121\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (805) (750) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (717) (609) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_125\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (592) (503) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (533) (462) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (537) (452) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (486) (335) )
                    ( PORT I4 (522) (391) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (606) (505) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (551) (513) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_129\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (345) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_129\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_129\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (480) (397) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_129\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (651) (477) )
                    ( PORT I1 (529) (402) )
                    ( PORT I2 (529) (397) )
                    ( PORT I4 (635) (453) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_133\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (646) (473) )
                    ( PORT I1 (520) (389) )
                    ( PORT I2 (626) (481) )
                    ( PORT I3 (645) (534) )
                    ( PORT I4 (785) (589) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (262) (164) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (597) (469) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (729) (546) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_126_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (981) (879) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (465) (429) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (603) (445) )
                    ( PORT I1 (586) (421) )
                    ( PORT I4 (600) (437) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (221) (176) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (336) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_126_112\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (303) )
                    ( PORT I1 (573) (439) )
                    ( PORT I2 (490) (360) )
                    ( PORT I3 (725) (574) )
                    ( PORT I4 (596) (442) )
                    ( PORT ID (440) (346) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (594) (431) )
                    ( PORT I1 (437) (303) )
                    ( PORT I4 (464) (345) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (746) (600) )
                    ( PORT I1 (589) (427) )
                    ( PORT I2 (602) (462) )
                    ( PORT I3 (596) (442) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_126_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (655) (605) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_116\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (570) (474) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_116\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (179) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_116\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (824) (765) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_116\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (691) (569) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (734) (567) )
                    ( PORT I1 (492) (362) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (583) (453) )
                    ( PORT I4 (617) (463) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_126_116\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (664) (478) )
                    ( PORT I2 (572) (439) )
                    ( PORT I3 (438) (304) )
                    ( PORT I4 (447) (361) )
                    ( PORT ID (730) (586) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (441) (306) )
                    ( PORT I2 (598) (461) )
                    ( PORT I3 (590) (450) )
                    ( PORT I4 (484) (375) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_126_116\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (440) )
                    ( PORT I1 (745) (586) )
                    ( PORT I2 (438) (304) )
                    ( PORT I3 (441) (306) )
                    ( PORT I4 (591) (455) )
                    ( PORT ID (261) (164) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_120\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (535) (410) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (887) (720) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_120\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (530) (405) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (271) (165) )
                    ( PORT I4 (917) (720) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_120\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (269) (165) )
                    ( PORT I4 (917) (720) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH CIN S (143) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_120\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (268) (164) )
                    ( PORT I4 (917) (720) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_124\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_124\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_124\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (271) (166) )
                    ( PORT I4 (941) (768) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_124\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (270) (165) )
                    ( PORT I4 (1026) (796) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN COUT (47) (46) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_124\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (268) (164) )
                    ( PORT I4 (1026) (796) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_124\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (270) (165) )
                    ( PORT I2 (774) (596) )
                    ( PORT I4 (915) (735) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_128\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_128\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (777) (579) )
                    ( PORT I4 (722) (616) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH CIN S (126) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (242) )
                    ( IOPATH CIN COUT (98) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_128\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (569) (431) )
                    ( PORT I2 (664) (514) )
                    ( PORT I4 (818) (649) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_128\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (644) (482) )
                    ( PORT I1 (445) (309) )
                    ( PORT I2 (300) (218) )
                    ( PORT I3 (478) (343) )
                    ( PORT I4 (477) (342) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_128\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (297) (214) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_132\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (550) (452) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_132\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_132\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_132\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (502) (459) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_132\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (508) (439) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_132\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (260) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_132\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (260) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_132\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_136\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_136\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (498) (423) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_136\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (641) (540) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_113\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (290) (216) )
                    ( PORT I4 (417) (285) )
                    ( IOPATH I3 Y (301) (265) )
                    ( IOPATH I4 Y (96) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1125) (1011) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_117\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (452) (337) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (429) (295) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_117\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (583) (425) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (447) (351) )
                    ( PORT I4 (427) (292) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_117\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (427) (292) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH CIN S (143) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_117\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (438) (341) )
                    ( PORT I4 (427) (292) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_121\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (443) (311) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_121\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (433) (350) )
                    ( PORT I4 (443) (311) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN COUT (47) (46) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_121\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (443) (311) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_121\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (435) (339) )
                    ( PORT I4 (443) (311) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_125\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (472) (364) )
                    ( IOPATH I1 S (201) (195) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (125) (123) )
                    ( IOPATH CIN COUT (158) (160) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_125\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (433) (350) )
                    ( PORT I4 (604) (441) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (82) (59) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_125\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (604) (441) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN S (131) (143) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_133\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (422) (307) )
                    ( PORT I4 (418) (285) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_137\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_137\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_137\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_137\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_137\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (292) (219) )
                    ( PORT I1 (428) (295) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (577) (435) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_137\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (420) (285) )
                    ( PORT I2 (296) (218) )
                    ( PORT I3 (442) (346) )
                    ( PORT I4 (294) (223) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_137\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (427) (311) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_137\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (428) (295) )
                    ( PORT I2 (425) (307) )
                    ( PORT I3 (721) (554) )
                    ( PORT I4 (427) (311) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_137\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1232) (1145) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_137\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (542) (453) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_113\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (506) (391) )
                    ( PORT I4 (570) (430) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_113\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (506) (391) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_113\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (679) (496) )
                    ( PORT I4 (596) (447) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_113\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (547) (419) )
                    ( PORT I3 (427) (298) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I3 Y (302) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_114_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (926) (836) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (599) (493) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (647) (539) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (499) (416) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (579) (440) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1028) (1028) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (433) (307) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1028) (1028) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_114_121\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (963) (892) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (140) (154) )
                    ( IOPATH I4 Y (100) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_126_85\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (855) (806) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_89\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (285) )
                    ( PORT I1 (417) (285) )
                    ( PORT I3 (335) (250) )
                    ( PORT I4 (417) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_117\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (440) (301) )
                    ( PORT I3 (314) (222) )
                    ( PORT I4 (433) (296) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (386) (309) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (815) (761) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (637) (541) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (179) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (547) (459) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_121\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (271) (165) )
                    ( PORT I1 (303) (220) )
                    ( PORT I2 (268) (164) )
                    ( PORT I3 (436) (298) )
                    ( PORT I4 (269) (165) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_126_121\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (691) (658) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_125\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (268) (164) )
                    ( PORT I1 (271) (166) )
                    ( PORT I2 (270) (165) )
                    ( PORT I3 (437) (298) )
                    ( PORT I4 (477) (343) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_125\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (270) (165) )
                    ( PORT I1 (268) (164) )
                    ( PORT I4 (424) (309) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_125\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (309) )
                    ( PORT I1 (268) (164) )
                    ( PORT I3 (727) (560) )
                    ( PORT I4 (270) (165) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_129\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (644) (482) )
                    ( PORT I1 (432) (295) )
                    ( PORT I2 (445) (309) )
                    ( PORT I3 (431) (293) )
                    ( PORT I4 (303) (220) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_133\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (310) (218) )
                    ( PORT I1 (438) (304) )
                    ( PORT I2 (583) (422) )
                    ( PORT I3 (594) (427) )
                    ( PORT I4 (602) (440) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_298\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1900) (1328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_42\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_86\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_90\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_102\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2141) (2287) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_106\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_114\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBS_152_9\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_105\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_298\/ntDI )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (67) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_9\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_9\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1948) (1828) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_9\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_42\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_42\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1550) (1390) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_42\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_86\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_86\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (660) (516) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_86\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_90\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_102\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_102\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1289) (1082) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_102\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_105\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_106\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_114\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_114\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1050) (884) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_114\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_PLL_E1" )
        ( INSTANCE PLL_82_319\/V_PLL_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN1 (366) (405) )
                    ( PORT CLKIN2 (845) (775) )
                    ( PORT CLKIN_SEL (845) (660) )
                    ( PORT CLKIN_SEL_EN (845) (660) )
                    ( PORT CLKOUT0_EXT_SYN (665) (523) )
                    ( PORT CLKOUT0_SYN (714) (572) )
                    ( PORT CLKOUT1_SYN (691) (539) )
                    ( PORT CLKOUT2_SYN (608) (529) )
                    ( PORT CLKOUT3_SYN (496) (387) )
                    ( PORT CLKOUT4_SYN (762) (647) )
                    ( PORT CLKOUT5_SYN (488) (367) )
                    ( PORT CPHASE0[0] (505) (419) )
                    ( PORT CPHASE0[1] (845) (660) )
                    ( PORT CPHASE0[2] (713) (598) )
                    ( PORT CPHASE0[3] (690) (578) )
                    ( PORT CPHASE0[4] (845) (660) )
                    ( PORT CPHASE0[5] (499) (404) )
                    ( PORT CPHASE0[6] (845) (660) )
                    ( PORT CPHASE0[7] (801) (672) )
                    ( PORT CPHASE0[8] (665) (523) )
                    ( PORT CPHASE0[9] (691) (539) )
                    ( PORT CPHASE1[0] (488) (367) )
                    ( PORT CPHASE1[1] (488) (367) )
                    ( PORT CPHASE1[2] (493) (384) )
                    ( PORT CPHASE1[3] (488) (367) )
                    ( PORT CPHASE1[4] (488) (367) )
                    ( PORT CPHASE1[5] (488) (367) )
                    ( PORT CPHASE1[6] (488) (367) )
                    ( PORT CPHASE1[7] (488) (367) )
                    ( PORT CPHASE1[8] (488) (367) )
                    ( PORT CPHASE1[9] (488) (367) )
                    ( PORT CPHASE2[0] (488) (367) )
                    ( PORT CPHASE2[1] (488) (367) )
                    ( PORT CPHASE2[2] (488) (367) )
                    ( PORT CPHASE2[3] (692) (542) )
                    ( PORT CPHASE2[4] (483) (371) )
                    ( PORT CPHASE2[5] (488) (367) )
                    ( PORT CPHASE2[6] (488) (367) )
                    ( PORT CPHASE2[7] (692) (542) )
                    ( PORT CPHASE2[8] (488) (367) )
                    ( PORT CPHASE2[9] (488) (367) )
                    ( PORT CPHASE3[0] (544) (456) )
                    ( PORT CPHASE3[1] (692) (542) )
                    ( PORT CPHASE3[2] (488) (367) )
                    ( PORT CPHASE3[3] (488) (367) )
                    ( PORT CPHASE3[4] (488) (367) )
                    ( PORT CPHASE3[5] (496) (387) )
                    ( PORT CPHASE3[6] (647) (554) )
                    ( PORT CPHASE3[7] (493) (384) )
                    ( PORT CPHASE3[8] (488) (367) )
                    ( PORT CPHASE3[9] (483) (371) )
                    ( PORT CPHASE4[0] (608) (526) )
                    ( PORT CPHASE4[1] (691) (539) )
                    ( PORT CPHASE4[2] (692) (542) )
                    ( PORT CPHASE4[3] (691) (539) )
                    ( PORT CPHASE4[4] (629) (475) )
                    ( PORT CPHASE4[5] (691) (539) )
                    ( PORT CPHASE4[6] (692) (542) )
                    ( PORT CPHASE4[7] (608) (526) )
                    ( PORT CPHASE4[8] (691) (539) )
                    ( PORT CPHASE4[9] (629) (475) )
                    ( PORT DUTY0[0] (845) (660) )
                    ( PORT DUTY0[1] (544) (456) )
                    ( PORT DUTY0[2] (665) (523) )
                    ( PORT DUTY0[3] (608) (526) )
                    ( PORT DUTY0[4] (690) (578) )
                    ( PORT DUTY0[5] (714) (572) )
                    ( PORT DUTY0[6] (845) (660) )
                    ( PORT DUTY0[7] (647) (554) )
                    ( PORT DUTY0[8] (691) (539) )
                    ( PORT DUTY0[9] (691) (539) )
                    ( PORT DUTY1[0] (488) (367) )
                    ( PORT DUTY1[1] (515) (429) )
                    ( PORT DUTY1[2] (488) (367) )
                    ( PORT DUTY1[3] (483) (385) )
                    ( PORT DUTY1[4] (691) (539) )
                    ( PORT DUTY1[5] (691) (539) )
                    ( PORT DUTY1[6] (488) (367) )
                    ( PORT DUTY1[7] (488) (367) )
                    ( PORT DUTY1[8] (488) (367) )
                    ( PORT DUTY1[9] (692) (542) )
                    ( PORT DUTY2[0] (845) (660) )
                    ( PORT DUTY2[1] (692) (542) )
                    ( PORT DUTY2[2] (692) (542) )
                    ( PORT DUTY2[3] (488) (367) )
                    ( PORT DUTY2[4] (488) (367) )
                    ( PORT DUTY2[5] (488) (367) )
                    ( PORT DUTY2[6] (488) (367) )
                    ( PORT DUTY2[7] (488) (367) )
                    ( PORT DUTY2[8] (488) (367) )
                    ( PORT DUTY2[9] (692) (542) )
                    ( PORT DUTY3[0] (493) (384) )
                    ( PORT DUTY3[1] (845) (660) )
                    ( PORT DUTY3[2] (692) (542) )
                    ( PORT DUTY3[3] (505) (419) )
                    ( PORT DUTY3[4] (845) (660) )
                    ( PORT DUTY3[5] (692) (542) )
                    ( PORT DUTY3[6] (483) (371) )
                    ( PORT DUTY3[7] (845) (660) )
                    ( PORT DUTY3[8] (692) (542) )
                    ( PORT DUTY3[9] (355) (279) )
                    ( PORT DUTY4[0] (691) (539) )
                    ( PORT DUTY4[1] (608) (526) )
                    ( PORT DUTY4[2] (511) (408) )
                    ( PORT DUTY4[3] (845) (660) )
                    ( PORT DUTY4[4] (505) (419) )
                    ( PORT DUTY4[5] (845) (660) )
                    ( PORT DUTY4[6] (845) (660) )
                    ( PORT DUTY4[7] (560) (451) )
                    ( PORT DUTY4[8] (714) (572) )
                    ( PORT DUTY4[9] (845) (660) )
                    ( PORT PFDEN (762) (647) )
                    ( PORT PHASE0[0] (691) (539) )
                    ( PORT PHASE0[1] (845) (660) )
                    ( PORT PHASE0[2] (845) (660) )
                    ( PORT PHASE1[0] (355) (279) )
                    ( PORT PHASE1[1] (488) (367) )
                    ( PORT PHASE1[2] (488) (367) )
                    ( PORT PHASE2[0] (488) (367) )
                    ( PORT PHASE2[1] (406) (351) )
                    ( PORT PHASE2[2] (445) (376) )
                    ( PORT PHASE3[0] (355) (279) )
                    ( PORT PHASE3[1] (406) (351) )
                    ( PORT PHASE3[2] (445) (376) )
                    ( PORT PHASE4[0] (691) (539) )
                    ( PORT PHASE4[1] (608) (526) )
                    ( PORT PHASE4[2] (608) (526) )
                    ( PORT RATIO0[0] (629) (475) )
                    ( PORT RATIO0[1] (418) (379) )
                    ( PORT RATIO0[2] (425) (402) )
                    ( PORT RATIO0[3] (762) (647) )
                    ( PORT RATIO0[4] (511) (408) )
                    ( PORT RATIO0[5] (845) (660) )
                    ( PORT RATIO0[6] (845) (660) )
                    ( PORT RATIO0[7] (647) (551) )
                    ( PORT RATIO0[8] (691) (539) )
                    ( PORT RATIO0[9] (691) (539) )
                    ( PORT RATIO1[0] (479) (440) )
                    ( PORT RATIO1[1] (560) (465) )
                    ( PORT RATIO1[2] (560) (465) )
                    ( PORT RATIO1[3] (629) (475) )
                    ( PORT RATIO1[4] (629) (475) )
                    ( PORT RATIO1[5] (488) (367) )
                    ( PORT RATIO1[6] (406) (351) )
                    ( PORT RATIO1[7] (560) (465) )
                    ( PORT RATIO1[8] (692) (542) )
                    ( PORT RATIO1[9] (488) (367) )
                    ( PORT RATIO2[0] (496) (387) )
                    ( PORT RATIO2[1] (488) (367) )
                    ( PORT RATIO2[2] (483) (385) )
                    ( PORT RATIO2[3] (402) (346) )
                    ( PORT RATIO2[4] (692) (542) )
                    ( PORT RATIO2[5] (692) (542) )
                    ( PORT RATIO2[6] (692) (542) )
                    ( PORT RATIO2[7] (692) (542) )
                    ( PORT RATIO2[8] (692) (542) )
                    ( PORT RATIO2[9] (406) (351) )
                    ( PORT RATIO3[0] (488) (367) )
                    ( PORT RATIO3[1] (692) (542) )
                    ( PORT RATIO3[2] (691) (539) )
                    ( PORT RATIO3[3] (691) (539) )
                    ( PORT RATIO3[4] (483) (385) )
                    ( PORT RATIO3[5] (692) (542) )
                    ( PORT RATIO3[6] (691) (539) )
                    ( PORT RATIO3[7] (692) (542) )
                    ( PORT RATIO3[8] (692) (542) )
                    ( PORT RATIO3[9] (488) (367) )
                    ( PORT RATIO4[0] (691) (539) )
                    ( PORT RATIO4[1] (691) (539) )
                    ( PORT RATIO4[2] (691) (539) )
                    ( PORT RATIO4[3] (691) (539) )
                    ( PORT RATIO4[4] (691) (539) )
                    ( PORT RATIO4[5] (691) (539) )
                    ( PORT RATIO4[6] (691) (539) )
                    ( PORT RATIO4[7] (691) (539) )
                    ( PORT RATIO4[8] (692) (542) )
                    ( PORT RATIO4[9] (488) (367) )
                    ( PORT RATIOF[0] (801) (672) )
                    ( PORT RATIOF[1] (629) (475) )
                    ( PORT RATIOF[2] (692) (542) )
                    ( PORT RATIOF[3] (692) (542) )
                    ( PORT RATIOF[4] (403) (368) )
                    ( PORT RATIOF[5] (691) (539) )
                    ( PORT RATIOF[6] (762) (647) )
                    ( PORT RATIOF[7] (483) (385) )
                    ( PORT RATIOF[8] (845) (660) )
                    ( PORT RATIOF[9] (691) (539) )
                    ( PORT RATIOI[0] (845) (660) )
                    ( PORT RATIOI[1] (845) (660) )
                    ( PORT RATIOI[2] (845) (660) )
                    ( PORT RATIOI[3] (845) (660) )
                    ( PORT RATIOI[4] (845) (660) )
                    ( PORT RATIOI[5] (845) (660) )
                    ( PORT RATIOI[6] (691) (539) )
                    ( PORT RATIOI[7] (845) (660) )
                    ( PORT RATIOI[8] (845) (660) )
                    ( PORT RATIOI[9] (845) (660) )
                    ( PORT RST (801) (672) )
                    ( PORT RSTODIV_PHASE (801) (672) )
                    ( IOPATH CLKIN1 CLKOUT0 (521) (521) )
                    ( IOPATH CLKIN2 CLKOUT0 (521) (521) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_104\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (1304) (1310) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_105\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (875) (880) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

)
