// Verilated -*- SystemC -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vsig_topology_top.h for the primary calling header

#include "Vsig_topology_top__pch.h"
#include "Vsig_topology_top_sig_compbuff_top__D0.h"

VL_ATTR_COLD void Vsig_topology_top_sig_compbuff_top__D0___ctor_var_reset(Vsig_topology_top_sig_compbuff_top__D0* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vsig_topology_top_sig_compbuff_top__D0___ctor_var_reset\n"); );
    Vsig_topology_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    const uint64_t __VscopeHash = VL_MURMUR64_HASH(vlSelf->name());
    vlSelf->__PVT__cc_clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10522366009035690765ull);
    vlSelf->__PVT__rstb_cc_clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8322896653826704470ull);
    vlSelf->__PVT__wren_compfifo_ic = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3042881270663828066ull);
    vlSelf->__PVT__wrdataid_compfifo_ic = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 8612174959831690431ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__PVT__wrdata_compfifo_ic, __VscopeHash, 9305615572764022029ull);
    vlSelf->__PVT__wrbe_dataflit_ic = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 8552755626468402508ull);
    vlSelf->__PVT__rden_whichcompfifo_1st = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 5509032055052891637ull);
    vlSelf->__PVT__read_datareuse_compdata_1st = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12846616243735907786ull);
    vlSelf->__PVT__rden_which16bytes_1st = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 1344652133813019292ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__PVT__rddata_to_compdata_1st, __VscopeHash, 5805672471924250957ull);
    vlSelf->__PVT__rdbe_to_compdata_1st = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 10948574360022597351ull);
    vlSelf->__PVT__rden_whichcompfifo_2nd = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13060892155541568180ull);
    vlSelf->__PVT__read_datareuse_compdata_2nd = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15256057008911888014ull);
    vlSelf->__PVT__rden_which16bytes_2nd = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 17476598023409336661ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__PVT__rddata_to_compdata_2nd, __VscopeHash, 2288986580764663643ull);
    vlSelf->__PVT__rdbe_to_compdata_2nd = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 14093778943262611337ull);
    vlSelf->__PVT__compbuf_available = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 968607762346503633ull);
    vlSelf->__PVT__buffernum_available = VL_SCOPED_RAND_RESET_I(5, __VscopeHash, 13775671881704718491ull);
    vlSelf->__PVT__allocated_compbuf_snpreq = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16374108704057315820ull);
    vlSelf->__PVT__allocated_compbuf_compdata = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13897176985453514040ull);
    VL_SCOPED_RAND_RESET_W(128, vlSelf->__PVT__valid_location_all, __VscopeHash, 15691278364285599930ull);
    vlSelf->__PVT__dealloc_compfifo_vector_compdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11493001396580220228ull);
    vlSelf->__PVT__dealloc_compfifo_vector_ccn = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2998429520734936392ull);
    vlSelf->__PVT__clr_unused_compbuff_num = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15920510751932765253ull);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        VL_SCOPED_RAND_RESET_W(144, vlSelf->__PVT__wrdata_compfifo_0[__Vi0], __VscopeHash, 4553809556922581177ull);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        VL_SCOPED_RAND_RESET_W(144, vlSelf->__PVT__wrdata_compfifo_1[__Vi0], __VscopeHash, 15273247821486174417ull);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        VL_SCOPED_RAND_RESET_W(144, vlSelf->__PVT__wrdata_compfifo_2[__Vi0], __VscopeHash, 14830905056212964982ull);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        VL_SCOPED_RAND_RESET_W(144, vlSelf->__PVT__wrdata_compfifo_3[__Vi0], __VscopeHash, 6279446009904828568ull);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        VL_SCOPED_RAND_RESET_W(512, vlSelf->__PVT__rddata_compfifo[__Vi0], __VscopeHash, 17434630428707514003ull);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__rdbe_compfifo[__Vi0] = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 4467187913510339067ull);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__valid_location[__Vi0] = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 11727546928537498072ull);
    }
    vlSelf->__PVT__buff_avail = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4003695141261043830ull);
    vlSelf->__PVT__wren_compfifo_0 = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11641664030405354581ull);
    vlSelf->__PVT__wren_compfifo_1 = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1911227168858850065ull);
    vlSelf->__PVT__wren_compfifo_2 = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14828044613656403528ull);
    vlSelf->__PVT__wren_compfifo_3 = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4543837049092736964ull);
    vlSelf->__PVT__rden_compfifo_0_1st = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7437527899258343505ull);
    vlSelf->__PVT__rden_compfifo_1_1st = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11096754769242359195ull);
    vlSelf->__PVT__rden_compfifo_2_1st = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12274155435694399640ull);
    vlSelf->__PVT__rden_compfifo_3_1st = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3663669942162033135ull);
    vlSelf->__PVT__rden_compfifo_0_2nd = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16769250656699302925ull);
    vlSelf->__PVT__rden_compfifo_1_2nd = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11404739626279692521ull);
    vlSelf->__PVT__rden_compfifo_2_2nd = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16400602906254096094ull);
    vlSelf->__PVT__rden_compfifo_3_2nd = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 37176650557738899ull);
    vlSelf->__PVT__rden_compfifo_0 = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16960064980850418663ull);
    vlSelf->__PVT__rden_compfifo_1 = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1844686297432527898ull);
    vlSelf->__PVT__rden_compfifo_2 = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4580881241672582450ull);
    vlSelf->__PVT__rden_compfifo_3 = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2756349331728894564ull);
    vlSelf->__PVT__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12445131521815885622ull);
    vlSelf->__PVT__read_datareuse_compdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4772918123499626993ull);
    vlSelf->__PVT__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7237931405911008832ull);
    vlSelf->__PVT__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15400609914466745207ull);
    vlSelf->__PVT__p = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14074675935524643836ull);
    vlSelf->__PVT__q = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 8861071527689086543ull);
    vlSelf->__PVT__r = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16978132545290669629ull);
    vlSelf->__PVT__buff_avail_oct0 = VL_SCOPED_RAND_RESET_I(8, __VscopeHash, 4128974795626836601ull);
    vlSelf->__PVT__buff_avail_oct1 = VL_SCOPED_RAND_RESET_I(8, __VscopeHash, 1736863601195689092ull);
    vlSelf->__PVT__buff_avail_oct2 = VL_SCOPED_RAND_RESET_I(8, __VscopeHash, 11774851586358858710ull);
    vlSelf->__PVT__buff_avail_oct3 = VL_SCOPED_RAND_RESET_I(8, __VscopeHash, 16530798065318184071ull);
    vlSelf->__PVT__buffavail_oct0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5939130533106430389ull);
    vlSelf->__PVT__buffavail_oct1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10146566725363828603ull);
    vlSelf->__PVT__buffavail_oct2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8535277126299576277ull);
    vlSelf->__PVT__buffavail_oct3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4644304722824971581ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11094960474604335786ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14625583225743124847ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 7036840451155437583ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 17659289228481582522ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 16940368093198659505ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5893035691759474818ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2107754391064714463ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7684218064415273140ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16522808075828811924ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14650530920962303954ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4507070385777829386ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1866370319230208772ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 9971700627945333971ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 5404733598325583240ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 11456096108144835654ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 842392700277770771ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8256889339234312507ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13680884055638010076ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9929533096105063944ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17152840388783879397ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3170632177077090595ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1646185227118034482ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 2557753306017294383ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 704718559415509146ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 5696309192819169105ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12672767607536262970ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17973478233426198758ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 228166620586056342ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5592982273635796183ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6286497106319326322ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7478075860015074076ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8276831801264376207ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 6613272456482109727ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 14659699738879729406ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 12307468085699458096ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 4925925290146599821ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8533059870692196728ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11383217378939328011ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15292547384710035873ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16574300858136759951ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7980085713460410398ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5640239850744099108ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 10447558686790342718ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 17150232227753105385ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 18373713670578114693ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14832549513768979850ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15903731305899522953ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6577498080702755927ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6667068668305556027ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11575330037350309682ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5049095300829450053ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9967569832035628996ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 14476635955323879621ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 16136248034598584028ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 14981361682637658147ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 9489205459476653599ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14906377233322732564ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10036211769507103493ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13083540617511639186ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6519303685986741745ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7740585940330447635ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14112286484795956833ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 16989561010712324442ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 7775109370852628191ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 6440934026535352128ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1446325699079593120ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12961372699937850820ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17132276438595428075ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17263209511871586076ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11255570348089799258ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13659023940095357117ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13156578003914620792ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 6443996630210587292ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 2891987528662765119ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 322687345642389419ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 123552339009601278ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8217170271262128413ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8587764392812113626ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13254420583782952375ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16632091401011240106ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11288864410843594048ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17461840077333382262ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 2915577933544797279ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 3483469348480352866ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 10708828743008452845ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6591201577422649089ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13404224658390138300ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7316101365058802023ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16258045524089068371ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1332898083264457272ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1209634159043250440ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1279618121563641381ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 1075997962013889587ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 11795077244665147315ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 11286869101458085904ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 10684432796573931191ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9858207191891629249ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7260126902629100158ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5568894194103606943ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14606568680154593346ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4852337691086849322ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18039854816409982914ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 16025338930282097036ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 12026387974312023047ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 11338079894246064597ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 140168777275013235ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2092093291333393998ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6928380437206227351ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2345352946148152202ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10844005535137051108ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11859592675289100064ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6024069172922297014ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 3931125219134852570ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 14878186372951054548ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 4747863643100972164ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 15129739784539280096ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7278704793372480646ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4136042187822031057ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4027974091810385005ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6671524612000112750ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9175657421519779104ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6097275088046503584ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 16732443589195672539ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 8521134258994622669ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 1552576252321993240ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8325783150783250475ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3704241899147504347ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11166702504844574900ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12544714825385213378ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9932616466195739169ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10807717769249146629ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14896349204692854205ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 18361577577877682399ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 9005537545181827789ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 7107271070093683265ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 7585588524917403819ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7381603471578246580ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6488066845495339500ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10092264111729917790ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7065314810215590859ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11200725990752714049ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8113784877543949611ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 16557669851678577874ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 11071815952092576118ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 1930614285739256135ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7457525033560532935ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10029981614819255702ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6976966489006013061ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10314815305024488547ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15575023294393383358ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7753240809893672656ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8880454492586036543ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 15629219955690747374ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 5263253279908574915ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 8221705979268789128ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 10141317503653820948ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12461069462361149606ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9324060986262016975ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11225834461489972213ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17348951284915889272ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17276780287698705472ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16499329196070116775ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 9886137811989468612ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 1369725096872424127ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 9389839913504917654ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6020494103974561460ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3123932063571372558ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2595702499928169737ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2306225766404441094ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5658098552083696746ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3865464803412059764ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14983660475876953018ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 5650730732424052922ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 941705170906180635ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 12580807595894706436ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 4853008038617882802ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11969673808284234690ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8222116139338282139ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10111002939024562755ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17788717828260273832ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10641724775365257872ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11661778573777617135ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 3598169045982768719ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 478760759374935085ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 2296664191609284126ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8645503238104858ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3860410876779444351ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 512670154503928561ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9542716801452963536ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15550355965234830225ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5686089649979457909ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13345887696738259037ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 13224426185524067024ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 9539109847186437266ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 15468480392507455539ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 11783164054170090709ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15553553465341992523ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3671046323157264712ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13948914364156523392ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3981174068974329808ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17521520692745256664ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7411543831218318463ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 1904657939161529003ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 13282504602754167398ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 6461081397143050538ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17107659211885780547ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 465063433403713790ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2333143876323366730ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10986713820101082279ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10798054197361702618ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8558535031653401591ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11054549305516985664ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 17449658145533185690ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 8246342201458685593ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 2064588376971109179ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 2379164241511869458ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2988299659946637180ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1136631053252684204ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17485496100145903321ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10483407950900633353ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6273860672615121457ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10807858120632851534ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 14622687427585115358ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 1312069849610510148ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 17007908030421466273ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 392560096049435497ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2324680324991641568ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9573550714672699257ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10020597663544034624ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1336949225748357635ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3934493979132473841ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4192738033318256482ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 4875332466065734350ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 8251582635754022391ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 8499223507752934663ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 5293343369635683801ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4710978861331281651ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6595936442905955720ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12853845320364080883ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11586480852713637212ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13127084690785395130ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17441195494199962430ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 8047109005035143129ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 2180777952057166313ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 4009811684819540689ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16497299157315623842ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17365458407432165097ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10999010742559912446ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11343612118972399926ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6232153863361646264ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8353216593985221542ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17134543671143912947ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 10122290754315026545ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 16011360651115795542ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 12746429921277225864ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 7920375203595649873ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15337449332967533410ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9048690708738721359ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12969770162997445879ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9340629757029244536ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3115643404459009667ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15527034860164647885ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 15268375697968394774ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 7898682537009891673ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 878434627454864171ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5511619630207455469ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5318371922103541167ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4362303646305450899ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17673358309876792599ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17087834841025356730ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4630876921779590898ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5824805117825750217ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 3924126454461012560ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 422774264829038034ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 17718559794342866350ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 3502082990228469144ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14575550528358725813ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8253819239993611126ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7467427414708028094ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 740598983692289630ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3094923545443900617ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7429581939139413417ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 9820383712639989709ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 9862361028053215514ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 5335201146143570691ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5269116366595922717ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6166426670075501970ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13874261228022571800ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11148031505402359908ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17557228270968933511ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11038126518230692286ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6775913543340976444ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 2448293450012271284ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 5714708317770140076ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 16928741560468572910ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 15171181832425203962ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10109106296084920324ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7049603884746720643ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11836150427930642194ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2740584162993733951ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3838606562107182950ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9071043875377874460ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 16260546682721065993ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 7434062198290019777ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 15182363814336639399ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7445445222317700019ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15808625037592349092ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9448197612103929846ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8339220396608219698ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 102475635737476231ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18030029405484183095ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15830832636131277844ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 12808638311939181395ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 485901456904765340ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 16772146151364598538ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 7024247891002230216ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10773715695926941112ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7190763280613881607ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4549786075428848818ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6752693473826963873ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10030477993704013600ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12202006209911900618ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 2322535786000391935ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 268361279941719206ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 2440472907994795892ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16862917667793949900ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14509867479906642312ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8902169897592342136ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11291835453156464060ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4453900319274999571ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12964949708184376169ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13557293861526338402ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 163299559290273922ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 9742311926000651742ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 9487670217500887577ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 12484552276405582719ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15759640021927632254ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10099888820983720488ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4156115557543591491ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11239660537947725943ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8592718656696754635ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7331445166102771613ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 14603398938650016012ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 11666316889095206861ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 7400682982624919379ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9067813711549260909ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2564281244989196900ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7406523200215901511ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9970376573699887640ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13708080880663537250ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17868834901904021889ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3695189064716592035ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 5716164353685405039ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 14583896060684644561ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 5215365911105806251ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 11164970537547077816ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17620411899451565311ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2000071569716566431ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 954074580830304719ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10687520345037313922ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17397885467049989583ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5438158249433129660ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 15226527359546147608ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 10653873211041217457ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 3396280410742591776ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15111220304862496275ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10598107676751824519ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7099727231192726338ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18023581201255147456ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1491444580827093841ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6312447926066670373ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 520032235976087542ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 15527612480613080020ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 286748545020812072ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 17261796133882960957ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 4270859080536226746ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7909177199022267114ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2343994581995747483ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10541759873317732080ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7690300451000954045ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13481214624726398586ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3627364387497565083ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 8531562914061283837ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 9201338316455559054ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 6178323649676560765ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16083097208977840201ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3658281534112570207ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4332583159795320108ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7499163388450815873ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5607102700160169982ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10340887193701326610ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16650461819499026442ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 10276200449696559100ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 17632709314742380052ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 5744719474065254480ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 13329344976494537872ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5290089628923495181ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10429359101730759381ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12879927738146061172ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11286909204861898295ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15928894495157562112ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7132241384752035101ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 4324756847507365062ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 11978023586292291898ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 13306133323171327180ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8000805005639707086ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6128682594675143871ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17991701445559904016ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4260929749739036448ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16519278487633390566ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11730576343126786920ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6108108372896337929ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 2546577464900728162ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 18197026686050044740ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 10780020142139652234ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 9326062237880742046ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3911509006785106088ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8819304525192639303ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13672855696668244194ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8616315092022681478ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2803017481766715774ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 213867129201870041ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 12221497187942586740ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 6691642858920552652ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 1864180401114498073ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11379069581469420052ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3996909327846618205ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13695099096863709890ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5178785460744844385ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12799279398430245428ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12969316826770142649ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14662698648467710140ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 5594572701997964716ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 12287438511320005163ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 3735746391271272777ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 4401277371237040581ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1250319008397749466ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7253287805423559303ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7376497827593946288ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18011030992628509166ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18101231900261906841ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5165333892859451835ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 13528533515065369507ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 399175703426680969ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 12620914654882038494ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10989617265545922815ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2280799082090148948ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18228148182181125638ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11725311683034495926ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18081499137387636504ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7180186812232687293ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1738022139698696290ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 4662897179640992390ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 3261489224108728503ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 12896339856879932973ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 5447170747668367956ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3493091188510934194ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1118256204629720653ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 722366267384710045ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6079150742730701715ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13540129454651728034ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4626477593876891692ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 10461117915230020979ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 1638560660212708583ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 13432045221591479381ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1739590876471977734ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5170782943991911113ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5482131673974937617ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13408316345241230464ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2356917847671895488ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1487017163665374599ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4749368433128720776ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 12128474800795870939ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 6928172637743056408ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 1638429548176656760ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 13307172986825215199ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15270104948607360512ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10346653034940934278ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16206813865899742871ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17245177495779430269ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12727362468402331414ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10555963055301460303ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 14682705998816542856ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 4415238812455133082ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 16605135042358179033ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5722236417464942335ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15588543470495934452ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18387260186120322549ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1630096883299486328ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18415864545872514157ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15808459942355665444ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5821170399019874280ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 16780874101795885621ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 11485262891740363958ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 14932260953230708407ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 7721882896172662457ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11790561743078409211ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9433361179448878471ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2532734460550808448ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12584729979113258031ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15425986728097733590ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5697132459189303578ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 12401778926318359851ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 18111134274819133892ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 13519960196035806187ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17810141816800832501ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4862047196525000647ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2209847101006207057ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6774639739489654531ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3178188370870070597ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16912776627123094556ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6944677167829424920ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 9810638582949130190ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 6862632894501942148ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 7280643798071891332ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 7296494454418238943ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11685367308326448291ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 810561479408468364ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9037517916017920652ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12860673309973163319ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16144882051802198434ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9391635874392916352ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 3101567785054644419ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 10474325827038949021ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 15069933732216616256ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8277545218847217267ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12139409910044270201ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12526992996530324028ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1222624227825149411ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6664788900359095640ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6571297799069054303ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13463267019596160657ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 11242252148852603827ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 18117045968835274058ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 10051626036438140213ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 16926419856421025388ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12964622057142782456ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9039936183666977498ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7898486410476084720ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17963663367038205366ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7287662807945795914ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7729489017647250929ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 17967529688198961172ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 14330047785496862476ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 5306943862778947425ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3203614425076520877ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17311559872589661871ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1256233252886449338ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17264736964497685562ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7780823776774913877ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3772241844030082069ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6697524738498958298ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 16197745670875096614ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 6811476940707817423ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 29092323076959709ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 4053365518447002042ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11569652654161989279ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3379520721846576049ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14172585456750516590ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16697578138917654507ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12457177992869248215ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1801951010136573946ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 739735161823578769ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 13065073133839117523ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 7495068361058736169ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10514618715234868308ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6544979749898485629ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1179491116632418193ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3885816773308088149ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13628767871056366292ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16314202939542141328ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6830289751819337571ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 3075398613879892657ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 13919778604571583293ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 11642941390275009783ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 9744025199618821925ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10194988194430999729ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18377770394527390139ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2403326002515634513ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17899378191385108752ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14834833428591312221ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12756839388980485510ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 12338421491591388878ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 6097226327775700232ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 8204712883650221159ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 835627136906197919ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16627505672088752750ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9989413081921040280ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8399839887228696681ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8979001398008489938ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5304519564419926482ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 515817419913531089ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 10397346191558409786ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 12674183405855047667ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 15244268070661900704ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 17521105284958475788ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2000283297585915366ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11734400525196174203ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8012847136632904276ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8584658915193769066ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17211904001804949535ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17393320211298507090ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 7075308096924784888ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 627826021995552532ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 15632572001843001833ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6466548478820929715ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1440358840613435880ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14596612551011919581ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6282914094394855606ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10099036066875545441ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3235761627864317835ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14074379891304800959ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 6295722422764012501ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 12974984482375451159ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 11034717339688539724ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 8800216911957105088ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 455345268604916396ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5242563275192168949ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12966249406646774846ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5345755468961526299ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14015093691678319931ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 438696882974980686ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 11205012736115883276ull);
    vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe = VL_SCOPED_RAND_RESET_Q(64, __VscopeHash, 14048939013752761283ull);
    VL_SCOPED_RAND_RESET_W(512, vlSelf->__Vcellout__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rddata, __VscopeHash, 1470764491599586014ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13388241413571700837ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3979239121479881585ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17335261490129499843ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8995854524660500130ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11194451356481597824ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16171122841647762302ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4646493587876076242ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3, __VscopeHash, 740311644185323811ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2, __VscopeHash, 4216963357625592813ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1, __VscopeHash, 10086949856910078197ull);
    VL_SCOPED_RAND_RESET_W(144, vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0, __VscopeHash, 13668842678916155046ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17775125301640961243ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17207130202583541491ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9904514555850297316ull);
    vlSelf->__Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0 = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7463417932952133053ull);
}
