{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455795404633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455795404634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 17:06:44 2016 " "Processing started: Thu Feb 18 17:06:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455795404634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455795404634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455795404634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1455795404773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405217 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_ShiftRight-Behave " "Found design unit 1: Testbench_ShiftRight-Behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftRight.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftRight.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_ShiftRight " "Found entity 1: Testbench_ShiftRight" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftRight.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftRight.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftLeft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftLeft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_ShiftLeft-Behave " "Found design unit 1: Testbench_ShiftLeft-Behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftLeft.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftLeft.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405220 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_ShiftLeft " "Found entity 1: Testbench_ShiftLeft" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftLeft.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_EightBitSubtractor-Behave " "Found design unit 1: Testbench_EightBitSubtractor-Behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitSubtractor.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitSubtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405222 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_EightBitSubtractor " "Found entity 1: Testbench_EightBitSubtractor" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitSubtractor.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_EightBitAdder-Behave " "Found design unit 1: Testbench_EightBitAdder-Behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitAdder.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitAdder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405223 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_EightBitAdder " "Found entity 1: Testbench_EightBitAdder" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitAdder.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_ALU-Behave " "Found design unit 1: Testbench_ALU-Behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_ALU.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ALU.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_ALU " "Found entity 1: Testbench_ALU" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Testbench_ALU.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRight-Struct " "Found design unit 1: ShiftRight-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405227 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-Struct " "Found design unit 1: ShiftLeft-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405230 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405232 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INVERTER-Behave " "Found design unit 1: INVERTER-Behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405234 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ANDTwo-Behave " "Found design unit 2: ANDTwo-Behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405234 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ORTwo-Behave " "Found design unit 3: ORTwo-Behave" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405234 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405234 ""} { "Info" "ISGN_ENTITY_NAME" "2 ANDTwo " "Found entity 2: ANDTwo" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405234 ""} { "Info" "ISGN_ENTITY_NAME" "3 ORTwo " "Found entity 3: ORTwo" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitSubtractor-Struct " "Found design unit 1: EightBitSubtractor-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405236 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitSubtractor " "Found entity 1: EightBitSubtractor" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitAdder-Struct " "Found design unit 1: EightBitAdder-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405237 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitAdder " "Found entity 1: EightBitAdder" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EE224_Components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EE224_Components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components " "Found design unit 1: EE224_Components" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/EE224_Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EE224_Components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd 10 5 " "Found 10 design units, including 5 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORTwo-Struct " "Found design unit 1: XORTwo-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FullAdder-Struct " "Found design unit 2: FullAdder-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 TwosComplement-Struct " "Found design unit 3: TwosComplement-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Multiplexer-Struct " "Found design unit 4: Multiplexer-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 FourOneMux-Struct " "Found design unit 5: FourOneMux-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORTwo " "Found entity 1: XORTwo" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Found entity 2: FullAdder" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_ENTITY_NAME" "3 TwosComplement " "Found entity 3: TwosComplement" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_ENTITY_NAME" "4 Multiplexer " "Found entity 4: Multiplexer" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""} { "Info" "ISGN_ENTITY_NAME" "5 FourOneMux " "Found entity 5: FourOneMux" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455795405241 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455795405241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455795405241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1455795405306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "scan_instance" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405319 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state Scan_Chain.vhd(66) " "VHDL Process Statement warning at Scan_Chain.vhd(66): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1455795405321 "|TopLevel|Scan_Chain:scan_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Scan_Chain.vhd(66) " "VHDL Process Statement warning at Scan_Chain.vhd(66): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1455795405321 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_update Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_update\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405322 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_shift Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_shift\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405322 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_capture Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_capture\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405322 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_DR Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_DR\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_idle Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_idle\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[0\]\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[1\]\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[2\]\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[3\]\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[4\]\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[5\]\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[6\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[6\]\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405323 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[7\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[7\]\" at Scan_Chain.vhd(66)" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455795405324 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "In_Reg" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" "Out_Reg" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:dut_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:dut_instance\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "dut_instance" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAdder ALU:dut_instance\|EightBitAdder:ea " "Elaborating entity \"EightBitAdder\" for hierarchy \"ALU:dut_instance\|EightBitAdder:ea\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" "ea" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405367 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m EightBitAdder.vhd(13) " "VHDL Signal Declaration warning at EightBitAdder.vhd(13): used explicit default value for signal \"m\" because signal was never assigned a value" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1455795405367 "|TopLevel|ALU:dut_instance|EightBitAdder:ea"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" "f0" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORTwo ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\|XORTwo:x1 " "Elaborating entity \"XORTwo\" for hierarchy \"ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\|XORTwo:x1\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "x1" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\|XORTwo:x1\|INVERTER:n1 " "Elaborating entity \"INVERTER\" for hierarchy \"ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\|XORTwo:x1\|INVERTER:n1\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "n1" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDTwo ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\|XORTwo:x1\|ANDTwo:a1 " "Elaborating entity \"ANDTwo\" for hierarchy \"ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\|XORTwo:x1\|ANDTwo:a1\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "a1" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORTwo ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\|XORTwo:x1\|ORTwo:o1 " "Elaborating entity \"ORTwo\" for hierarchy \"ALU:dut_instance\|EightBitAdder:ea\|FullAdder:f0\|XORTwo:x1\|ORTwo:o1\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "o1" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitSubtractor ALU:dut_instance\|EightBitSubtractor:es " "Elaborating entity \"EightBitSubtractor\" for hierarchy \"ALU:dut_instance\|EightBitSubtractor:es\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" "es" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement ALU:dut_instance\|EightBitSubtractor:es\|TwosComplement:t0 " "Elaborating entity \"TwosComplement\" for hierarchy \"ALU:dut_instance\|EightBitSubtractor:es\|TwosComplement:t0\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd" "t0" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405446 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o Components.vhd(66) " "VHDL Signal Declaration warning at Components.vhd(66): used explicit default value for signal \"o\" because signal was never assigned a value" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1455795405446 "|TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ALU:dut_instance\|ShiftLeft:sl " "Elaborating entity \"ShiftLeft\" for hierarchy \"ALU:dut_instance\|ShiftLeft:sl\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" "sl" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405536 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m ShiftLeft.vhd(14) " "VHDL Signal Declaration warning at ShiftLeft.vhd(14): used explicit default value for signal \"m\" because signal was never assigned a value" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1455795405537 "|TopLevel|ALU:dut_instance|ShiftLeft:sl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer ALU:dut_instance\|ShiftLeft:sl\|Multiplexer:m00 " "Elaborating entity \"Multiplexer\" for hierarchy \"ALU:dut_instance\|ShiftLeft:sl\|Multiplexer:m00\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" "m00" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ALU:dut_instance\|ShiftRight:sr " "Elaborating entity \"ShiftRight\" for hierarchy \"ALU:dut_instance\|ShiftRight:sr\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" "sr" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourOneMux ALU:dut_instance\|FourOneMux:m0 " "Elaborating entity \"FourOneMux\" for hierarchy \"ALU:dut_instance\|FourOneMux:m0\"" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" "m0" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455795405624 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1455795406224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1455795406677 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1455795406677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1455795406677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1455795406677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455795406766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 17:06:46 2016 " "Processing ended: Thu Feb 18 17:06:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455795406766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455795406766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455795406766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455795406766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455795407904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455795407904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 17:06:47 2016 " "Processing started: Thu Feb 18 17:06:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455795407904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455795407904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455795407904 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1455795407959 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1455795407969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1455795408008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1455795408008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1455795408223 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1455795408234 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455795408362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455795408362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455795408362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455795408362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455795408362 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1455795408362 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDO " "Pin TDO not assigned to an exact location on the device" {  } { { "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" { TDO } } } { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 8 -1 0 } } { "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shyam/Desktop/f18/" { { 0 { 0 ""} 0 1228 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455795408382 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCLK " "Pin TCLK not assigned to an exact location on the device" {  } { { "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" { TCLK } } } { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 10 -1 0 } } { "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shyam/Desktop/f18/" { { 0 { 0 ""} 0 1230 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455795408382 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TRST " "Pin TRST not assigned to an exact location on the device" {  } { { "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" { TRST } } } { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 11 -1 0 } } { "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shyam/Desktop/f18/" { { 0 { 0 ""} 0 1231 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455795408382 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TMS " "Pin TMS not assigned to an exact location on the device" {  } { { "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" { TMS } } } { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 9 -1 0 } } { "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TMS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shyam/Desktop/f18/" { { 0 { 0 ""} 0 1229 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455795408382 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDI " "Pin TDI not assigned to an exact location on the device" {  } { { "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/shyam/altera/12.0/quartus/linux/pin_planner.ppl" { TDI } } } { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 7 -1 0 } } { "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/shyam/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shyam/Desktop/f18/" { { 0 { 0 ""} 0 1227 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455795408382 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1455795408382 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1455795408456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1455795408459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1455795408461 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1455795408469 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1455795408469 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455795408470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455795408470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TCLK " "   1.000         TCLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455795408470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TRST " "   1.000         TRST" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455795408470 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455795408470 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1455795408475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1455795408476 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1455795408485 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TCLK Global clock in PIN 18 " "Automatically promoted signal \"TCLK\" to use Global clock in PIN 18" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 10 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1455795408495 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "TRST Global clock in PIN 20 " "Automatically promoted some destinations of signal \"TRST\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\]\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[1\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[1\]\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[8\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[8\]\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\]\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\]\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ALU:dut_instance\|ShiftLeft:sl\|Multiplexer:m10\|ANDTwo:a1\|c~0 " "Destination \"ALU:dut_instance\|ShiftLeft:sl\|Multiplexer:m10\|ANDTwo:a1\|c~0\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\]\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[2\]~0 " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[2\]~0\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[16\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[16\]\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[16\]~1 " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[16\]~1\" may be non-global or may not use global clock" {  } { { "../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455795408495 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1 1455795408495 ""}  } { { "../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" "" { Text "/home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1455795408495 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1455795408495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1455795408499 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1455795408514 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1455795408514 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1455795408542 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1455795408543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1455795408543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1455795408543 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1455795408546 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1455795408546 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1455795408546 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 23 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1455795408548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1455795408548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1455795408548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1455795408548 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1455795408548 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1455795408548 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1455795408561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1455795408655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1455795408887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1455795408890 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1455795409257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1455795409257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1455795409278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/shyam/Desktop/f18/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1455795409486 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1455795409486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1455795409870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1455795409871 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1455795409871 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1455795409891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455795409977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 17:06:49 2016 " "Processing ended: Thu Feb 18 17:06:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455795409977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455795409977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455795409977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455795409977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455795411609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455795411610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 17:06:51 2016 " "Processing started: Thu Feb 18 17:06:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455795411610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455795411610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455795411610 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1455795411671 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1455795411770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1455795411814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1455795411814 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1455795411850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455795412041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455795412042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 17:06:51 2016 " "Processing started: Thu Feb 18 17:06:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455795412042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455795412042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455795412042 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1455795412350 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1455795412354 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1455795412382 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1455795412407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455795412460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 17:06:52 2016 " "Processing ended: Thu Feb 18 17:06:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455795412460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455795412460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455795412460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455795412460 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1455795412464 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1455795412466 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TCLK TCLK " "create_clock -period 1.000 -name TCLK TCLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1455795412469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TRST TRST " "create_clock -period 1.000 -name TRST TRST" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1455795412469 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1455795412469 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1455795412476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1455795412488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.656 " "Worst-case setup slack is -10.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.656      -307.866 TCLK  " "  -10.656      -307.866 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.467       -16.147 TRST  " "   -3.467       -16.147 TRST " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455795412489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.077 " "Worst-case hold slack is 1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 TCLK  " "    1.077         0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659         0.000 TRST  " "    1.659         0.000 TRST " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455795412491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.864 " "Worst-case recovery slack is -0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864        -4.320 TCLK  " "   -0.864        -4.320 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455795412492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.810 " "Worst-case removal slack is 0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810         0.000 TCLK  " "    0.810         0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455795412493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 TCLK  " "   -2.289        -2.289 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 TRST  " "   -2.289        -2.289 TRST " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455795412494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455795412494 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1455795412539 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1455795412548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1455795412548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455795412579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 17:06:52 2016 " "Processing ended: Thu Feb 18 17:06:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455795412579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455795412579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455795412579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455795412579 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1455795412661 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455795412661 ""}
