<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="canny" solutionName="solution1" date="2022-11-13T22:12:36.094+0800"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="canny" solutionName="solution1" date="2022-11-13T22:12:36.007+0800"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="canny" solutionName="solution1" date="2022-11-13T22:12:35.998+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="canny" solutionName="solution1" date="2022-11-13T22:12:13.260+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dst' (canny.cpp:15:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="canny" solutionName="solution1" date="2022-11-13T22:11:17.813+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'src' (canny.cpp:15:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="canny" solutionName="solution1" date="2022-11-13T22:11:17.774+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'lowerThresh' (canny.cpp:14:97)" projectName="canny" solutionName="solution1" date="2022-11-13T22:11:03.620+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'upperThresh' (canny.cpp:14:80)" projectName="canny" solutionName="solution1" date="2022-11-13T22:11:03.589+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find source file canny.hpp; skipping it." projectName="canny" solutionName="solution1" date="2022-11-13T22:10:23.651+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'canny.hpp'" projectName="canny" solutionName="solution1" date="2022-11-13T22:10:19.095+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set upperThresh__lowerThresh__return_group [add_wave_group upperThresh__lowerThresh__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/interrupt -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BRESP -into $upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RRESP -into $upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RDATA -into $upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARADDR -into $upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WSTRB -into $upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WDATA -into $upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWADDR -into $upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_TDATA -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_canny_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/LENGTH_src -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/LENGTH_dst -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/LENGTH_upperThresh -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/LENGTH_lowerThresh -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_upperThresh__lowerThresh__return_group [add_wave_group upperThresh__lowerThresh__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_canny_top/control_INTERRUPT -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_BRESP -into $tb_upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_BREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_BVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_RRESP -into $tb_upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_RDATA -into $tb_upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_RREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_RVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_ARREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_ARVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_ARADDR -into $tb_upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_WSTRB -into $tb_upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_WDATA -into $tb_upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_WREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_WVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_AWREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_AWVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/control_AWADDR -into $tb_upperThresh__lowerThresh__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_canny_top/dst_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_canny_top/src_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config canny.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;127000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;80964000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 80992800 ps : File &quot;C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny.autotb.v&quot; Line 356&#xD;&#xA;run: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1251.504 ; gain = 0.000&#xD;&#xA;## quit" projectName="canny" solutionName="solution1" date="2022-11-13T22:18:25.062+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:54]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.canny_flow_control_loop_pipe_seq...&#xD;&#xA;Compiling module xil_defaultlib.canny_canny_Pipeline_read_img&#xD;&#xA;Compiling module xil_defaultlib.canny_mux_2544_32_1_1(ID=1,din25...&#xD;&#xA;Compiling module xil_defaultlib.canny_mux_325_32_1_1(ID=1,din32_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mux_315_32_1_1(ID=1,din31_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mux_2511_32_1_1(ID=1,din25...&#xD;&#xA;Compiling module xil_defaultlib.canny_sdiv_16ns_11s_10_20_1_divi...&#xD;&#xA;Compiling module xil_defaultlib.canny_sdiv_16ns_11s_10_20_1(NUM_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_17s_7s_17_4_1_DSP4...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_17s_7s_17_4_1(ID=1...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_17s_6ns_17_4_1_DSP...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_17s_6ns_17_4_1(ID=...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_17s_7s_17ns_17_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_17s_6ns_17ns_17...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_mul_sub_17s_6ns_17ns_1...&#xD;&#xA;Compiling module xil_defaultlib.canny_ama_addmuladd_17s_17s_6ns_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_11s_11s_22_4_1_DSP...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_11s_11s_22_4_1(ID=...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_11s_11s_22s_22_...&#xD;&#xA;Compiling module xil_defaultlib.canny_canny_Pipeline_idx_idy&#xD;&#xA;Compiling module xil_defaultlib.canny_canny_Pipeline_rest_result&#xD;&#xA;Compiling module xil_defaultlib.canny_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.canny_regslice_both&#xD;&#xA;Compiling module xil_defaultlib.canny&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=17000,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_canny_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot canny&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/canny/xsim_script.tcl&#xD;&#xA;# xsim {canny} -view {{canny_dataflow_ana.wcfg}} -tclbatch {canny.tcl} -protoinst {canny.protoinst}" projectName="canny" solutionName="solution1" date="2022-11-13T22:17:22.691+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:46]" projectName="canny" solutionName="solution1" date="2022-11-13T22:17:02.176+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:24]" projectName="canny" solutionName="solution1" date="2022-11-13T22:17:02.165+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:34]" projectName="canny" solutionName="solution1" date="2022-11-13T22:16:58.331+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'canny.hpp'" projectName="canny" solutionName="solution1" date="2022-11-13T22:16:32.035+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'canny.hpp'" projectName="canny" solutionName="solution1" date="2022-11-13T22:12:30.543+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
