v 20010722
T 500 7200 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4097
T 2000 950 5 10 0 0 0 0
device=4097
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:12
T 2000 1550 5 10 0 0 0 0
net=VDD:24
P 0 700 200 700 1
{
T 100 750 5 8 1 1 0 0
pin1=13
T 350 700 3 8 1 1 0 0
label=EN
T 350 700 5 8 0 1 0 2
type=in
}
L 350 824 578 824 3 0 0 0 -1 -1
V 250 700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 2100 300 2100 1
{
T 100 2150 5 8 1 1 0 0
pin2=17
T 350 2100 3 8 1 1 0 0
label=YC
T 350 2100 5 8 0 1 0 2
type=io
}
P 0 5300 300 5300 1
{
T 100 5350 5 8 1 1 0 0
pin3=1
T 350 5300 3 8 1 1 0 0
label=XC
T 350 5300 5 8 0 1 0 2
type=io
}
P 0 3300 300 3300 1
{
T 100 3350 5 8 1 1 0 0
pin4=14
T 350 3300 3 8 1 1 0 0
label=C
T 350 3300 5 8 0 1 0 2
type=in
}
P 0 3700 300 3700 1
{
T 100 3750 5 8 1 1 0 0
pin5=11
T 350 3700 3 8 1 1 0 0
label=B
T 350 3700 5 8 0 1 0 2
type=in
}
P 0 4100 300 4100 1
{
T 100 4150 5 8 1 1 0 0
pin6=10
T 350 4100 3 8 1 1 0 0
label=A
T 350 4100 5 8 0 1 0 2
type=in
}
P 1600 700 1300 700 1
{
T 1400 750 5 8 1 1 0 0
pin7=15
T 1250 700 3 8 1 1 0 6
label=Y7
T 1250 700 5 8 0 1 0 8
type=io
}
P 1600 1100 1300 1100 1
{
T 1400 1150 5 8 1 1 0 0
pin8=16
T 1250 1100 3 8 1 1 0 6
label=Y6
T 1250 1100 5 8 0 1 0 8
type=io
}
P 1600 1500 1300 1500 1
{
T 1400 1550 5 8 1 1 0 0
pin9=18
T 1250 1500 3 8 1 1 0 6
label=Y5
T 1250 1500 5 8 0 1 0 8
type=io
}
P 1600 1900 1300 1900 1
{
T 1400 1950 5 8 1 1 0 0
pin10=19
T 1250 1900 3 8 1 1 0 6
label=Y4
T 1250 1900 5 8 0 1 0 8
type=io
}
P 1600 2300 1300 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin11=20
T 1250 2300 3 8 1 1 0 6
label=Y3
T 1250 2300 5 8 0 1 0 8
type=io
}
P 1600 2700 1300 2700 1
{
T 1400 2750 5 8 1 1 0 0
pin12=21
T 1250 2700 3 8 1 1 0 6
label=Y2
T 1250 2700 5 8 0 1 0 8
type=io
}
P 1600 3100 1300 3100 1
{
T 1400 3150 5 8 1 1 0 0
pin13=22
T 1250 3100 3 8 1 1 0 6
label=Y1
T 1250 3100 5 8 0 1 0 8
type=io
}
P 1600 3500 1300 3500 1
{
T 1400 3550 5 8 1 1 0 0
pin14=23
T 1250 3500 3 8 1 1 0 6
label=Y0
T 1250 3500 5 8 0 1 0 8
type=io
}
P 1600 3900 1300 3900 1
{
T 1400 3950 5 8 1 1 0 0
pin15=2
T 1250 3900 3 8 1 1 0 6
label=X7
T 1250 3900 5 8 0 1 0 8
type=io
}
P 1600 4300 1300 4300 1
{
T 1400 4350 5 8 1 1 0 0
pin16=3
T 1250 4300 3 8 1 1 0 6
label=X6
T 1250 4300 5 8 0 1 0 8
type=io
}
P 1600 4700 1300 4700 1
{
T 1400 4750 5 8 1 1 0 0
pin17=4
T 1250 4700 3 8 1 1 0 6
label=X5
T 1250 4700 5 8 0 1 0 8
type=io
}
P 1600 5100 1300 5100 1
{
T 1400 5150 5 8 1 1 0 0
pin18=5
T 1250 5100 3 8 1 1 0 6
label=X4
T 1250 5100 5 8 0 1 0 8
type=io
}
P 1600 5500 1300 5500 1
{
T 1400 5550 5 8 1 1 0 0
pin19=6
T 1250 5500 3 8 1 1 0 6
label=X3
T 1250 5500 5 8 0 1 0 8
type=io
}
P 1600 5900 1300 5900 1
{
T 1400 5950 5 8 1 1 0 0
pin20=7
T 1250 5900 3 8 1 1 0 6
label=X2
T 1250 5900 5 8 0 1 0 8
type=io
}
P 1600 6300 1300 6300 1
{
T 1400 6350 5 8 1 1 0 0
pin21=8
T 1250 6300 3 8 1 1 0 6
label=X1
T 1250 6300 5 8 0 1 0 8
type=io
}
P 1600 6700 1300 6700 1
{
T 1400 6750 5 8 1 1 0 0
pin22=9
T 1250 6700 3 8 1 1 0 6
label=X0
T 1250 6700 5 8 0 1 0 8
type=io
}
B 300 300 1000 6800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
