
STATION-PROJET.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007528  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080076f8  080076f8  000176f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b14  08007b14  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08007b14  08007b14  00017b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b1c  08007b1c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b1c  08007b1c  00017b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b20  08007b20  00017b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007b24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  200001e0  08007d04  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08007d04  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000108c7  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002244  00000000  00000000  00030ad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00032d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb8  00000000  00000000  00033ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027101  00000000  00000000  00034788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114fd  00000000  00000000  0005b889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0fcf  00000000  00000000  0006cd86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015dd55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000491c  00000000  00000000  0015dda8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080076e0 	.word	0x080076e0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	080076e0 	.word	0x080076e0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b090      	sub	sp, #64	; 0x40
 8000f90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fa2:	4b8b      	ldr	r3, [pc, #556]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	4a8a      	ldr	r2, [pc, #552]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fa8:	f043 0310 	orr.w	r3, r3, #16
 8000fac:	6313      	str	r3, [r2, #48]	; 0x30
 8000fae:	4b88      	ldr	r3, [pc, #544]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	f003 0310 	and.w	r3, r3, #16
 8000fb6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fba:	4b85      	ldr	r3, [pc, #532]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a84      	ldr	r2, [pc, #528]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc6:	4b82      	ldr	r3, [pc, #520]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fce:	627b      	str	r3, [r7, #36]	; 0x24
 8000fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd2:	4b7f      	ldr	r3, [pc, #508]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd6:	4a7e      	ldr	r2, [pc, #504]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fd8:	f043 0302 	orr.w	r3, r3, #2
 8000fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fde:	4b7c      	ldr	r3, [pc, #496]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	623b      	str	r3, [r7, #32]
 8000fe8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fea:	4b79      	ldr	r3, [pc, #484]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a78      	ldr	r2, [pc, #480]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000ff0:	f043 0308 	orr.w	r3, r3, #8
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b76      	ldr	r3, [pc, #472]	; (80011d0 <MX_GPIO_Init+0x244>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0308 	and.w	r3, r3, #8
 8000ffe:	61fb      	str	r3, [r7, #28]
 8001000:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001002:	4b73      	ldr	r3, [pc, #460]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	4a72      	ldr	r2, [pc, #456]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001008:	f043 0304 	orr.w	r3, r3, #4
 800100c:	6313      	str	r3, [r2, #48]	; 0x30
 800100e:	4b70      	ldr	r3, [pc, #448]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001012:	f003 0304 	and.w	r3, r3, #4
 8001016:	61bb      	str	r3, [r7, #24]
 8001018:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	4b6d      	ldr	r3, [pc, #436]	; (80011d0 <MX_GPIO_Init+0x244>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	4a6c      	ldr	r2, [pc, #432]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001020:	f043 0301 	orr.w	r3, r3, #1
 8001024:	6313      	str	r3, [r2, #48]	; 0x30
 8001026:	4b6a      	ldr	r3, [pc, #424]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	617b      	str	r3, [r7, #20]
 8001030:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001032:	4b67      	ldr	r3, [pc, #412]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4a66      	ldr	r2, [pc, #408]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001038:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4b64      	ldr	r3, [pc, #400]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800104a:	4b61      	ldr	r3, [pc, #388]	; (80011d0 <MX_GPIO_Init+0x244>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a60      	ldr	r2, [pc, #384]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b5e      	ldr	r3, [pc, #376]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001062:	4b5b      	ldr	r3, [pc, #364]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a5a      	ldr	r2, [pc, #360]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001068:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b58      	ldr	r3, [pc, #352]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001076:	60bb      	str	r3, [r7, #8]
 8001078:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800107a:	4b55      	ldr	r3, [pc, #340]	; (80011d0 <MX_GPIO_Init+0x244>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	4a54      	ldr	r2, [pc, #336]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001080:	f043 0320 	orr.w	r3, r3, #32
 8001084:	6313      	str	r3, [r2, #48]	; 0x30
 8001086:	4b52      	ldr	r3, [pc, #328]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	f003 0320 	and.w	r3, r3, #32
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001092:	4b4f      	ldr	r3, [pc, #316]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	4a4e      	ldr	r2, [pc, #312]	; (80011d0 <MX_GPIO_Init+0x244>)
 8001098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800109c:	6313      	str	r3, [r2, #48]	; 0x30
 800109e:	4b4c      	ldr	r3, [pc, #304]	; (80011d0 <MX_GPIO_Init+0x244>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE4 PE3 PE2 PE1
                           PE0 PE5 PE6 PE8
                           PE9 PE11 PE14 PE7
                           PE10 PE12 PE15 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1
 80010aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ae:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b0:	2303      	movs	r3, #3
 80010b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010bc:	4619      	mov	r1, r3
 80010be:	4845      	ldr	r0, [pc, #276]	; (80011d4 <MX_GPIO_Init+0x248>)
 80010c0:	f000 fe26 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG15 PG11
                           PG12 PG10 PG9 PG8
                           PG7 PG6 PG1 PG3
                           PG2 PG0 PG5 PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_11
 80010c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010c8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ca:	2303      	movs	r3, #3
 80010cc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010d6:	4619      	mov	r1, r3
 80010d8:	483f      	ldr	r0, [pc, #252]	; (80011d8 <MX_GPIO_Init+0x24c>)
 80010da:	f000 fe19 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB5 PB4 PB3
                           PB9 PB6 PB13 PB12
                           PB2 PB10 PB1 PB0
                           PB11 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3
 80010de:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80010e2:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_13|GPIO_PIN_12
                          |GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e4:	2303      	movs	r3, #3
 80010e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010f0:	4619      	mov	r1, r3
 80010f2:	483a      	ldr	r0, [pc, #232]	; (80011dc <MX_GPIO_Init+0x250>)
 80010f4:	f000 fe0c 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD0 PD5
                           PD3 PD1 PD4 PD2
                           PD15 PD10 PD14 PD9
                           PD8 PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_5
 80010f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010fc:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_2
                          |GPIO_PIN_15|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_9
                          |GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fe:	2303      	movs	r3, #3
 8001100:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001106:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800110a:	4619      	mov	r1, r3
 800110c:	4834      	ldr	r0, [pc, #208]	; (80011e0 <MX_GPIO_Init+0x254>)
 800110e:	f000 fdff 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC12 PC11 PC10 PC13
                           PC14 PC15 PC9 PC8
                           PC7 PC6 PC3 PC0
                           PC1 PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_13
 8001112:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001116:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001118:	2303      	movs	r3, #3
 800111a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001120:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001124:	4619      	mov	r1, r3
 8001126:	482f      	ldr	r0, [pc, #188]	; (80011e4 <MX_GPIO_Init+0x258>)
 8001128:	f000 fdf2 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA12 PA11 PA10
                           PA1 PA0 PA4 PA2
                           PA6 PA5 PA3 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10
 800112c:	f649 43ff 	movw	r3, #40191	; 0x9cff
 8001130:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_2
                          |GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001132:	2303      	movs	r3, #3
 8001134:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800113e:	4619      	mov	r1, r3
 8001140:	4829      	ldr	r0, [pc, #164]	; (80011e8 <MX_GPIO_Init+0x25c>)
 8001142:	f000 fde5 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 8001146:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800114a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800114c:	2303      	movs	r3, #3
 800114e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001154:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001158:	4619      	mov	r1, r3
 800115a:	4824      	ldr	r0, [pc, #144]	; (80011ec <MX_GPIO_Init+0x260>)
 800115c:	f000 fdd8 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI3 PI2
                           PI5 PI7 PI10 PI6
                           PI1 PI12 PI9 PI0
                           PI11 PI13 PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2
 8001160:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001164:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6
                          |GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001166:	2303      	movs	r3, #3
 8001168:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800116e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001172:	4619      	mov	r1, r3
 8001174:	481e      	ldr	r0, [pc, #120]	; (80011f0 <MX_GPIO_Init+0x264>)
 8001176:	f000 fdcb 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 800117a:	23ff      	movs	r3, #255	; 0xff
 800117c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001186:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800118a:	4619      	mov	r1, r3
 800118c:	4819      	ldr	r0, [pc, #100]	; (80011f4 <MX_GPIO_Init+0x268>)
 800118e:	f000 fdbf 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF7 PF6 PF5
                           PF10 PF9 PF8 PF12
                           PF15 PF13 PF14 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001192:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001196:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_12
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001198:	2303      	movs	r3, #3
 800119a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011a4:	4619      	mov	r1, r3
 80011a6:	4814      	ldr	r0, [pc, #80]	; (80011f8 <MX_GPIO_Init+0x26c>)
 80011a8:	f000 fdb2 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH13 PH14 PH4
                           PH5 PH3 PH2 PH12
                           PH7 PH9 PH11 PH6
                           PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 80011ac:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80011b0:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011b2:	2303      	movs	r3, #3
 80011b4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80011ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011be:	4619      	mov	r1, r3
 80011c0:	480e      	ldr	r0, [pc, #56]	; (80011fc <MX_GPIO_Init+0x270>)
 80011c2:	f000 fda5 	bl	8001d10 <HAL_GPIO_Init>

}
 80011c6:	bf00      	nop
 80011c8:	3740      	adds	r7, #64	; 0x40
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40021800 	.word	0x40021800
 80011dc:	40020400 	.word	0x40020400
 80011e0:	40020c00 	.word	0x40020c00
 80011e4:	40020800 	.word	0x40020800
 80011e8:	40020000 	.word	0x40020000
 80011ec:	40022400 	.word	0x40022400
 80011f0:	40022000 	.word	0x40022000
 80011f4:	40022800 	.word	0x40022800
 80011f8:	40021400 	.word	0x40021400
 80011fc:	40021c00 	.word	0x40021c00

08001200 <_write>:
#define NO_WIND 0.3
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int _write(int file ,char*ptr,int len){
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	b29a      	uxth	r2, r3
 8001210:	2364      	movs	r3, #100	; 0x64
 8001212:	68b9      	ldr	r1, [r7, #8]
 8001214:	4803      	ldr	r0, [pc, #12]	; (8001224 <_write+0x24>)
 8001216:	f003 f86f 	bl	80042f8 <HAL_UART_Transmit>
	return len;
 800121a:	687b      	ldr	r3, [r7, #4]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000264 	.word	0x20000264

08001228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800122c:	f000 fc01 	bl	8001a32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001230:	f000 f89a 	bl	8001368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001234:	f7ff feaa 	bl	8000f8c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001238:	f000 fb1e 	bl	8001878 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800123c:	f000 fa50 	bl	80016e0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  Tim1_Freq=HAL_RCC_GetPCLK2Freq()*2/TIM1->PSC; //APB2_PSC=2 et TIM_psc=5000-1
 8001240:	f001 fbd8 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8001244:	4603      	mov	r3, r0
 8001246:	005a      	lsls	r2, r3, #1
 8001248:	4b3d      	ldr	r3, [pc, #244]	; (8001340 <main+0x118>)
 800124a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800124c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001250:	ee07 3a90 	vmov	s15, r3
 8001254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001258:	4b3a      	ldr	r3, [pc, #232]	; (8001344 <main+0x11c>)
 800125a:	edc3 7a00 	vstr	s15, [r3]
  HAL_TIM_IC_Start_IT(&htim1,TIM_CHANNEL_1);
 800125e:	2100      	movs	r1, #0
 8001260:	4839      	ldr	r0, [pc, #228]	; (8001348 <main+0x120>)
 8001262:	f002 f883 	bl	800336c <HAL_TIM_IC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(TIM1_IC_IT_Flag){
 8001266:	4b39      	ldr	r3, [pc, #228]	; (800134c <main+0x124>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	b2db      	uxtb	r3, r3
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0fa      	beq.n	8001266 <main+0x3e>
		  // Calcul de la frquence dans les deux cas => Avant timer overflow : juste aprs timer overflow
		  Frequency = ccr1>=ccr0?(float)Tim1_Freq/(ccr1-ccr0) : (float)Tim1_Freq/((TIM1->ARR+ccr1)-ccr0);
 8001270:	4b37      	ldr	r3, [pc, #220]	; (8001350 <main+0x128>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	4b37      	ldr	r3, [pc, #220]	; (8001354 <main+0x12c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	429a      	cmp	r2, r3
 800127a:	d30e      	bcc.n	800129a <main+0x72>
 800127c:	4b31      	ldr	r3, [pc, #196]	; (8001344 <main+0x11c>)
 800127e:	edd3 6a00 	vldr	s13, [r3]
 8001282:	4b33      	ldr	r3, [pc, #204]	; (8001350 <main+0x128>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	4b33      	ldr	r3, [pc, #204]	; (8001354 <main+0x12c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	ee07 3a90 	vmov	s15, r3
 8001290:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001294:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001298:	e010      	b.n	80012bc <main+0x94>
 800129a:	4b2a      	ldr	r3, [pc, #168]	; (8001344 <main+0x11c>)
 800129c:	edd3 6a00 	vldr	s13, [r3]
 80012a0:	4b27      	ldr	r3, [pc, #156]	; (8001340 <main+0x118>)
 80012a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012a4:	4b2a      	ldr	r3, [pc, #168]	; (8001350 <main+0x128>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	441a      	add	r2, r3
 80012aa:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <main+0x12c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	ee07 3a90 	vmov	s15, r3
 80012b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012bc:	4b26      	ldr	r3, [pc, #152]	; (8001358 <main+0x130>)
 80012be:	edc3 7a00 	vstr	s15, [r3]
		  // la vitesse du vent correspond  la frqunce du signal capture multiplie par une constante
		  Wind_Speed=1.492*Frequency;
 80012c2:	4b25      	ldr	r3, [pc, #148]	; (8001358 <main+0x130>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff f95e 	bl	8000588 <__aeabi_f2d>
 80012cc:	a318      	add	r3, pc, #96	; (adr r3, 8001330 <main+0x108>)
 80012ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d2:	f7ff f9b1 	bl	8000638 <__aeabi_dmul>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4610      	mov	r0, r2
 80012dc:	4619      	mov	r1, r3
 80012de:	f7ff fc83 	bl	8000be8 <__aeabi_d2f>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a1d      	ldr	r2, [pc, #116]	; (800135c <main+0x134>)
 80012e6:	6013      	str	r3, [r2, #0]
		  ccr0=ccr1;
 80012e8:	4b19      	ldr	r3, [pc, #100]	; (8001350 <main+0x128>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a19      	ldr	r2, [pc, #100]	; (8001354 <main+0x12c>)
 80012ee:	6013      	str	r3, [r2, #0]
		  //Si la vitesse est ngligeable Wind_Speed = 0
		  Wind_Speed>NO_WIND?printf("Wind_Speed = %.3f\n\r",Wind_Speed):printf("Wind_Speed = 0.0\n\r");
 80012f0:	4b1a      	ldr	r3, [pc, #104]	; (800135c <main+0x134>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff f947 	bl	8000588 <__aeabi_f2d>
 80012fa:	a30f      	add	r3, pc, #60	; (adr r3, 8001338 <main+0x110>)
 80012fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001300:	f7ff fc2a 	bl	8000b58 <__aeabi_dcmpgt>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d00a      	beq.n	8001320 <main+0xf8>
 800130a:	4b14      	ldr	r3, [pc, #80]	; (800135c <main+0x134>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff f93a 	bl	8000588 <__aeabi_f2d>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	4811      	ldr	r0, [pc, #68]	; (8001360 <main+0x138>)
 800131a:	f004 f91b 	bl	8005554 <iprintf>
 800131e:	e002      	b.n	8001326 <main+0xfe>
 8001320:	4810      	ldr	r0, [pc, #64]	; (8001364 <main+0x13c>)
 8001322:	f004 f917 	bl	8005554 <iprintf>
		  //Remettre  nouveau le Flag
		  TIM1_IC_IT_Flag=0;
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <main+0x124>)
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]
	  if(TIM1_IC_IT_Flag){
 800132c:	e79b      	b.n	8001266 <main+0x3e>
 800132e:	bf00      	nop
 8001330:	645a1cac 	.word	0x645a1cac
 8001334:	3ff7df3b 	.word	0x3ff7df3b
 8001338:	33333333 	.word	0x33333333
 800133c:	3fd33333 	.word	0x3fd33333
 8001340:	40010000 	.word	0x40010000
 8001344:	20000210 	.word	0x20000210
 8001348:	20000218 	.word	0x20000218
 800134c:	200001fc 	.word	0x200001fc
 8001350:	20000204 	.word	0x20000204
 8001354:	20000200 	.word	0x20000200
 8001358:	2000020c 	.word	0x2000020c
 800135c:	20000208 	.word	0x20000208
 8001360:	080076f8 	.word	0x080076f8
 8001364:	0800770c 	.word	0x0800770c

08001368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b094      	sub	sp, #80	; 0x50
 800136c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800136e:	f107 0320 	add.w	r3, r7, #32
 8001372:	2230      	movs	r2, #48	; 0x30
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f003 fc7a 	bl	8004c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800137c:	f107 030c 	add.w	r3, r7, #12
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800138c:	4b2b      	ldr	r3, [pc, #172]	; (800143c <SystemClock_Config+0xd4>)
 800138e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001390:	4a2a      	ldr	r2, [pc, #168]	; (800143c <SystemClock_Config+0xd4>)
 8001392:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001396:	6413      	str	r3, [r2, #64]	; 0x40
 8001398:	4b28      	ldr	r3, [pc, #160]	; (800143c <SystemClock_Config+0xd4>)
 800139a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013a4:	4b26      	ldr	r3, [pc, #152]	; (8001440 <SystemClock_Config+0xd8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013ac:	4a24      	ldr	r2, [pc, #144]	; (8001440 <SystemClock_Config+0xd8>)
 80013ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b2:	6013      	str	r3, [r2, #0]
 80013b4:	4b22      	ldr	r3, [pc, #136]	; (8001440 <SystemClock_Config+0xd8>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013c0:	2301      	movs	r3, #1
 80013c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ca:	2302      	movs	r3, #2
 80013cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80013d4:	230c      	movs	r3, #12
 80013d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80013d8:	2360      	movs	r3, #96	; 0x60
 80013da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013dc:	2302      	movs	r3, #2
 80013de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013e0:	2302      	movs	r3, #2
 80013e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e4:	f107 0320 	add.w	r3, r7, #32
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 fe8d 	bl	8002108 <HAL_RCC_OscConfig>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80013f4:	f000 f850 	bl	8001498 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80013f8:	f000 fe36 	bl	8002068 <HAL_PWREx_EnableOverDrive>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001402:	f000 f849 	bl	8001498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001406:	230f      	movs	r3, #15
 8001408:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800140a:	2302      	movs	r3, #2
 800140c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001412:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001416:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001418:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800141c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800141e:	f107 030c 	add.w	r3, r7, #12
 8001422:	2103      	movs	r1, #3
 8001424:	4618      	mov	r0, r3
 8001426:	f001 f913 	bl	8002650 <HAL_RCC_ClockConfig>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001430:	f000 f832 	bl	8001498 <Error_Handler>
  }
}
 8001434:	bf00      	nop
 8001436:	3750      	adds	r7, #80	; 0x50
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40023800 	.word	0x40023800
 8001440:	40007000 	.word	0x40007000

08001444 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	if(FIRST_IMP){
 800144c:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <HAL_TIM_IC_CaptureCallback+0x44>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d00a      	beq.n	800146c <HAL_TIM_IC_CaptureCallback+0x28>
		ccr0=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001456:	2100      	movs	r1, #0
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f002 fb5d 	bl	8003b18 <HAL_TIM_ReadCapturedValue>
 800145e:	4603      	mov	r3, r0
 8001460:	4a0a      	ldr	r2, [pc, #40]	; (800148c <HAL_TIM_IC_CaptureCallback+0x48>)
 8001462:	6013      	str	r3, [r2, #0]
		FIRST_IMP=0;
 8001464:	4b08      	ldr	r3, [pc, #32]	; (8001488 <HAL_TIM_IC_CaptureCallback+0x44>)
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]
	else{
		ccr1=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
		TIM1_IC_IT_Flag=1;
	}

}
 800146a:	e009      	b.n	8001480 <HAL_TIM_IC_CaptureCallback+0x3c>
		ccr1=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800146c:	2100      	movs	r1, #0
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f002 fb52 	bl	8003b18 <HAL_TIM_ReadCapturedValue>
 8001474:	4603      	mov	r3, r0
 8001476:	4a06      	ldr	r2, [pc, #24]	; (8001490 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8001478:	6013      	str	r3, [r2, #0]
		TIM1_IC_IT_Flag=1;
 800147a:	4b06      	ldr	r3, [pc, #24]	; (8001494 <HAL_TIM_IC_CaptureCallback+0x50>)
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000000 	.word	0x20000000
 800148c:	20000200 	.word	0x20000200
 8001490:	20000204 	.word	0x20000204
 8001494:	200001fc 	.word	0x200001fc

08001498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800149c:	b672      	cpsid	i
}
 800149e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014a0:	e7fe      	b.n	80014a0 <Error_Handler+0x8>
	...

080014a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80014aa:	4b0f      	ldr	r3, [pc, #60]	; (80014e8 <HAL_MspInit+0x44>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ae:	4a0e      	ldr	r2, [pc, #56]	; (80014e8 <HAL_MspInit+0x44>)
 80014b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b4:	6413      	str	r3, [r2, #64]	; 0x40
 80014b6:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <HAL_MspInit+0x44>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c2:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <HAL_MspInit+0x44>)
 80014c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c6:	4a08      	ldr	r2, [pc, #32]	; (80014e8 <HAL_MspInit+0x44>)
 80014c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014cc:	6453      	str	r3, [r2, #68]	; 0x44
 80014ce:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <HAL_MspInit+0x44>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800

080014ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <NMI_Handler+0x4>

080014f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014f6:	e7fe      	b.n	80014f6 <HardFault_Handler+0x4>

080014f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014fc:	e7fe      	b.n	80014fc <MemManage_Handler+0x4>

080014fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001502:	e7fe      	b.n	8001502 <BusFault_Handler+0x4>

08001504 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001508:	e7fe      	b.n	8001508 <UsageFault_Handler+0x4>

0800150a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001538:	f000 fab8 	bl	8001aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}

08001540 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001544:	4802      	ldr	r0, [pc, #8]	; (8001550 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001546:	f002 f861 	bl	800360c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000218 	.word	0x20000218

08001554 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001558:	4802      	ldr	r0, [pc, #8]	; (8001564 <TIM1_CC_IRQHandler+0x10>)
 800155a:	f002 f857 	bl	800360c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000218 	.word	0x20000218

08001568 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
	return 1;
 800156c:	2301      	movs	r3, #1
}
 800156e:	4618      	mov	r0, r3
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <_kill>:

int _kill(int pid, int sig)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001582:	f003 fb4b 	bl	8004c1c <__errno>
 8001586:	4603      	mov	r3, r0
 8001588:	2216      	movs	r2, #22
 800158a:	601a      	str	r2, [r3, #0]
	return -1;
 800158c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001590:	4618      	mov	r0, r3
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <_exit>:

void _exit (int status)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015a0:	f04f 31ff 	mov.w	r1, #4294967295
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff ffe7 	bl	8001578 <_kill>
	while (1) {}		/* Make sure we hang here */
 80015aa:	e7fe      	b.n	80015aa <_exit+0x12>

080015ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	e00a      	b.n	80015d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015be:	f3af 8000 	nop.w
 80015c2:	4601      	mov	r1, r0
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	1c5a      	adds	r2, r3, #1
 80015c8:	60ba      	str	r2, [r7, #8]
 80015ca:	b2ca      	uxtb	r2, r1
 80015cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	3301      	adds	r3, #1
 80015d2:	617b      	str	r3, [r7, #20]
 80015d4:	697a      	ldr	r2, [r7, #20]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	429a      	cmp	r2, r3
 80015da:	dbf0      	blt.n	80015be <_read+0x12>
	}

return len;
 80015dc:	687b      	ldr	r3, [r7, #4]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80015e6:	b480      	push	{r7}
 80015e8:	b083      	sub	sp, #12
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
	return -1;
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015fe:	b480      	push	{r7}
 8001600:	b083      	sub	sp, #12
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800160e:	605a      	str	r2, [r3, #4]
	return 0;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <_isatty>:

int _isatty(int file)
{
 800161e:	b480      	push	{r7}
 8001620:	b083      	sub	sp, #12
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
	return 1;
 8001626:	2301      	movs	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
	return 0;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
	...

08001650 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001658:	4a14      	ldr	r2, [pc, #80]	; (80016ac <_sbrk+0x5c>)
 800165a:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <_sbrk+0x60>)
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001664:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <_sbrk+0x64>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d102      	bne.n	8001672 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <_sbrk+0x64>)
 800166e:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <_sbrk+0x68>)
 8001670:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <_sbrk+0x64>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	429a      	cmp	r2, r3
 800167e:	d207      	bcs.n	8001690 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001680:	f003 facc 	bl	8004c1c <__errno>
 8001684:	4603      	mov	r3, r0
 8001686:	220c      	movs	r2, #12
 8001688:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800168a:	f04f 33ff 	mov.w	r3, #4294967295
 800168e:	e009      	b.n	80016a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001690:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <_sbrk+0x64>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001696:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <_sbrk+0x64>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	4a05      	ldr	r2, [pc, #20]	; (80016b4 <_sbrk+0x64>)
 80016a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016a2:	68fb      	ldr	r3, [r7, #12]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20050000 	.word	0x20050000
 80016b0:	00000400 	.word	0x00000400
 80016b4:	20000214 	.word	0x20000214
 80016b8:	20000300 	.word	0x20000300

080016bc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016c0:	4b06      	ldr	r3, [pc, #24]	; (80016dc <SystemInit+0x20>)
 80016c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016c6:	4a05      	ldr	r2, [pc, #20]	; (80016dc <SystemInit+0x20>)
 80016c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08c      	sub	sp, #48	; 0x30
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e6:	f107 0320 	add.w	r3, r7, #32
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800170c:	4b2e      	ldr	r3, [pc, #184]	; (80017c8 <MX_TIM1_Init+0xe8>)
 800170e:	4a2f      	ldr	r2, [pc, #188]	; (80017cc <MX_TIM1_Init+0xec>)
 8001710:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 60000-1;
 8001712:	4b2d      	ldr	r3, [pc, #180]	; (80017c8 <MX_TIM1_Init+0xe8>)
 8001714:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001718:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171a:	4b2b      	ldr	r3, [pc, #172]	; (80017c8 <MX_TIM1_Init+0xe8>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8001720:	4b29      	ldr	r3, [pc, #164]	; (80017c8 <MX_TIM1_Init+0xe8>)
 8001722:	f242 720f 	movw	r2, #9999	; 0x270f
 8001726:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001728:	4b27      	ldr	r3, [pc, #156]	; (80017c8 <MX_TIM1_Init+0xe8>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800172e:	4b26      	ldr	r3, [pc, #152]	; (80017c8 <MX_TIM1_Init+0xe8>)
 8001730:	2200      	movs	r2, #0
 8001732:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001734:	4b24      	ldr	r3, [pc, #144]	; (80017c8 <MX_TIM1_Init+0xe8>)
 8001736:	2280      	movs	r2, #128	; 0x80
 8001738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800173a:	4823      	ldr	r0, [pc, #140]	; (80017c8 <MX_TIM1_Init+0xe8>)
 800173c:	f001 fd5e 	bl	80031fc <HAL_TIM_Base_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001746:	f7ff fea7 	bl	8001498 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800174a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001750:	f107 0320 	add.w	r3, r7, #32
 8001754:	4619      	mov	r1, r3
 8001756:	481c      	ldr	r0, [pc, #112]	; (80017c8 <MX_TIM1_Init+0xe8>)
 8001758:	f002 f914 	bl	8003984 <HAL_TIM_ConfigClockSource>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 8001762:	f7ff fe99 	bl	8001498 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001766:	4818      	ldr	r0, [pc, #96]	; (80017c8 <MX_TIM1_Init+0xe8>)
 8001768:	f001 fd9f 	bl	80032aa <HAL_TIM_IC_Init>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001772:	f7ff fe91 	bl	8001498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001776:	2320      	movs	r3, #32
 8001778:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800177a:	2300      	movs	r3, #0
 800177c:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	4619      	mov	r1, r3
 8001788:	480f      	ldr	r0, [pc, #60]	; (80017c8 <MX_TIM1_Init+0xe8>)
 800178a:	f002 fcbb 	bl	8004104 <HAL_TIMEx_MasterConfigSynchronization>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8001794:	f7ff fe80 	bl	8001498 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001798:	2300      	movs	r3, #0
 800179a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800179c:	2301      	movs	r3, #1
 800179e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2200      	movs	r2, #0
 80017ac:	4619      	mov	r1, r3
 80017ae:	4806      	ldr	r0, [pc, #24]	; (80017c8 <MX_TIM1_Init+0xe8>)
 80017b0:	f002 f84b 	bl	800384a <HAL_TIM_IC_ConfigChannel>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 80017ba:	f7ff fe6d 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017be:	bf00      	nop
 80017c0:	3730      	adds	r7, #48	; 0x30
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000218 	.word	0x20000218
 80017cc:	40010000 	.word	0x40010000

080017d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08a      	sub	sp, #40	; 0x28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a1f      	ldr	r2, [pc, #124]	; (800186c <HAL_TIM_Base_MspInit+0x9c>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d138      	bne.n	8001864 <HAL_TIM_Base_MspInit+0x94>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017f2:	4b1f      	ldr	r3, [pc, #124]	; (8001870 <HAL_TIM_Base_MspInit+0xa0>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	4a1e      	ldr	r2, [pc, #120]	; (8001870 <HAL_TIM_Base_MspInit+0xa0>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6453      	str	r3, [r2, #68]	; 0x44
 80017fe:	4b1c      	ldr	r3, [pc, #112]	; (8001870 <HAL_TIM_Base_MspInit+0xa0>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	4b19      	ldr	r3, [pc, #100]	; (8001870 <HAL_TIM_Base_MspInit+0xa0>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a18      	ldr	r2, [pc, #96]	; (8001870 <HAL_TIM_Base_MspInit+0xa0>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b16      	ldr	r3, [pc, #88]	; (8001870 <HAL_TIM_Base_MspInit+0xa0>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001822:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001834:	2301      	movs	r3, #1
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	4619      	mov	r1, r3
 800183e:	480d      	ldr	r0, [pc, #52]	; (8001874 <HAL_TIM_Base_MspInit+0xa4>)
 8001840:	f000 fa66 	bl	8001d10 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001844:	2200      	movs	r2, #0
 8001846:	2100      	movs	r1, #0
 8001848:	2019      	movs	r0, #25
 800184a:	f000 fa2a 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800184e:	2019      	movs	r0, #25
 8001850:	f000 fa43 	bl	8001cda <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001854:	2200      	movs	r2, #0
 8001856:	2100      	movs	r1, #0
 8001858:	201b      	movs	r0, #27
 800185a:	f000 fa22 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800185e:	201b      	movs	r0, #27
 8001860:	f000 fa3b 	bl	8001cda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001864:	bf00      	nop
 8001866:	3728      	adds	r7, #40	; 0x28
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40010000 	.word	0x40010000
 8001870:	40023800 	.word	0x40023800
 8001874:	40020000 	.word	0x40020000

08001878 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800187c:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 800187e:	4a16      	ldr	r2, [pc, #88]	; (80018d8 <MX_USART1_UART_Init+0x60>)
 8001880:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001882:	4b14      	ldr	r3, [pc, #80]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 8001884:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001888:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 800188a:	4b12      	ldr	r3, [pc, #72]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 800188c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001890:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 8001894:	2200      	movs	r2, #0
 8001896:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8001898:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 800189a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800189e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 80018a2:	220c      	movs	r2, #12
 80018a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018b2:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018be:	4805      	ldr	r0, [pc, #20]	; (80018d4 <MX_USART1_UART_Init+0x5c>)
 80018c0:	f002 fccc 	bl	800425c <HAL_UART_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 80018ca:	f7ff fde5 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000264 	.word	0x20000264
 80018d8:	40011000 	.word	0x40011000

080018dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b0ac      	sub	sp, #176	; 0xb0
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018f4:	f107 0318 	add.w	r3, r7, #24
 80018f8:	2284      	movs	r2, #132	; 0x84
 80018fa:	2100      	movs	r1, #0
 80018fc:	4618      	mov	r0, r3
 80018fe:	f003 f9b7 	bl	8004c70 <memset>
  if(uartHandle->Instance==USART1)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a32      	ldr	r2, [pc, #200]	; (80019d0 <HAL_UART_MspInit+0xf4>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d15c      	bne.n	80019c6 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800190c:	2340      	movs	r3, #64	; 0x40
 800190e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001910:	2300      	movs	r3, #0
 8001912:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001914:	f107 0318 	add.w	r3, r7, #24
 8001918:	4618      	mov	r0, r3
 800191a:	f001 f87f 	bl	8002a1c <HAL_RCCEx_PeriphCLKConfig>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001924:	f7ff fdb8 	bl	8001498 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001928:	4b2a      	ldr	r3, [pc, #168]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 800192a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192c:	4a29      	ldr	r2, [pc, #164]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 800192e:	f043 0310 	orr.w	r3, r3, #16
 8001932:	6453      	str	r3, [r2, #68]	; 0x44
 8001934:	4b27      	ldr	r3, [pc, #156]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 8001936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001938:	f003 0310 	and.w	r3, r3, #16
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001940:	4b24      	ldr	r3, [pc, #144]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	4a23      	ldr	r2, [pc, #140]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 8001946:	f043 0302 	orr.w	r3, r3, #2
 800194a:	6313      	str	r3, [r2, #48]	; 0x30
 800194c:	4b21      	ldr	r3, [pc, #132]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 800194e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001950:	f003 0302 	and.w	r3, r3, #2
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001958:	4b1e      	ldr	r3, [pc, #120]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 800195a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195c:	4a1d      	ldr	r2, [pc, #116]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 800195e:	f043 0301 	orr.w	r3, r3, #1
 8001962:	6313      	str	r3, [r2, #48]	; 0x30
 8001964:	4b1b      	ldr	r3, [pc, #108]	; (80019d4 <HAL_UART_MspInit+0xf8>)
 8001966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001970:	2380      	movs	r3, #128	; 0x80
 8001972:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001976:	2302      	movs	r3, #2
 8001978:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001982:	2303      	movs	r3, #3
 8001984:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001988:	2307      	movs	r3, #7
 800198a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800198e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001992:	4619      	mov	r1, r3
 8001994:	4810      	ldr	r0, [pc, #64]	; (80019d8 <HAL_UART_MspInit+0xfc>)
 8001996:	f000 f9bb 	bl	8001d10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800199a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800199e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a2:	2302      	movs	r3, #2
 80019a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ae:	2303      	movs	r3, #3
 80019b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019b4:	2307      	movs	r3, #7
 80019b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ba:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80019be:	4619      	mov	r1, r3
 80019c0:	4806      	ldr	r0, [pc, #24]	; (80019dc <HAL_UART_MspInit+0x100>)
 80019c2:	f000 f9a5 	bl	8001d10 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80019c6:	bf00      	nop
 80019c8:	37b0      	adds	r7, #176	; 0xb0
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40011000 	.word	0x40011000
 80019d4:	40023800 	.word	0x40023800
 80019d8:	40020400 	.word	0x40020400
 80019dc:	40020000 	.word	0x40020000

080019e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019e4:	480d      	ldr	r0, [pc, #52]	; (8001a1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019e6:	490e      	ldr	r1, [pc, #56]	; (8001a20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019e8:	4a0e      	ldr	r2, [pc, #56]	; (8001a24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019ec:	e002      	b.n	80019f4 <LoopCopyDataInit>

080019ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019f2:	3304      	adds	r3, #4

080019f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019f8:	d3f9      	bcc.n	80019ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019fa:	4a0b      	ldr	r2, [pc, #44]	; (8001a28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80019fc:	4c0b      	ldr	r4, [pc, #44]	; (8001a2c <LoopFillZerobss+0x26>)
  movs r3, #0
 80019fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a00:	e001      	b.n	8001a06 <LoopFillZerobss>

08001a02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a04:	3204      	adds	r2, #4

08001a06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a08:	d3fb      	bcc.n	8001a02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a0a:	f7ff fe57 	bl	80016bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a0e:	f003 f90b 	bl	8004c28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a12:	f7ff fc09 	bl	8001228 <main>
  bx  lr    
 8001a16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a18:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001a1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a20:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001a24:	08007b24 	.word	0x08007b24
  ldr r2, =_sbss
 8001a28:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001a2c:	200002fc 	.word	0x200002fc

08001a30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a30:	e7fe      	b.n	8001a30 <ADC_IRQHandler>

08001a32 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a36:	2003      	movs	r0, #3
 8001a38:	f000 f928 	bl	8001c8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	f000 f805 	bl	8001a4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a42:	f7ff fd2f 	bl	80014a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <HAL_InitTick+0x54>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_InitTick+0x58>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f000 f943 	bl	8001cf6 <HAL_SYSTICK_Config>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e00e      	b.n	8001a98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2b0f      	cmp	r3, #15
 8001a7e:	d80a      	bhi.n	8001a96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a80:	2200      	movs	r2, #0
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	f04f 30ff 	mov.w	r0, #4294967295
 8001a88:	f000 f90b 	bl	8001ca2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a8c:	4a06      	ldr	r2, [pc, #24]	; (8001aa8 <HAL_InitTick+0x5c>)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a92:	2300      	movs	r3, #0
 8001a94:	e000      	b.n	8001a98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000004 	.word	0x20000004
 8001aa4:	2000000c 	.word	0x2000000c
 8001aa8:	20000008 	.word	0x20000008

08001aac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <HAL_IncTick+0x20>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_IncTick+0x24>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4413      	add	r3, r2
 8001abc:	4a04      	ldr	r2, [pc, #16]	; (8001ad0 <HAL_IncTick+0x24>)
 8001abe:	6013      	str	r3, [r2, #0]
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	2000000c 	.word	0x2000000c
 8001ad0:	200002e8 	.word	0x200002e8

08001ad4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad8:	4b03      	ldr	r3, [pc, #12]	; (8001ae8 <HAL_GetTick+0x14>)
 8001ada:	681b      	ldr	r3, [r3, #0]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	200002e8 	.word	0x200002e8

08001aec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <__NVIC_SetPriorityGrouping+0x40>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b08:	4013      	ands	r3, r2
 8001b0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <__NVIC_SetPriorityGrouping+0x44>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b1a:	4a04      	ldr	r2, [pc, #16]	; (8001b2c <__NVIC_SetPriorityGrouping+0x40>)
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	60d3      	str	r3, [r2, #12]
}
 8001b20:	bf00      	nop
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	e000ed00 	.word	0xe000ed00
 8001b30:	05fa0000 	.word	0x05fa0000

08001b34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b38:	4b04      	ldr	r3, [pc, #16]	; (8001b4c <__NVIC_GetPriorityGrouping+0x18>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	0a1b      	lsrs	r3, r3, #8
 8001b3e:	f003 0307 	and.w	r3, r3, #7
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	db0b      	blt.n	8001b7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	f003 021f 	and.w	r2, r3, #31
 8001b68:	4907      	ldr	r1, [pc, #28]	; (8001b88 <__NVIC_EnableIRQ+0x38>)
 8001b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6e:	095b      	lsrs	r3, r3, #5
 8001b70:	2001      	movs	r0, #1
 8001b72:	fa00 f202 	lsl.w	r2, r0, r2
 8001b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b7a:	bf00      	nop
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000e100 	.word	0xe000e100

08001b8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	6039      	str	r1, [r7, #0]
 8001b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	db0a      	blt.n	8001bb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	490c      	ldr	r1, [pc, #48]	; (8001bd8 <__NVIC_SetPriority+0x4c>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	0112      	lsls	r2, r2, #4
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	440b      	add	r3, r1
 8001bb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb4:	e00a      	b.n	8001bcc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	4908      	ldr	r1, [pc, #32]	; (8001bdc <__NVIC_SetPriority+0x50>)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	3b04      	subs	r3, #4
 8001bc4:	0112      	lsls	r2, r2, #4
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	440b      	add	r3, r1
 8001bca:	761a      	strb	r2, [r3, #24]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	e000e100 	.word	0xe000e100
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b089      	sub	sp, #36	; 0x24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f1c3 0307 	rsb	r3, r3, #7
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	bf28      	it	cs
 8001bfe:	2304      	movcs	r3, #4
 8001c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3304      	adds	r3, #4
 8001c06:	2b06      	cmp	r3, #6
 8001c08:	d902      	bls.n	8001c10 <NVIC_EncodePriority+0x30>
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3b03      	subs	r3, #3
 8001c0e:	e000      	b.n	8001c12 <NVIC_EncodePriority+0x32>
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c14:	f04f 32ff 	mov.w	r2, #4294967295
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	401a      	ands	r2, r3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c28:	f04f 31ff 	mov.w	r1, #4294967295
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c32:	43d9      	mvns	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	4313      	orrs	r3, r2
         );
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3724      	adds	r7, #36	; 0x24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c58:	d301      	bcc.n	8001c5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e00f      	b.n	8001c7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <SysTick_Config+0x40>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c66:	210f      	movs	r1, #15
 8001c68:	f04f 30ff 	mov.w	r0, #4294967295
 8001c6c:	f7ff ff8e 	bl	8001b8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c70:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <SysTick_Config+0x40>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c76:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <SysTick_Config+0x40>)
 8001c78:	2207      	movs	r2, #7
 8001c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	e000e010 	.word	0xe000e010

08001c8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff ff29 	bl	8001aec <__NVIC_SetPriorityGrouping>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b086      	sub	sp, #24
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4603      	mov	r3, r0
 8001caa:	60b9      	str	r1, [r7, #8]
 8001cac:	607a      	str	r2, [r7, #4]
 8001cae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb4:	f7ff ff3e 	bl	8001b34 <__NVIC_GetPriorityGrouping>
 8001cb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	6978      	ldr	r0, [r7, #20]
 8001cc0:	f7ff ff8e 	bl	8001be0 <NVIC_EncodePriority>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff5d 	bl	8001b8c <__NVIC_SetPriority>
}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff31 	bl	8001b50 <__NVIC_EnableIRQ>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff ffa2 	bl	8001c48 <SysTick_Config>
 8001d04:	4603      	mov	r3, r0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b089      	sub	sp, #36	; 0x24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
 8001d2e:	e175      	b.n	800201c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d30:	2201      	movs	r2, #1
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	f040 8164 	bne.w	8002016 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d005      	beq.n	8001d66 <HAL_GPIO_Init+0x56>
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d130      	bne.n	8001dc8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	2203      	movs	r2, #3
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43db      	mvns	r3, r3
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	f003 0201 	and.w	r2, r3, #1
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	2b03      	cmp	r3, #3
 8001dd2:	d017      	beq.n	8001e04 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	2203      	movs	r2, #3
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	4013      	ands	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d123      	bne.n	8001e58 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	08da      	lsrs	r2, r3, #3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3208      	adds	r2, #8
 8001e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	220f      	movs	r2, #15
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4013      	ands	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	691a      	ldr	r2, [r3, #16]
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	08da      	lsrs	r2, r3, #3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	3208      	adds	r2, #8
 8001e52:	69b9      	ldr	r1, [r7, #24]
 8001e54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	2203      	movs	r2, #3
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 0203 	and.w	r2, r3, #3
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 80be 	beq.w	8002016 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9a:	4b66      	ldr	r3, [pc, #408]	; (8002034 <HAL_GPIO_Init+0x324>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	4a65      	ldr	r2, [pc, #404]	; (8002034 <HAL_GPIO_Init+0x324>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea6:	4b63      	ldr	r3, [pc, #396]	; (8002034 <HAL_GPIO_Init+0x324>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001eb2:	4a61      	ldr	r2, [pc, #388]	; (8002038 <HAL_GPIO_Init+0x328>)
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	089b      	lsrs	r3, r3, #2
 8001eb8:	3302      	adds	r3, #2
 8001eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	f003 0303 	and.w	r3, r3, #3
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	220f      	movs	r2, #15
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a58      	ldr	r2, [pc, #352]	; (800203c <HAL_GPIO_Init+0x32c>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d037      	beq.n	8001f4e <HAL_GPIO_Init+0x23e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a57      	ldr	r2, [pc, #348]	; (8002040 <HAL_GPIO_Init+0x330>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d031      	beq.n	8001f4a <HAL_GPIO_Init+0x23a>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a56      	ldr	r2, [pc, #344]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d02b      	beq.n	8001f46 <HAL_GPIO_Init+0x236>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a55      	ldr	r2, [pc, #340]	; (8002048 <HAL_GPIO_Init+0x338>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d025      	beq.n	8001f42 <HAL_GPIO_Init+0x232>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a54      	ldr	r2, [pc, #336]	; (800204c <HAL_GPIO_Init+0x33c>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d01f      	beq.n	8001f3e <HAL_GPIO_Init+0x22e>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a53      	ldr	r2, [pc, #332]	; (8002050 <HAL_GPIO_Init+0x340>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d019      	beq.n	8001f3a <HAL_GPIO_Init+0x22a>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a52      	ldr	r2, [pc, #328]	; (8002054 <HAL_GPIO_Init+0x344>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d013      	beq.n	8001f36 <HAL_GPIO_Init+0x226>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a51      	ldr	r2, [pc, #324]	; (8002058 <HAL_GPIO_Init+0x348>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d00d      	beq.n	8001f32 <HAL_GPIO_Init+0x222>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a50      	ldr	r2, [pc, #320]	; (800205c <HAL_GPIO_Init+0x34c>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d007      	beq.n	8001f2e <HAL_GPIO_Init+0x21e>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a4f      	ldr	r2, [pc, #316]	; (8002060 <HAL_GPIO_Init+0x350>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d101      	bne.n	8001f2a <HAL_GPIO_Init+0x21a>
 8001f26:	2309      	movs	r3, #9
 8001f28:	e012      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f2a:	230a      	movs	r3, #10
 8001f2c:	e010      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f2e:	2308      	movs	r3, #8
 8001f30:	e00e      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f32:	2307      	movs	r3, #7
 8001f34:	e00c      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f36:	2306      	movs	r3, #6
 8001f38:	e00a      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f3a:	2305      	movs	r3, #5
 8001f3c:	e008      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f3e:	2304      	movs	r3, #4
 8001f40:	e006      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f42:	2303      	movs	r3, #3
 8001f44:	e004      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f46:	2302      	movs	r3, #2
 8001f48:	e002      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e000      	b.n	8001f50 <HAL_GPIO_Init+0x240>
 8001f4e:	2300      	movs	r3, #0
 8001f50:	69fa      	ldr	r2, [r7, #28]
 8001f52:	f002 0203 	and.w	r2, r2, #3
 8001f56:	0092      	lsls	r2, r2, #2
 8001f58:	4093      	lsls	r3, r2
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f60:	4935      	ldr	r1, [pc, #212]	; (8002038 <HAL_GPIO_Init+0x328>)
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	089b      	lsrs	r3, r3, #2
 8001f66:	3302      	adds	r3, #2
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f6e:	4b3d      	ldr	r3, [pc, #244]	; (8002064 <HAL_GPIO_Init+0x354>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f92:	4a34      	ldr	r2, [pc, #208]	; (8002064 <HAL_GPIO_Init+0x354>)
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f98:	4b32      	ldr	r3, [pc, #200]	; (8002064 <HAL_GPIO_Init+0x354>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fbc:	4a29      	ldr	r2, [pc, #164]	; (8002064 <HAL_GPIO_Init+0x354>)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fc2:	4b28      	ldr	r3, [pc, #160]	; (8002064 <HAL_GPIO_Init+0x354>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fe6:	4a1f      	ldr	r2, [pc, #124]	; (8002064 <HAL_GPIO_Init+0x354>)
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fec:	4b1d      	ldr	r3, [pc, #116]	; (8002064 <HAL_GPIO_Init+0x354>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	4313      	orrs	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002010:	4a14      	ldr	r2, [pc, #80]	; (8002064 <HAL_GPIO_Init+0x354>)
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3301      	adds	r3, #1
 800201a:	61fb      	str	r3, [r7, #28]
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	2b0f      	cmp	r3, #15
 8002020:	f67f ae86 	bls.w	8001d30 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002024:	bf00      	nop
 8002026:	bf00      	nop
 8002028:	3724      	adds	r7, #36	; 0x24
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40023800 	.word	0x40023800
 8002038:	40013800 	.word	0x40013800
 800203c:	40020000 	.word	0x40020000
 8002040:	40020400 	.word	0x40020400
 8002044:	40020800 	.word	0x40020800
 8002048:	40020c00 	.word	0x40020c00
 800204c:	40021000 	.word	0x40021000
 8002050:	40021400 	.word	0x40021400
 8002054:	40021800 	.word	0x40021800
 8002058:	40021c00 	.word	0x40021c00
 800205c:	40022000 	.word	0x40022000
 8002060:	40022400 	.word	0x40022400
 8002064:	40013c00 	.word	0x40013c00

08002068 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800206e:	2300      	movs	r3, #0
 8002070:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002072:	4b23      	ldr	r3, [pc, #140]	; (8002100 <HAL_PWREx_EnableOverDrive+0x98>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	4a22      	ldr	r2, [pc, #136]	; (8002100 <HAL_PWREx_EnableOverDrive+0x98>)
 8002078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800207c:	6413      	str	r3, [r2, #64]	; 0x40
 800207e:	4b20      	ldr	r3, [pc, #128]	; (8002100 <HAL_PWREx_EnableOverDrive+0x98>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800208a:	4b1e      	ldr	r3, [pc, #120]	; (8002104 <HAL_PWREx_EnableOverDrive+0x9c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a1d      	ldr	r2, [pc, #116]	; (8002104 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002094:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002096:	f7ff fd1d 	bl	8001ad4 <HAL_GetTick>
 800209a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800209c:	e009      	b.n	80020b2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800209e:	f7ff fd19 	bl	8001ad4 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020ac:	d901      	bls.n	80020b2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e022      	b.n	80020f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80020b2:	4b14      	ldr	r3, [pc, #80]	; (8002104 <HAL_PWREx_EnableOverDrive+0x9c>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020be:	d1ee      	bne.n	800209e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80020c0:	4b10      	ldr	r3, [pc, #64]	; (8002104 <HAL_PWREx_EnableOverDrive+0x9c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a0f      	ldr	r2, [pc, #60]	; (8002104 <HAL_PWREx_EnableOverDrive+0x9c>)
 80020c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020cc:	f7ff fd02 	bl	8001ad4 <HAL_GetTick>
 80020d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80020d2:	e009      	b.n	80020e8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80020d4:	f7ff fcfe 	bl	8001ad4 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020e2:	d901      	bls.n	80020e8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e007      	b.n	80020f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80020e8:	4b06      	ldr	r3, [pc, #24]	; (8002104 <HAL_PWREx_EnableOverDrive+0x9c>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80020f4:	d1ee      	bne.n	80020d4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40023800 	.word	0x40023800
 8002104:	40007000 	.word	0x40007000

08002108 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002110:	2300      	movs	r3, #0
 8002112:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e291      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 8087 	beq.w	800223a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800212c:	4b96      	ldr	r3, [pc, #600]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 030c 	and.w	r3, r3, #12
 8002134:	2b04      	cmp	r3, #4
 8002136:	d00c      	beq.n	8002152 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002138:	4b93      	ldr	r3, [pc, #588]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f003 030c 	and.w	r3, r3, #12
 8002140:	2b08      	cmp	r3, #8
 8002142:	d112      	bne.n	800216a <HAL_RCC_OscConfig+0x62>
 8002144:	4b90      	ldr	r3, [pc, #576]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800214c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002150:	d10b      	bne.n	800216a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002152:	4b8d      	ldr	r3, [pc, #564]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d06c      	beq.n	8002238 <HAL_RCC_OscConfig+0x130>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d168      	bne.n	8002238 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e26b      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002172:	d106      	bne.n	8002182 <HAL_RCC_OscConfig+0x7a>
 8002174:	4b84      	ldr	r3, [pc, #528]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a83      	ldr	r2, [pc, #524]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 800217a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800217e:	6013      	str	r3, [r2, #0]
 8002180:	e02e      	b.n	80021e0 <HAL_RCC_OscConfig+0xd8>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10c      	bne.n	80021a4 <HAL_RCC_OscConfig+0x9c>
 800218a:	4b7f      	ldr	r3, [pc, #508]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a7e      	ldr	r2, [pc, #504]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002190:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	4b7c      	ldr	r3, [pc, #496]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a7b      	ldr	r2, [pc, #492]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 800219c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021a0:	6013      	str	r3, [r2, #0]
 80021a2:	e01d      	b.n	80021e0 <HAL_RCC_OscConfig+0xd8>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021ac:	d10c      	bne.n	80021c8 <HAL_RCC_OscConfig+0xc0>
 80021ae:	4b76      	ldr	r3, [pc, #472]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a75      	ldr	r2, [pc, #468]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80021b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	4b73      	ldr	r3, [pc, #460]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a72      	ldr	r2, [pc, #456]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80021c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021c4:	6013      	str	r3, [r2, #0]
 80021c6:	e00b      	b.n	80021e0 <HAL_RCC_OscConfig+0xd8>
 80021c8:	4b6f      	ldr	r3, [pc, #444]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a6e      	ldr	r2, [pc, #440]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80021ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021d2:	6013      	str	r3, [r2, #0]
 80021d4:	4b6c      	ldr	r3, [pc, #432]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a6b      	ldr	r2, [pc, #428]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80021da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d013      	beq.n	8002210 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e8:	f7ff fc74 	bl	8001ad4 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021f0:	f7ff fc70 	bl	8001ad4 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b64      	cmp	r3, #100	; 0x64
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e21f      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002202:	4b61      	ldr	r3, [pc, #388]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d0f0      	beq.n	80021f0 <HAL_RCC_OscConfig+0xe8>
 800220e:	e014      	b.n	800223a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002210:	f7ff fc60 	bl	8001ad4 <HAL_GetTick>
 8002214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002216:	e008      	b.n	800222a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002218:	f7ff fc5c 	bl	8001ad4 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b64      	cmp	r3, #100	; 0x64
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e20b      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800222a:	4b57      	ldr	r3, [pc, #348]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d1f0      	bne.n	8002218 <HAL_RCC_OscConfig+0x110>
 8002236:	e000      	b.n	800223a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002238:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	d069      	beq.n	800231a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002246:	4b50      	ldr	r3, [pc, #320]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00b      	beq.n	800226a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002252:	4b4d      	ldr	r3, [pc, #308]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 030c 	and.w	r3, r3, #12
 800225a:	2b08      	cmp	r3, #8
 800225c:	d11c      	bne.n	8002298 <HAL_RCC_OscConfig+0x190>
 800225e:	4b4a      	ldr	r3, [pc, #296]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d116      	bne.n	8002298 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800226a:	4b47      	ldr	r3, [pc, #284]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d005      	beq.n	8002282 <HAL_RCC_OscConfig+0x17a>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d001      	beq.n	8002282 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e1df      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002282:	4b41      	ldr	r3, [pc, #260]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	493d      	ldr	r1, [pc, #244]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002292:	4313      	orrs	r3, r2
 8002294:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002296:	e040      	b.n	800231a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d023      	beq.n	80022e8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022a0:	4b39      	ldr	r3, [pc, #228]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a38      	ldr	r2, [pc, #224]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ac:	f7ff fc12 	bl	8001ad4 <HAL_GetTick>
 80022b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022b4:	f7ff fc0e 	bl	8001ad4 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e1bd      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c6:	4b30      	ldr	r3, [pc, #192]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d0f0      	beq.n	80022b4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d2:	4b2d      	ldr	r3, [pc, #180]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	4929      	ldr	r1, [pc, #164]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	600b      	str	r3, [r1, #0]
 80022e6:	e018      	b.n	800231a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022e8:	4b27      	ldr	r3, [pc, #156]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a26      	ldr	r2, [pc, #152]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 80022ee:	f023 0301 	bic.w	r3, r3, #1
 80022f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7ff fbee 	bl	8001ad4 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fc:	f7ff fbea 	bl	8001ad4 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e199      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800230e:	4b1e      	ldr	r3, [pc, #120]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1f0      	bne.n	80022fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d038      	beq.n	8002398 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d019      	beq.n	8002362 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800232e:	4b16      	ldr	r3, [pc, #88]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002330:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002332:	4a15      	ldr	r2, [pc, #84]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800233a:	f7ff fbcb 	bl	8001ad4 <HAL_GetTick>
 800233e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002342:	f7ff fbc7 	bl	8001ad4 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e176      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002354:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002356:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d0f0      	beq.n	8002342 <HAL_RCC_OscConfig+0x23a>
 8002360:	e01a      	b.n	8002398 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002364:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002366:	4a08      	ldr	r2, [pc, #32]	; (8002388 <HAL_RCC_OscConfig+0x280>)
 8002368:	f023 0301 	bic.w	r3, r3, #1
 800236c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800236e:	f7ff fbb1 	bl	8001ad4 <HAL_GetTick>
 8002372:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002374:	e00a      	b.n	800238c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002376:	f7ff fbad 	bl	8001ad4 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d903      	bls.n	800238c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e15c      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
 8002388:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800238c:	4b91      	ldr	r3, [pc, #580]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800238e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1ee      	bne.n	8002376 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f000 80a4 	beq.w	80024ee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023a6:	4b8b      	ldr	r3, [pc, #556]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d10d      	bne.n	80023ce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80023b2:	4b88      	ldr	r3, [pc, #544]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	4a87      	ldr	r2, [pc, #540]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80023b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023bc:	6413      	str	r3, [r2, #64]	; 0x40
 80023be:	4b85      	ldr	r3, [pc, #532]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ca:	2301      	movs	r3, #1
 80023cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023ce:	4b82      	ldr	r3, [pc, #520]	; (80025d8 <HAL_RCC_OscConfig+0x4d0>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d118      	bne.n	800240c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80023da:	4b7f      	ldr	r3, [pc, #508]	; (80025d8 <HAL_RCC_OscConfig+0x4d0>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a7e      	ldr	r2, [pc, #504]	; (80025d8 <HAL_RCC_OscConfig+0x4d0>)
 80023e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023e6:	f7ff fb75 	bl	8001ad4 <HAL_GetTick>
 80023ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ee:	f7ff fb71 	bl	8001ad4 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b64      	cmp	r3, #100	; 0x64
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e120      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002400:	4b75      	ldr	r3, [pc, #468]	; (80025d8 <HAL_RCC_OscConfig+0x4d0>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0f0      	beq.n	80023ee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d106      	bne.n	8002422 <HAL_RCC_OscConfig+0x31a>
 8002414:	4b6f      	ldr	r3, [pc, #444]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002418:	4a6e      	ldr	r2, [pc, #440]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6713      	str	r3, [r2, #112]	; 0x70
 8002420:	e02d      	b.n	800247e <HAL_RCC_OscConfig+0x376>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d10c      	bne.n	8002444 <HAL_RCC_OscConfig+0x33c>
 800242a:	4b6a      	ldr	r3, [pc, #424]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800242c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242e:	4a69      	ldr	r2, [pc, #420]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002430:	f023 0301 	bic.w	r3, r3, #1
 8002434:	6713      	str	r3, [r2, #112]	; 0x70
 8002436:	4b67      	ldr	r3, [pc, #412]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800243a:	4a66      	ldr	r2, [pc, #408]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800243c:	f023 0304 	bic.w	r3, r3, #4
 8002440:	6713      	str	r3, [r2, #112]	; 0x70
 8002442:	e01c      	b.n	800247e <HAL_RCC_OscConfig+0x376>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	2b05      	cmp	r3, #5
 800244a:	d10c      	bne.n	8002466 <HAL_RCC_OscConfig+0x35e>
 800244c:	4b61      	ldr	r3, [pc, #388]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800244e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002450:	4a60      	ldr	r2, [pc, #384]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002452:	f043 0304 	orr.w	r3, r3, #4
 8002456:	6713      	str	r3, [r2, #112]	; 0x70
 8002458:	4b5e      	ldr	r3, [pc, #376]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800245a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245c:	4a5d      	ldr	r2, [pc, #372]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	6713      	str	r3, [r2, #112]	; 0x70
 8002464:	e00b      	b.n	800247e <HAL_RCC_OscConfig+0x376>
 8002466:	4b5b      	ldr	r3, [pc, #364]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800246a:	4a5a      	ldr	r2, [pc, #360]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800246c:	f023 0301 	bic.w	r3, r3, #1
 8002470:	6713      	str	r3, [r2, #112]	; 0x70
 8002472:	4b58      	ldr	r3, [pc, #352]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002476:	4a57      	ldr	r2, [pc, #348]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002478:	f023 0304 	bic.w	r3, r3, #4
 800247c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d015      	beq.n	80024b2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002486:	f7ff fb25 	bl	8001ad4 <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248c:	e00a      	b.n	80024a4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248e:	f7ff fb21 	bl	8001ad4 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	f241 3288 	movw	r2, #5000	; 0x1388
 800249c:	4293      	cmp	r3, r2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e0ce      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a4:	4b4b      	ldr	r3, [pc, #300]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80024a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0ee      	beq.n	800248e <HAL_RCC_OscConfig+0x386>
 80024b0:	e014      	b.n	80024dc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b2:	f7ff fb0f 	bl	8001ad4 <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b8:	e00a      	b.n	80024d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ba:	f7ff fb0b 	bl	8001ad4 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e0b8      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024d0:	4b40      	ldr	r3, [pc, #256]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80024d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1ee      	bne.n	80024ba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80024dc:	7dfb      	ldrb	r3, [r7, #23]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d105      	bne.n	80024ee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e2:	4b3c      	ldr	r3, [pc, #240]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	4a3b      	ldr	r2, [pc, #236]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80024e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 80a4 	beq.w	8002640 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024f8:	4b36      	ldr	r3, [pc, #216]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f003 030c 	and.w	r3, r3, #12
 8002500:	2b08      	cmp	r3, #8
 8002502:	d06b      	beq.n	80025dc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d149      	bne.n	80025a0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250c:	4b31      	ldr	r3, [pc, #196]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a30      	ldr	r2, [pc, #192]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002512:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002516:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002518:	f7ff fadc 	bl	8001ad4 <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002520:	f7ff fad8 	bl	8001ad4 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e087      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002532:	4b28      	ldr	r3, [pc, #160]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f0      	bne.n	8002520 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	69da      	ldr	r2, [r3, #28]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	019b      	lsls	r3, r3, #6
 800254e:	431a      	orrs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002554:	085b      	lsrs	r3, r3, #1
 8002556:	3b01      	subs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	431a      	orrs	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002560:	061b      	lsls	r3, r3, #24
 8002562:	4313      	orrs	r3, r2
 8002564:	4a1b      	ldr	r2, [pc, #108]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002566:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800256a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800256c:	4b19      	ldr	r3, [pc, #100]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a18      	ldr	r2, [pc, #96]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002572:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002576:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002578:	f7ff faac 	bl	8001ad4 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002580:	f7ff faa8 	bl	8001ad4 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e057      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002592:	4b10      	ldr	r3, [pc, #64]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0x478>
 800259e:	e04f      	b.n	8002640 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025a0:	4b0c      	ldr	r3, [pc, #48]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a0b      	ldr	r2, [pc, #44]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80025a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ac:	f7ff fa92 	bl	8001ad4 <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025b2:	e008      	b.n	80025c6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b4:	f7ff fa8e 	bl	8001ad4 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e03d      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c6:	4b03      	ldr	r3, [pc, #12]	; (80025d4 <HAL_RCC_OscConfig+0x4cc>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f0      	bne.n	80025b4 <HAL_RCC_OscConfig+0x4ac>
 80025d2:	e035      	b.n	8002640 <HAL_RCC_OscConfig+0x538>
 80025d4:	40023800 	.word	0x40023800
 80025d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	; (800264c <HAL_RCC_OscConfig+0x544>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d028      	beq.n	800263c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d121      	bne.n	800263c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002602:	429a      	cmp	r2, r3
 8002604:	d11a      	bne.n	800263c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800260c:	4013      	ands	r3, r2
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002612:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002614:	4293      	cmp	r3, r2
 8002616:	d111      	bne.n	800263c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002622:	085b      	lsrs	r3, r3, #1
 8002624:	3b01      	subs	r3, #1
 8002626:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002628:	429a      	cmp	r2, r3
 800262a:	d107      	bne.n	800263c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002636:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002638:	429a      	cmp	r2, r3
 800263a:	d001      	beq.n	8002640 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e000      	b.n	8002642 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40023800 	.word	0x40023800

08002650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800265a:	2300      	movs	r3, #0
 800265c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e0d0      	b.n	800280a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002668:	4b6a      	ldr	r3, [pc, #424]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 030f 	and.w	r3, r3, #15
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	429a      	cmp	r2, r3
 8002674:	d910      	bls.n	8002698 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002676:	4b67      	ldr	r3, [pc, #412]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f023 020f 	bic.w	r2, r3, #15
 800267e:	4965      	ldr	r1, [pc, #404]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	4313      	orrs	r3, r2
 8002684:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002686:	4b63      	ldr	r3, [pc, #396]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	429a      	cmp	r2, r3
 8002692:	d001      	beq.n	8002698 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e0b8      	b.n	800280a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d020      	beq.n	80026e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d005      	beq.n	80026bc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b0:	4b59      	ldr	r3, [pc, #356]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	4a58      	ldr	r2, [pc, #352]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80026b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026c8:	4b53      	ldr	r3, [pc, #332]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	4a52      	ldr	r2, [pc, #328]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80026ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d4:	4b50      	ldr	r3, [pc, #320]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	494d      	ldr	r1, [pc, #308]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d040      	beq.n	8002774 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d107      	bne.n	800270a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fa:	4b47      	ldr	r3, [pc, #284]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d115      	bne.n	8002732 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e07f      	b.n	800280a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b02      	cmp	r3, #2
 8002710:	d107      	bne.n	8002722 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002712:	4b41      	ldr	r3, [pc, #260]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d109      	bne.n	8002732 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e073      	b.n	800280a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002722:	4b3d      	ldr	r3, [pc, #244]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e06b      	b.n	800280a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002732:	4b39      	ldr	r3, [pc, #228]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f023 0203 	bic.w	r2, r3, #3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	4936      	ldr	r1, [pc, #216]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 8002740:	4313      	orrs	r3, r2
 8002742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002744:	f7ff f9c6 	bl	8001ad4 <HAL_GetTick>
 8002748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274a:	e00a      	b.n	8002762 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800274c:	f7ff f9c2 	bl	8001ad4 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	f241 3288 	movw	r2, #5000	; 0x1388
 800275a:	4293      	cmp	r3, r2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e053      	b.n	800280a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002762:	4b2d      	ldr	r3, [pc, #180]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 020c 	and.w	r2, r3, #12
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	429a      	cmp	r2, r3
 8002772:	d1eb      	bne.n	800274c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002774:	4b27      	ldr	r3, [pc, #156]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 030f 	and.w	r3, r3, #15
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	d210      	bcs.n	80027a4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002782:	4b24      	ldr	r3, [pc, #144]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f023 020f 	bic.w	r2, r3, #15
 800278a:	4922      	ldr	r1, [pc, #136]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	4313      	orrs	r3, r2
 8002790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002792:	4b20      	ldr	r3, [pc, #128]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	429a      	cmp	r2, r3
 800279e:	d001      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e032      	b.n	800280a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d008      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b0:	4b19      	ldr	r3, [pc, #100]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	4916      	ldr	r1, [pc, #88]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0308 	and.w	r3, r3, #8
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d009      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ce:	4b12      	ldr	r3, [pc, #72]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	490e      	ldr	r1, [pc, #56]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027e2:	f000 f821 	bl	8002828 <HAL_RCC_GetSysClockFreq>
 80027e6:	4602      	mov	r2, r0
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	091b      	lsrs	r3, r3, #4
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	490a      	ldr	r1, [pc, #40]	; (800281c <HAL_RCC_ClockConfig+0x1cc>)
 80027f4:	5ccb      	ldrb	r3, [r1, r3]
 80027f6:	fa22 f303 	lsr.w	r3, r2, r3
 80027fa:	4a09      	ldr	r2, [pc, #36]	; (8002820 <HAL_RCC_ClockConfig+0x1d0>)
 80027fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027fe:	4b09      	ldr	r3, [pc, #36]	; (8002824 <HAL_RCC_ClockConfig+0x1d4>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff f922 	bl	8001a4c <HAL_InitTick>

  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40023c00 	.word	0x40023c00
 8002818:	40023800 	.word	0x40023800
 800281c:	08007720 	.word	0x08007720
 8002820:	20000004 	.word	0x20000004
 8002824:	20000008 	.word	0x20000008

08002828 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800282c:	b090      	sub	sp, #64	; 0x40
 800282e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002830:	2300      	movs	r3, #0
 8002832:	637b      	str	r3, [r7, #52]	; 0x34
 8002834:	2300      	movs	r3, #0
 8002836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002838:	2300      	movs	r3, #0
 800283a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800283c:	2300      	movs	r3, #0
 800283e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002840:	4b59      	ldr	r3, [pc, #356]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 030c 	and.w	r3, r3, #12
 8002848:	2b08      	cmp	r3, #8
 800284a:	d00d      	beq.n	8002868 <HAL_RCC_GetSysClockFreq+0x40>
 800284c:	2b08      	cmp	r3, #8
 800284e:	f200 80a1 	bhi.w	8002994 <HAL_RCC_GetSysClockFreq+0x16c>
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <HAL_RCC_GetSysClockFreq+0x34>
 8002856:	2b04      	cmp	r3, #4
 8002858:	d003      	beq.n	8002862 <HAL_RCC_GetSysClockFreq+0x3a>
 800285a:	e09b      	b.n	8002994 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800285c:	4b53      	ldr	r3, [pc, #332]	; (80029ac <HAL_RCC_GetSysClockFreq+0x184>)
 800285e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002860:	e09b      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002862:	4b53      	ldr	r3, [pc, #332]	; (80029b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002864:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002866:	e098      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002868:	4b4f      	ldr	r3, [pc, #316]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002870:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002872:	4b4d      	ldr	r3, [pc, #308]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d028      	beq.n	80028d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800287e:	4b4a      	ldr	r3, [pc, #296]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	099b      	lsrs	r3, r3, #6
 8002884:	2200      	movs	r2, #0
 8002886:	623b      	str	r3, [r7, #32]
 8002888:	627a      	str	r2, [r7, #36]	; 0x24
 800288a:	6a3b      	ldr	r3, [r7, #32]
 800288c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002890:	2100      	movs	r1, #0
 8002892:	4b47      	ldr	r3, [pc, #284]	; (80029b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002894:	fb03 f201 	mul.w	r2, r3, r1
 8002898:	2300      	movs	r3, #0
 800289a:	fb00 f303 	mul.w	r3, r0, r3
 800289e:	4413      	add	r3, r2
 80028a0:	4a43      	ldr	r2, [pc, #268]	; (80029b0 <HAL_RCC_GetSysClockFreq+0x188>)
 80028a2:	fba0 1202 	umull	r1, r2, r0, r2
 80028a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80028a8:	460a      	mov	r2, r1
 80028aa:	62ba      	str	r2, [r7, #40]	; 0x28
 80028ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028ae:	4413      	add	r3, r2
 80028b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028b4:	2200      	movs	r2, #0
 80028b6:	61bb      	str	r3, [r7, #24]
 80028b8:	61fa      	str	r2, [r7, #28]
 80028ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80028c2:	f7fe f9e1 	bl	8000c88 <__aeabi_uldivmod>
 80028c6:	4602      	mov	r2, r0
 80028c8:	460b      	mov	r3, r1
 80028ca:	4613      	mov	r3, r2
 80028cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028ce:	e053      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028d0:	4b35      	ldr	r3, [pc, #212]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x180>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	099b      	lsrs	r3, r3, #6
 80028d6:	2200      	movs	r2, #0
 80028d8:	613b      	str	r3, [r7, #16]
 80028da:	617a      	str	r2, [r7, #20]
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80028e2:	f04f 0b00 	mov.w	fp, #0
 80028e6:	4652      	mov	r2, sl
 80028e8:	465b      	mov	r3, fp
 80028ea:	f04f 0000 	mov.w	r0, #0
 80028ee:	f04f 0100 	mov.w	r1, #0
 80028f2:	0159      	lsls	r1, r3, #5
 80028f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028f8:	0150      	lsls	r0, r2, #5
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	ebb2 080a 	subs.w	r8, r2, sl
 8002902:	eb63 090b 	sbc.w	r9, r3, fp
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	f04f 0300 	mov.w	r3, #0
 800290e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002912:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002916:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800291a:	ebb2 0408 	subs.w	r4, r2, r8
 800291e:	eb63 0509 	sbc.w	r5, r3, r9
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	00eb      	lsls	r3, r5, #3
 800292c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002930:	00e2      	lsls	r2, r4, #3
 8002932:	4614      	mov	r4, r2
 8002934:	461d      	mov	r5, r3
 8002936:	eb14 030a 	adds.w	r3, r4, sl
 800293a:	603b      	str	r3, [r7, #0]
 800293c:	eb45 030b 	adc.w	r3, r5, fp
 8002940:	607b      	str	r3, [r7, #4]
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800294e:	4629      	mov	r1, r5
 8002950:	028b      	lsls	r3, r1, #10
 8002952:	4621      	mov	r1, r4
 8002954:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002958:	4621      	mov	r1, r4
 800295a:	028a      	lsls	r2, r1, #10
 800295c:	4610      	mov	r0, r2
 800295e:	4619      	mov	r1, r3
 8002960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002962:	2200      	movs	r2, #0
 8002964:	60bb      	str	r3, [r7, #8]
 8002966:	60fa      	str	r2, [r7, #12]
 8002968:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800296c:	f7fe f98c 	bl	8000c88 <__aeabi_uldivmod>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4613      	mov	r3, r2
 8002976:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	0c1b      	lsrs	r3, r3, #16
 800297e:	f003 0303 	and.w	r3, r3, #3
 8002982:	3301      	adds	r3, #1
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002988:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800298a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800298c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002990:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002992:	e002      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002994:	4b05      	ldr	r3, [pc, #20]	; (80029ac <HAL_RCC_GetSysClockFreq+0x184>)
 8002996:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002998:	bf00      	nop
    }
  }
  return sysclockfreq;
 800299a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800299c:	4618      	mov	r0, r3
 800299e:	3740      	adds	r7, #64	; 0x40
 80029a0:	46bd      	mov	sp, r7
 80029a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029a6:	bf00      	nop
 80029a8:	40023800 	.word	0x40023800
 80029ac:	00f42400 	.word	0x00f42400
 80029b0:	017d7840 	.word	0x017d7840

080029b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029b8:	4b03      	ldr	r3, [pc, #12]	; (80029c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	20000004 	.word	0x20000004

080029cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029d0:	f7ff fff0 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029d4:	4602      	mov	r2, r0
 80029d6:	4b05      	ldr	r3, [pc, #20]	; (80029ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	0a9b      	lsrs	r3, r3, #10
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	4903      	ldr	r1, [pc, #12]	; (80029f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029e2:	5ccb      	ldrb	r3, [r1, r3]
 80029e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40023800 	.word	0x40023800
 80029f0:	08007730 	.word	0x08007730

080029f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029f8:	f7ff ffdc 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029fc:	4602      	mov	r2, r0
 80029fe:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	0b5b      	lsrs	r3, r3, #13
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	4903      	ldr	r1, [pc, #12]	; (8002a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a0a:	5ccb      	ldrb	r3, [r1, r3]
 8002a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40023800 	.word	0x40023800
 8002a18:	08007730 	.word	0x08007730

08002a1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b088      	sub	sp, #32
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d012      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a44:	4b69      	ldr	r3, [pc, #420]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	4a68      	ldr	r2, [pc, #416]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a4a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002a4e:	6093      	str	r3, [r2, #8]
 8002a50:	4b66      	ldr	r3, [pc, #408]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a58:	4964      	ldr	r1, [pc, #400]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002a66:	2301      	movs	r3, #1
 8002a68:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d017      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a76:	4b5d      	ldr	r3, [pc, #372]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a7c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a84:	4959      	ldr	r1, [pc, #356]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a94:	d101      	bne.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002a96:	2301      	movs	r3, #1
 8002a98:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d017      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ab2:	4b4e      	ldr	r3, [pc, #312]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ab8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	494a      	ldr	r1, [pc, #296]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002acc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ad0:	d101      	bne.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002aee:	2301      	movs	r3, #1
 8002af0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0320 	and.w	r3, r3, #32
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 808b 	beq.w	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b00:	4b3a      	ldr	r3, [pc, #232]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b04:	4a39      	ldr	r2, [pc, #228]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b0a:	6413      	str	r3, [r2, #64]	; 0x40
 8002b0c:	4b37      	ldr	r3, [pc, #220]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002b18:	4b35      	ldr	r3, [pc, #212]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a34      	ldr	r2, [pc, #208]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b24:	f7fe ffd6 	bl	8001ad4 <HAL_GetTick>
 8002b28:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b2a:	e008      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b2c:	f7fe ffd2 	bl	8001ad4 <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	2b64      	cmp	r3, #100	; 0x64
 8002b38:	d901      	bls.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e357      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b3e:	4b2c      	ldr	r3, [pc, #176]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d0f0      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b4a:	4b28      	ldr	r3, [pc, #160]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b52:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d035      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d02e      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b68:	4b20      	ldr	r3, [pc, #128]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b70:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b72:	4b1e      	ldr	r3, [pc, #120]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b76:	4a1d      	ldr	r2, [pc, #116]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b7c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b7e:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b82:	4a1a      	ldr	r2, [pc, #104]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b88:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002b8a:	4a18      	ldr	r2, [pc, #96]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002b90:	4b16      	ldr	r3, [pc, #88]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d114      	bne.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9c:	f7fe ff9a 	bl	8001ad4 <HAL_GetTick>
 8002ba0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba2:	e00a      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ba4:	f7fe ff96 	bl	8001ad4 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e319      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bba:	4b0c      	ldr	r3, [pc, #48]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d0ee      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002bd2:	d111      	bne.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002bd4:	4b05      	ldr	r3, [pc, #20]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002be2:	400b      	ands	r3, r1
 8002be4:	4901      	ldr	r1, [pc, #4]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	608b      	str	r3, [r1, #8]
 8002bea:	e00b      	b.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002bec:	40023800 	.word	0x40023800
 8002bf0:	40007000 	.word	0x40007000
 8002bf4:	0ffffcff 	.word	0x0ffffcff
 8002bf8:	4baa      	ldr	r3, [pc, #680]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	4aa9      	ldr	r2, [pc, #676]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bfe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002c02:	6093      	str	r3, [r2, #8]
 8002c04:	4ba7      	ldr	r3, [pc, #668]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c06:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c10:	49a4      	ldr	r1, [pc, #656]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0310 	and.w	r3, r3, #16
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d010      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002c22:	4ba0      	ldr	r3, [pc, #640]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c28:	4a9e      	ldr	r2, [pc, #632]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c2e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002c32:	4b9c      	ldr	r3, [pc, #624]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c34:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c3c:	4999      	ldr	r1, [pc, #612]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00a      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c50:	4b94      	ldr	r3, [pc, #592]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c56:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c5e:	4991      	ldr	r1, [pc, #580]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00a      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c72:	4b8c      	ldr	r3, [pc, #560]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c78:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c80:	4988      	ldr	r1, [pc, #544]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d00a      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c94:	4b83      	ldr	r3, [pc, #524]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ca2:	4980      	ldr	r1, [pc, #512]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00a      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002cb6:	4b7b      	ldr	r3, [pc, #492]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cbc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc4:	4977      	ldr	r1, [pc, #476]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00a      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cd8:	4b72      	ldr	r3, [pc, #456]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cde:	f023 0203 	bic.w	r2, r3, #3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce6:	496f      	ldr	r1, [pc, #444]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00a      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cfa:	4b6a      	ldr	r3, [pc, #424]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d00:	f023 020c 	bic.w	r2, r3, #12
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d08:	4966      	ldr	r1, [pc, #408]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00a      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d1c:	4b61      	ldr	r3, [pc, #388]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d22:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2a:	495e      	ldr	r1, [pc, #376]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00a      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d3e:	4b59      	ldr	r3, [pc, #356]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d44:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d4c:	4955      	ldr	r1, [pc, #340]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00a      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d60:	4b50      	ldr	r3, [pc, #320]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d6e:	494d      	ldr	r1, [pc, #308]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00a      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002d82:	4b48      	ldr	r3, [pc, #288]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d88:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d90:	4944      	ldr	r1, [pc, #272]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00a      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002da4:	4b3f      	ldr	r3, [pc, #252]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002daa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db2:	493c      	ldr	r1, [pc, #240]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00a      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002dc6:	4b37      	ldr	r3, [pc, #220]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dcc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dd4:	4933      	ldr	r1, [pc, #204]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00a      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002de8:	4b2e      	ldr	r3, [pc, #184]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002df6:	492b      	ldr	r1, [pc, #172]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d011      	beq.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002e0a:	4b26      	ldr	r3, [pc, #152]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e10:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e18:	4922      	ldr	r1, [pc, #136]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e28:	d101      	bne.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0308 	and.w	r3, r3, #8
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00a      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e4a:	4b16      	ldr	r3, [pc, #88]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e50:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e58:	4912      	ldr	r1, [pc, #72]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00b      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e6c:	4b0d      	ldr	r3, [pc, #52]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e72:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e7c:	4909      	ldr	r1, [pc, #36]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d006      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 80d9 	beq.w	800304a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e98:	4b02      	ldr	r3, [pc, #8]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a01      	ldr	r2, [pc, #4]	; (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e9e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ea2:	e001      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eaa:	f7fe fe13 	bl	8001ad4 <HAL_GetTick>
 8002eae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002eb0:	e008      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002eb2:	f7fe fe0f 	bl	8001ad4 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b64      	cmp	r3, #100	; 0x64
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e194      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ec4:	4b6c      	ldr	r3, [pc, #432]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1f0      	bne.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d021      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d11d      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ee4:	4b64      	ldr	r3, [pc, #400]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eea:	0c1b      	lsrs	r3, r3, #16
 8002eec:	f003 0303 	and.w	r3, r3, #3
 8002ef0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002ef2:	4b61      	ldr	r3, [pc, #388]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ef4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ef8:	0e1b      	lsrs	r3, r3, #24
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	019a      	lsls	r2, r3, #6
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	041b      	lsls	r3, r3, #16
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	061b      	lsls	r3, r3, #24
 8002f10:	431a      	orrs	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	071b      	lsls	r3, r3, #28
 8002f18:	4957      	ldr	r1, [pc, #348]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d004      	beq.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f34:	d00a      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d02e      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f4a:	d129      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002f4c:	4b4a      	ldr	r3, [pc, #296]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f52:	0c1b      	lsrs	r3, r3, #16
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f5a:	4b47      	ldr	r3, [pc, #284]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f60:	0f1b      	lsrs	r3, r3, #28
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	019a      	lsls	r2, r3, #6
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	041b      	lsls	r3, r3, #16
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	061b      	lsls	r3, r3, #24
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	071b      	lsls	r3, r3, #28
 8002f80:	493d      	ldr	r1, [pc, #244]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f88:	4b3b      	ldr	r3, [pc, #236]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f8e:	f023 021f 	bic.w	r2, r3, #31
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f96:	3b01      	subs	r3, #1
 8002f98:	4937      	ldr	r1, [pc, #220]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d01d      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fac:	4b32      	ldr	r3, [pc, #200]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fb2:	0e1b      	lsrs	r3, r3, #24
 8002fb4:	f003 030f 	and.w	r3, r3, #15
 8002fb8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002fba:	4b2f      	ldr	r3, [pc, #188]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fc0:	0f1b      	lsrs	r3, r3, #28
 8002fc2:	f003 0307 	and.w	r3, r3, #7
 8002fc6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	019a      	lsls	r2, r3, #6
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	041b      	lsls	r3, r3, #16
 8002fd4:	431a      	orrs	r2, r3
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	061b      	lsls	r3, r3, #24
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	071b      	lsls	r3, r3, #28
 8002fe0:	4925      	ldr	r1, [pc, #148]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d011      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	019a      	lsls	r2, r3, #6
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	041b      	lsls	r3, r3, #16
 8003000:	431a      	orrs	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	061b      	lsls	r3, r3, #24
 8003008:	431a      	orrs	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	071b      	lsls	r3, r3, #28
 8003010:	4919      	ldr	r1, [pc, #100]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003012:	4313      	orrs	r3, r2
 8003014:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003018:	4b17      	ldr	r3, [pc, #92]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a16      	ldr	r2, [pc, #88]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800301e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003022:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003024:	f7fe fd56 	bl	8001ad4 <HAL_GetTick>
 8003028:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800302a:	e008      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800302c:	f7fe fd52 	bl	8001ad4 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b64      	cmp	r3, #100	; 0x64
 8003038:	d901      	bls.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e0d7      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800303e:	4b0e      	ldr	r3, [pc, #56]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0f0      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	2b01      	cmp	r3, #1
 800304e:	f040 80cd 	bne.w	80031ec <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003052:	4b09      	ldr	r3, [pc, #36]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a08      	ldr	r2, [pc, #32]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003058:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800305c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800305e:	f7fe fd39 	bl	8001ad4 <HAL_GetTick>
 8003062:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003064:	e00a      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003066:	f7fe fd35 	bl	8001ad4 <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b64      	cmp	r3, #100	; 0x64
 8003072:	d903      	bls.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e0ba      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003078:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800307c:	4b5e      	ldr	r3, [pc, #376]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003084:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003088:	d0ed      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d02e      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d12a      	bne.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80030b2:	4b51      	ldr	r3, [pc, #324]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b8:	0c1b      	lsrs	r3, r3, #16
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030c0:	4b4d      	ldr	r3, [pc, #308]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c6:	0f1b      	lsrs	r3, r3, #28
 80030c8:	f003 0307 	and.w	r3, r3, #7
 80030cc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	019a      	lsls	r2, r3, #6
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	041b      	lsls	r3, r3, #16
 80030d8:	431a      	orrs	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	061b      	lsls	r3, r3, #24
 80030e0:	431a      	orrs	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	071b      	lsls	r3, r3, #28
 80030e6:	4944      	ldr	r1, [pc, #272]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80030ee:	4b42      	ldr	r3, [pc, #264]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030fc:	3b01      	subs	r3, #1
 80030fe:	021b      	lsls	r3, r3, #8
 8003100:	493d      	ldr	r1, [pc, #244]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d022      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003118:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800311c:	d11d      	bne.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800311e:	4b36      	ldr	r3, [pc, #216]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003124:	0e1b      	lsrs	r3, r3, #24
 8003126:	f003 030f 	and.w	r3, r3, #15
 800312a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800312c:	4b32      	ldr	r3, [pc, #200]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003132:	0f1b      	lsrs	r3, r3, #28
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	019a      	lsls	r2, r3, #6
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	041b      	lsls	r3, r3, #16
 8003146:	431a      	orrs	r2, r3
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	061b      	lsls	r3, r3, #24
 800314c:	431a      	orrs	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	071b      	lsls	r3, r3, #28
 8003152:	4929      	ldr	r1, [pc, #164]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b00      	cmp	r3, #0
 8003164:	d028      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003166:	4b24      	ldr	r3, [pc, #144]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800316c:	0e1b      	lsrs	r3, r3, #24
 800316e:	f003 030f 	and.w	r3, r3, #15
 8003172:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003174:	4b20      	ldr	r3, [pc, #128]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317a:	0c1b      	lsrs	r3, r3, #16
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	019a      	lsls	r2, r3, #6
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	041b      	lsls	r3, r3, #16
 800318c:	431a      	orrs	r2, r3
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	061b      	lsls	r3, r3, #24
 8003192:	431a      	orrs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	071b      	lsls	r3, r3, #28
 800319a:	4917      	ldr	r1, [pc, #92]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800319c:	4313      	orrs	r3, r2
 800319e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80031a2:	4b15      	ldr	r3, [pc, #84]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b0:	4911      	ldr	r1, [pc, #68]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80031b8:	4b0f      	ldr	r3, [pc, #60]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a0e      	ldr	r2, [pc, #56]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031c4:	f7fe fc86 	bl	8001ad4 <HAL_GetTick>
 80031c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031cc:	f7fe fc82 	bl	8001ad4 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b64      	cmp	r3, #100	; 0x64
 80031d8:	d901      	bls.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e007      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80031de:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031ea:	d1ef      	bne.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3720      	adds	r7, #32
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40023800 	.word	0x40023800

080031fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e049      	b.n	80032a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d106      	bne.n	8003228 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7fe fad4 	bl	80017d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2202      	movs	r2, #2
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	3304      	adds	r3, #4
 8003238:	4619      	mov	r1, r3
 800323a:	4610      	mov	r0, r2
 800323c:	f000 fcd8 	bl	8003bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b082      	sub	sp, #8
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e049      	b.n	8003350 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d106      	bne.n	80032d6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f841 	bl	8003358 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2202      	movs	r2, #2
 80032da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3304      	adds	r3, #4
 80032e6:	4619      	mov	r1, r3
 80032e8:	4610      	mov	r0, r2
 80032ea:	f000 fc81 	bl	8003bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003376:	2300      	movs	r3, #0
 8003378:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d104      	bne.n	800338a <HAL_TIM_IC_Start_IT+0x1e>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003386:	b2db      	uxtb	r3, r3
 8003388:	e023      	b.n	80033d2 <HAL_TIM_IC_Start_IT+0x66>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	2b04      	cmp	r3, #4
 800338e:	d104      	bne.n	800339a <HAL_TIM_IC_Start_IT+0x2e>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003396:	b2db      	uxtb	r3, r3
 8003398:	e01b      	b.n	80033d2 <HAL_TIM_IC_Start_IT+0x66>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	2b08      	cmp	r3, #8
 800339e:	d104      	bne.n	80033aa <HAL_TIM_IC_Start_IT+0x3e>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	e013      	b.n	80033d2 <HAL_TIM_IC_Start_IT+0x66>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	2b0c      	cmp	r3, #12
 80033ae:	d104      	bne.n	80033ba <HAL_TIM_IC_Start_IT+0x4e>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	e00b      	b.n	80033d2 <HAL_TIM_IC_Start_IT+0x66>
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	2b10      	cmp	r3, #16
 80033be:	d104      	bne.n	80033ca <HAL_TIM_IC_Start_IT+0x5e>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	e003      	b.n	80033d2 <HAL_TIM_IC_Start_IT+0x66>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d104      	bne.n	80033e4 <HAL_TIM_IC_Start_IT+0x78>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	e013      	b.n	800340c <HAL_TIM_IC_Start_IT+0xa0>
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d104      	bne.n	80033f4 <HAL_TIM_IC_Start_IT+0x88>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	e00b      	b.n	800340c <HAL_TIM_IC_Start_IT+0xa0>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	2b08      	cmp	r3, #8
 80033f8:	d104      	bne.n	8003404 <HAL_TIM_IC_Start_IT+0x98>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003400:	b2db      	uxtb	r3, r3
 8003402:	e003      	b.n	800340c <HAL_TIM_IC_Start_IT+0xa0>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800340a:	b2db      	uxtb	r3, r3
 800340c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800340e:	7bbb      	ldrb	r3, [r7, #14]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d102      	bne.n	800341a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003414:	7b7b      	ldrb	r3, [r7, #13]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d001      	beq.n	800341e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e0e2      	b.n	80035e4 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d104      	bne.n	800342e <HAL_TIM_IC_Start_IT+0xc2>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800342c:	e023      	b.n	8003476 <HAL_TIM_IC_Start_IT+0x10a>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	2b04      	cmp	r3, #4
 8003432:	d104      	bne.n	800343e <HAL_TIM_IC_Start_IT+0xd2>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2202      	movs	r2, #2
 8003438:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800343c:	e01b      	b.n	8003476 <HAL_TIM_IC_Start_IT+0x10a>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	2b08      	cmp	r3, #8
 8003442:	d104      	bne.n	800344e <HAL_TIM_IC_Start_IT+0xe2>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2202      	movs	r2, #2
 8003448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800344c:	e013      	b.n	8003476 <HAL_TIM_IC_Start_IT+0x10a>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	2b0c      	cmp	r3, #12
 8003452:	d104      	bne.n	800345e <HAL_TIM_IC_Start_IT+0xf2>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2202      	movs	r2, #2
 8003458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800345c:	e00b      	b.n	8003476 <HAL_TIM_IC_Start_IT+0x10a>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	2b10      	cmp	r3, #16
 8003462:	d104      	bne.n	800346e <HAL_TIM_IC_Start_IT+0x102>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2202      	movs	r2, #2
 8003468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800346c:	e003      	b.n	8003476 <HAL_TIM_IC_Start_IT+0x10a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2202      	movs	r2, #2
 8003472:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d104      	bne.n	8003486 <HAL_TIM_IC_Start_IT+0x11a>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003484:	e013      	b.n	80034ae <HAL_TIM_IC_Start_IT+0x142>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	2b04      	cmp	r3, #4
 800348a:	d104      	bne.n	8003496 <HAL_TIM_IC_Start_IT+0x12a>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003494:	e00b      	b.n	80034ae <HAL_TIM_IC_Start_IT+0x142>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	2b08      	cmp	r3, #8
 800349a:	d104      	bne.n	80034a6 <HAL_TIM_IC_Start_IT+0x13a>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2202      	movs	r2, #2
 80034a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80034a4:	e003      	b.n	80034ae <HAL_TIM_IC_Start_IT+0x142>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2202      	movs	r2, #2
 80034aa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2b0c      	cmp	r3, #12
 80034b2:	d841      	bhi.n	8003538 <HAL_TIM_IC_Start_IT+0x1cc>
 80034b4:	a201      	add	r2, pc, #4	; (adr r2, 80034bc <HAL_TIM_IC_Start_IT+0x150>)
 80034b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ba:	bf00      	nop
 80034bc:	080034f1 	.word	0x080034f1
 80034c0:	08003539 	.word	0x08003539
 80034c4:	08003539 	.word	0x08003539
 80034c8:	08003539 	.word	0x08003539
 80034cc:	08003503 	.word	0x08003503
 80034d0:	08003539 	.word	0x08003539
 80034d4:	08003539 	.word	0x08003539
 80034d8:	08003539 	.word	0x08003539
 80034dc:	08003515 	.word	0x08003515
 80034e0:	08003539 	.word	0x08003539
 80034e4:	08003539 	.word	0x08003539
 80034e8:	08003539 	.word	0x08003539
 80034ec:	08003527 	.word	0x08003527
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0202 	orr.w	r2, r2, #2
 80034fe:	60da      	str	r2, [r3, #12]
      break;
 8003500:	e01d      	b.n	800353e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f042 0204 	orr.w	r2, r2, #4
 8003510:	60da      	str	r2, [r3, #12]
      break;
 8003512:	e014      	b.n	800353e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0208 	orr.w	r2, r2, #8
 8003522:	60da      	str	r2, [r3, #12]
      break;
 8003524:	e00b      	b.n	800353e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68da      	ldr	r2, [r3, #12]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f042 0210 	orr.w	r2, r2, #16
 8003534:	60da      	str	r2, [r3, #12]
      break;
 8003536:	e002      	b.n	800353e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	73fb      	strb	r3, [r7, #15]
      break;
 800353c:	bf00      	nop
  }

  if (status == HAL_OK)
 800353e:	7bfb      	ldrb	r3, [r7, #15]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d14e      	bne.n	80035e2 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2201      	movs	r2, #1
 800354a:	6839      	ldr	r1, [r7, #0]
 800354c:	4618      	mov	r0, r3
 800354e:	f000 fdb3 	bl	80040b8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a25      	ldr	r2, [pc, #148]	; (80035ec <HAL_TIM_IC_Start_IT+0x280>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d022      	beq.n	80035a2 <HAL_TIM_IC_Start_IT+0x236>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003564:	d01d      	beq.n	80035a2 <HAL_TIM_IC_Start_IT+0x236>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a21      	ldr	r2, [pc, #132]	; (80035f0 <HAL_TIM_IC_Start_IT+0x284>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d018      	beq.n	80035a2 <HAL_TIM_IC_Start_IT+0x236>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a1f      	ldr	r2, [pc, #124]	; (80035f4 <HAL_TIM_IC_Start_IT+0x288>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d013      	beq.n	80035a2 <HAL_TIM_IC_Start_IT+0x236>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a1e      	ldr	r2, [pc, #120]	; (80035f8 <HAL_TIM_IC_Start_IT+0x28c>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d00e      	beq.n	80035a2 <HAL_TIM_IC_Start_IT+0x236>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a1c      	ldr	r2, [pc, #112]	; (80035fc <HAL_TIM_IC_Start_IT+0x290>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d009      	beq.n	80035a2 <HAL_TIM_IC_Start_IT+0x236>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a1b      	ldr	r2, [pc, #108]	; (8003600 <HAL_TIM_IC_Start_IT+0x294>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d004      	beq.n	80035a2 <HAL_TIM_IC_Start_IT+0x236>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a19      	ldr	r2, [pc, #100]	; (8003604 <HAL_TIM_IC_Start_IT+0x298>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d115      	bne.n	80035ce <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	4b17      	ldr	r3, [pc, #92]	; (8003608 <HAL_TIM_IC_Start_IT+0x29c>)
 80035aa:	4013      	ands	r3, r2
 80035ac:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	2b06      	cmp	r3, #6
 80035b2:	d015      	beq.n	80035e0 <HAL_TIM_IC_Start_IT+0x274>
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035ba:	d011      	beq.n	80035e0 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0201 	orr.w	r2, r2, #1
 80035ca:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035cc:	e008      	b.n	80035e0 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f042 0201 	orr.w	r2, r2, #1
 80035dc:	601a      	str	r2, [r3, #0]
 80035de:	e000      	b.n	80035e2 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035e0:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80035e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	40010000 	.word	0x40010000
 80035f0:	40000400 	.word	0x40000400
 80035f4:	40000800 	.word	0x40000800
 80035f8:	40000c00 	.word	0x40000c00
 80035fc:	40010400 	.word	0x40010400
 8003600:	40014000 	.word	0x40014000
 8003604:	40001800 	.word	0x40001800
 8003608:	00010007 	.word	0x00010007

0800360c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b02      	cmp	r3, #2
 8003620:	d122      	bne.n	8003668 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f003 0302 	and.w	r3, r3, #2
 800362c:	2b02      	cmp	r3, #2
 800362e:	d11b      	bne.n	8003668 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f06f 0202 	mvn.w	r2, #2
 8003638:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	f003 0303 	and.w	r3, r3, #3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d003      	beq.n	8003656 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7fd fef8 	bl	8001444 <HAL_TIM_IC_CaptureCallback>
 8003654:	e005      	b.n	8003662 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 faac 	bl	8003bb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f000 fab3 	bl	8003bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	f003 0304 	and.w	r3, r3, #4
 8003672:	2b04      	cmp	r3, #4
 8003674:	d122      	bne.n	80036bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	f003 0304 	and.w	r3, r3, #4
 8003680:	2b04      	cmp	r3, #4
 8003682:	d11b      	bne.n	80036bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0204 	mvn.w	r2, #4
 800368c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2202      	movs	r2, #2
 8003692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7fd fece 	bl	8001444 <HAL_TIM_IC_CaptureCallback>
 80036a8:	e005      	b.n	80036b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 fa82 	bl	8003bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 fa89 	bl	8003bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d122      	bne.n	8003710 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f003 0308 	and.w	r3, r3, #8
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d11b      	bne.n	8003710 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f06f 0208 	mvn.w	r2, #8
 80036e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2204      	movs	r2, #4
 80036e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	f003 0303 	and.w	r3, r3, #3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7fd fea4 	bl	8001444 <HAL_TIM_IC_CaptureCallback>
 80036fc:	e005      	b.n	800370a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 fa58 	bl	8003bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 fa5f 	bl	8003bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	f003 0310 	and.w	r3, r3, #16
 800371a:	2b10      	cmp	r3, #16
 800371c:	d122      	bne.n	8003764 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	f003 0310 	and.w	r3, r3, #16
 8003728:	2b10      	cmp	r3, #16
 800372a:	d11b      	bne.n	8003764 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f06f 0210 	mvn.w	r2, #16
 8003734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2208      	movs	r2, #8
 800373a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003746:	2b00      	cmp	r3, #0
 8003748:	d003      	beq.n	8003752 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7fd fe7a 	bl	8001444 <HAL_TIM_IC_CaptureCallback>
 8003750:	e005      	b.n	800375e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 fa2e 	bl	8003bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f000 fa35 	bl	8003bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b01      	cmp	r3, #1
 8003770:	d10e      	bne.n	8003790 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	2b01      	cmp	r3, #1
 800377e:	d107      	bne.n	8003790 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f06f 0201 	mvn.w	r2, #1
 8003788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 fa08 	bl	8003ba0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800379a:	2b80      	cmp	r3, #128	; 0x80
 800379c:	d10e      	bne.n	80037bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a8:	2b80      	cmp	r3, #128	; 0x80
 80037aa:	d107      	bne.n	80037bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80037b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 fd3c 	bl	8004234 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ca:	d10e      	bne.n	80037ea <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d6:	2b80      	cmp	r3, #128	; 0x80
 80037d8:	d107      	bne.n	80037ea <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80037e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 fd2f 	bl	8004248 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037f4:	2b40      	cmp	r3, #64	; 0x40
 80037f6:	d10e      	bne.n	8003816 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003802:	2b40      	cmp	r3, #64	; 0x40
 8003804:	d107      	bne.n	8003816 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800380e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 f9e3 	bl	8003bdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	f003 0320 	and.w	r3, r3, #32
 8003820:	2b20      	cmp	r3, #32
 8003822:	d10e      	bne.n	8003842 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	f003 0320 	and.w	r3, r3, #32
 800382e:	2b20      	cmp	r3, #32
 8003830:	d107      	bne.n	8003842 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f06f 0220 	mvn.w	r2, #32
 800383a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f000 fcef 	bl	8004220 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003842:	bf00      	nop
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b086      	sub	sp, #24
 800384e:	af00      	add	r7, sp, #0
 8003850:	60f8      	str	r0, [r7, #12]
 8003852:	60b9      	str	r1, [r7, #8]
 8003854:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003860:	2b01      	cmp	r3, #1
 8003862:	d101      	bne.n	8003868 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003864:	2302      	movs	r3, #2
 8003866:	e088      	b.n	800397a <HAL_TIM_IC_ConfigChannel+0x130>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d11b      	bne.n	80038ae <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6818      	ldr	r0, [r3, #0]
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	6819      	ldr	r1, [r3, #0]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f000 fa53 	bl	8003d30 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	699a      	ldr	r2, [r3, #24]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 020c 	bic.w	r2, r2, #12
 8003898:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6999      	ldr	r1, [r3, #24]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	619a      	str	r2, [r3, #24]
 80038ac:	e060      	b.n	8003970 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d11c      	bne.n	80038ee <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6818      	ldr	r0, [r3, #0]
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	6819      	ldr	r1, [r3, #0]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f000 fad7 	bl	8003e76 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	699a      	ldr	r2, [r3, #24]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80038d6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6999      	ldr	r1, [r3, #24]
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	021a      	lsls	r2, r3, #8
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	619a      	str	r2, [r3, #24]
 80038ec:	e040      	b.n	8003970 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	d11b      	bne.n	800392c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6818      	ldr	r0, [r3, #0]
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	6819      	ldr	r1, [r3, #0]
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	f000 fb24 	bl	8003f50 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	69da      	ldr	r2, [r3, #28]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 020c 	bic.w	r2, r2, #12
 8003916:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	69d9      	ldr	r1, [r3, #28]
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	61da      	str	r2, [r3, #28]
 800392a:	e021      	b.n	8003970 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b0c      	cmp	r3, #12
 8003930:	d11c      	bne.n	800396c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6818      	ldr	r0, [r3, #0]
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	6819      	ldr	r1, [r3, #0]
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	f000 fb41 	bl	8003fc8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	69da      	ldr	r2, [r3, #28]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003954:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	69d9      	ldr	r1, [r3, #28]
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	021a      	lsls	r2, r3, #8
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	61da      	str	r2, [r3, #28]
 800396a:	e001      	b.n	8003970 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003978:	7dfb      	ldrb	r3, [r7, #23]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3718      	adds	r7, #24
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
	...

08003984 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003998:	2b01      	cmp	r3, #1
 800399a:	d101      	bne.n	80039a0 <HAL_TIM_ConfigClockSource+0x1c>
 800399c:	2302      	movs	r3, #2
 800399e:	e0b4      	b.n	8003b0a <HAL_TIM_ConfigClockSource+0x186>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	4b56      	ldr	r3, [pc, #344]	; (8003b14 <HAL_TIM_ConfigClockSource+0x190>)
 80039bc:	4013      	ands	r3, r2
 80039be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039d8:	d03e      	beq.n	8003a58 <HAL_TIM_ConfigClockSource+0xd4>
 80039da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039de:	f200 8087 	bhi.w	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
 80039e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039e6:	f000 8086 	beq.w	8003af6 <HAL_TIM_ConfigClockSource+0x172>
 80039ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039ee:	d87f      	bhi.n	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
 80039f0:	2b70      	cmp	r3, #112	; 0x70
 80039f2:	d01a      	beq.n	8003a2a <HAL_TIM_ConfigClockSource+0xa6>
 80039f4:	2b70      	cmp	r3, #112	; 0x70
 80039f6:	d87b      	bhi.n	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
 80039f8:	2b60      	cmp	r3, #96	; 0x60
 80039fa:	d050      	beq.n	8003a9e <HAL_TIM_ConfigClockSource+0x11a>
 80039fc:	2b60      	cmp	r3, #96	; 0x60
 80039fe:	d877      	bhi.n	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
 8003a00:	2b50      	cmp	r3, #80	; 0x50
 8003a02:	d03c      	beq.n	8003a7e <HAL_TIM_ConfigClockSource+0xfa>
 8003a04:	2b50      	cmp	r3, #80	; 0x50
 8003a06:	d873      	bhi.n	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
 8003a08:	2b40      	cmp	r3, #64	; 0x40
 8003a0a:	d058      	beq.n	8003abe <HAL_TIM_ConfigClockSource+0x13a>
 8003a0c:	2b40      	cmp	r3, #64	; 0x40
 8003a0e:	d86f      	bhi.n	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
 8003a10:	2b30      	cmp	r3, #48	; 0x30
 8003a12:	d064      	beq.n	8003ade <HAL_TIM_ConfigClockSource+0x15a>
 8003a14:	2b30      	cmp	r3, #48	; 0x30
 8003a16:	d86b      	bhi.n	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
 8003a18:	2b20      	cmp	r3, #32
 8003a1a:	d060      	beq.n	8003ade <HAL_TIM_ConfigClockSource+0x15a>
 8003a1c:	2b20      	cmp	r3, #32
 8003a1e:	d867      	bhi.n	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d05c      	beq.n	8003ade <HAL_TIM_ConfigClockSource+0x15a>
 8003a24:	2b10      	cmp	r3, #16
 8003a26:	d05a      	beq.n	8003ade <HAL_TIM_ConfigClockSource+0x15a>
 8003a28:	e062      	b.n	8003af0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6818      	ldr	r0, [r3, #0]
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	6899      	ldr	r1, [r3, #8]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	f000 fb1d 	bl	8004078 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003a4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	609a      	str	r2, [r3, #8]
      break;
 8003a56:	e04f      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6818      	ldr	r0, [r3, #0]
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	6899      	ldr	r1, [r3, #8]
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f000 fb06 	bl	8004078 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a7a:	609a      	str	r2, [r3, #8]
      break;
 8003a7c:	e03c      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6818      	ldr	r0, [r3, #0]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	6859      	ldr	r1, [r3, #4]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	f000 f9c4 	bl	8003e18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2150      	movs	r1, #80	; 0x50
 8003a96:	4618      	mov	r0, r3
 8003a98:	f000 fad3 	bl	8004042 <TIM_ITRx_SetConfig>
      break;
 8003a9c:	e02c      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6818      	ldr	r0, [r3, #0]
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	6859      	ldr	r1, [r3, #4]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	f000 fa20 	bl	8003ef0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2160      	movs	r1, #96	; 0x60
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f000 fac3 	bl	8004042 <TIM_ITRx_SetConfig>
      break;
 8003abc:	e01c      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6818      	ldr	r0, [r3, #0]
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	6859      	ldr	r1, [r3, #4]
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	461a      	mov	r2, r3
 8003acc:	f000 f9a4 	bl	8003e18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2140      	movs	r1, #64	; 0x40
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f000 fab3 	bl	8004042 <TIM_ITRx_SetConfig>
      break;
 8003adc:	e00c      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4610      	mov	r0, r2
 8003aea:	f000 faaa 	bl	8004042 <TIM_ITRx_SetConfig>
      break;
 8003aee:	e003      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	73fb      	strb	r3, [r7, #15]
      break;
 8003af4:	e000      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003af6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	fffeff88 	.word	0xfffeff88

08003b18 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	2b0c      	cmp	r3, #12
 8003b2a:	d831      	bhi.n	8003b90 <HAL_TIM_ReadCapturedValue+0x78>
 8003b2c:	a201      	add	r2, pc, #4	; (adr r2, 8003b34 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b32:	bf00      	nop
 8003b34:	08003b69 	.word	0x08003b69
 8003b38:	08003b91 	.word	0x08003b91
 8003b3c:	08003b91 	.word	0x08003b91
 8003b40:	08003b91 	.word	0x08003b91
 8003b44:	08003b73 	.word	0x08003b73
 8003b48:	08003b91 	.word	0x08003b91
 8003b4c:	08003b91 	.word	0x08003b91
 8003b50:	08003b91 	.word	0x08003b91
 8003b54:	08003b7d 	.word	0x08003b7d
 8003b58:	08003b91 	.word	0x08003b91
 8003b5c:	08003b91 	.word	0x08003b91
 8003b60:	08003b91 	.word	0x08003b91
 8003b64:	08003b87 	.word	0x08003b87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6e:	60fb      	str	r3, [r7, #12]

      break;
 8003b70:	e00f      	b.n	8003b92 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b78:	60fb      	str	r3, [r7, #12]

      break;
 8003b7a:	e00a      	b.n	8003b92 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b82:	60fb      	str	r3, [r7, #12]

      break;
 8003b84:	e005      	b.n	8003b92 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8c:	60fb      	str	r3, [r7, #12]

      break;
 8003b8e:	e000      	b.n	8003b92 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003b90:	bf00      	nop
  }

  return tmpreg;
 8003b92:	68fb      	ldr	r3, [r7, #12]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3714      	adds	r7, #20
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bd0:	bf00      	nop
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a40      	ldr	r2, [pc, #256]	; (8003d04 <TIM_Base_SetConfig+0x114>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d013      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c0e:	d00f      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a3d      	ldr	r2, [pc, #244]	; (8003d08 <TIM_Base_SetConfig+0x118>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d00b      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a3c      	ldr	r2, [pc, #240]	; (8003d0c <TIM_Base_SetConfig+0x11c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d007      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a3b      	ldr	r2, [pc, #236]	; (8003d10 <TIM_Base_SetConfig+0x120>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d003      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a3a      	ldr	r2, [pc, #232]	; (8003d14 <TIM_Base_SetConfig+0x124>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d108      	bne.n	8003c42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a2f      	ldr	r2, [pc, #188]	; (8003d04 <TIM_Base_SetConfig+0x114>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d02b      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c50:	d027      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a2c      	ldr	r2, [pc, #176]	; (8003d08 <TIM_Base_SetConfig+0x118>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d023      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a2b      	ldr	r2, [pc, #172]	; (8003d0c <TIM_Base_SetConfig+0x11c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d01f      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a2a      	ldr	r2, [pc, #168]	; (8003d10 <TIM_Base_SetConfig+0x120>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d01b      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a29      	ldr	r2, [pc, #164]	; (8003d14 <TIM_Base_SetConfig+0x124>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d017      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a28      	ldr	r2, [pc, #160]	; (8003d18 <TIM_Base_SetConfig+0x128>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d013      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a27      	ldr	r2, [pc, #156]	; (8003d1c <TIM_Base_SetConfig+0x12c>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d00f      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a26      	ldr	r2, [pc, #152]	; (8003d20 <TIM_Base_SetConfig+0x130>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d00b      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a25      	ldr	r2, [pc, #148]	; (8003d24 <TIM_Base_SetConfig+0x134>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d007      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a24      	ldr	r2, [pc, #144]	; (8003d28 <TIM_Base_SetConfig+0x138>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d003      	beq.n	8003ca2 <TIM_Base_SetConfig+0xb2>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a23      	ldr	r2, [pc, #140]	; (8003d2c <TIM_Base_SetConfig+0x13c>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d108      	bne.n	8003cb4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a0a      	ldr	r2, [pc, #40]	; (8003d04 <TIM_Base_SetConfig+0x114>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d003      	beq.n	8003ce8 <TIM_Base_SetConfig+0xf8>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a0c      	ldr	r2, [pc, #48]	; (8003d14 <TIM_Base_SetConfig+0x124>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d103      	bne.n	8003cf0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	691a      	ldr	r2, [r3, #16]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	615a      	str	r2, [r3, #20]
}
 8003cf6:	bf00      	nop
 8003cf8:	3714      	adds	r7, #20
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40010000 	.word	0x40010000
 8003d08:	40000400 	.word	0x40000400
 8003d0c:	40000800 	.word	0x40000800
 8003d10:	40000c00 	.word	0x40000c00
 8003d14:	40010400 	.word	0x40010400
 8003d18:	40014000 	.word	0x40014000
 8003d1c:	40014400 	.word	0x40014400
 8003d20:	40014800 	.word	0x40014800
 8003d24:	40001800 	.word	0x40001800
 8003d28:	40001c00 	.word	0x40001c00
 8003d2c:	40002000 	.word	0x40002000

08003d30 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b087      	sub	sp, #28
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	607a      	str	r2, [r7, #4]
 8003d3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	f023 0201 	bic.w	r2, r3, #1
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	4a28      	ldr	r2, [pc, #160]	; (8003dfc <TIM_TI1_SetConfig+0xcc>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d01b      	beq.n	8003d96 <TIM_TI1_SetConfig+0x66>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d64:	d017      	beq.n	8003d96 <TIM_TI1_SetConfig+0x66>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	4a25      	ldr	r2, [pc, #148]	; (8003e00 <TIM_TI1_SetConfig+0xd0>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d013      	beq.n	8003d96 <TIM_TI1_SetConfig+0x66>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	4a24      	ldr	r2, [pc, #144]	; (8003e04 <TIM_TI1_SetConfig+0xd4>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d00f      	beq.n	8003d96 <TIM_TI1_SetConfig+0x66>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4a23      	ldr	r2, [pc, #140]	; (8003e08 <TIM_TI1_SetConfig+0xd8>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d00b      	beq.n	8003d96 <TIM_TI1_SetConfig+0x66>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	4a22      	ldr	r2, [pc, #136]	; (8003e0c <TIM_TI1_SetConfig+0xdc>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d007      	beq.n	8003d96 <TIM_TI1_SetConfig+0x66>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4a21      	ldr	r2, [pc, #132]	; (8003e10 <TIM_TI1_SetConfig+0xe0>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d003      	beq.n	8003d96 <TIM_TI1_SetConfig+0x66>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	4a20      	ldr	r2, [pc, #128]	; (8003e14 <TIM_TI1_SetConfig+0xe4>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d101      	bne.n	8003d9a <TIM_TI1_SetConfig+0x6a>
 8003d96:	2301      	movs	r3, #1
 8003d98:	e000      	b.n	8003d9c <TIM_TI1_SetConfig+0x6c>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f023 0303 	bic.w	r3, r3, #3
 8003da6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	617b      	str	r3, [r7, #20]
 8003db0:	e003      	b.n	8003dba <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	f043 0301 	orr.w	r3, r3, #1
 8003db8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dc0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	697a      	ldr	r2, [r7, #20]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	f023 030a 	bic.w	r3, r3, #10
 8003dd4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	f003 030a 	and.w	r3, r3, #10
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	621a      	str	r2, [r3, #32]
}
 8003dee:	bf00      	nop
 8003df0:	371c      	adds	r7, #28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	40010000 	.word	0x40010000
 8003e00:	40000400 	.word	0x40000400
 8003e04:	40000800 	.word	0x40000800
 8003e08:	40000c00 	.word	0x40000c00
 8003e0c:	40010400 	.word	0x40010400
 8003e10:	40014000 	.word	0x40014000
 8003e14:	40001800 	.word	0x40001800

08003e18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	f023 0201 	bic.w	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f023 030a 	bic.w	r3, r3, #10
 8003e54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	621a      	str	r2, [r3, #32]
}
 8003e6a:	bf00      	nop
 8003e6c:	371c      	adds	r7, #28
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b087      	sub	sp, #28
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	60f8      	str	r0, [r7, #12]
 8003e7e:	60b9      	str	r1, [r7, #8]
 8003e80:	607a      	str	r2, [r7, #4]
 8003e82:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	f023 0210 	bic.w	r2, r3, #16
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	699b      	ldr	r3, [r3, #24]
 8003e94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ea2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	021b      	lsls	r3, r3, #8
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003eb4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	031b      	lsls	r3, r3, #12
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ec8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	011b      	lsls	r3, r3, #4
 8003ece:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003ed2:	693a      	ldr	r2, [r7, #16]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	621a      	str	r2, [r3, #32]
}
 8003ee4:	bf00      	nop
 8003ee6:	371c      	adds	r7, #28
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	f023 0210 	bic.w	r2, r3, #16
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a1b      	ldr	r3, [r3, #32]
 8003f12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	031b      	lsls	r3, r3, #12
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f2c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	011b      	lsls	r3, r3, #4
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	621a      	str	r2, [r3, #32]
}
 8003f44:	bf00      	nop
 8003f46:	371c      	adds	r7, #28
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b087      	sub	sp, #28
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
 8003f5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	f023 0303 	bic.w	r3, r3, #3
 8003f7c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f8c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	011b      	lsls	r3, r3, #4
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003fa0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	021b      	lsls	r3, r3, #8
 8003fa6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	621a      	str	r2, [r3, #32]
}
 8003fbc:	bf00      	nop
 8003fbe:	371c      	adds	r7, #28
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6a1b      	ldr	r3, [r3, #32]
 8003fec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ff4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	021b      	lsls	r3, r3, #8
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004006:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	031b      	lsls	r3, r3, #12
 800400c:	b29b      	uxth	r3, r3
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	4313      	orrs	r3, r2
 8004012:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800401a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	031b      	lsls	r3, r3, #12
 8004020:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	4313      	orrs	r3, r2
 8004028:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	621a      	str	r2, [r3, #32]
}
 8004036:	bf00      	nop
 8004038:	371c      	adds	r7, #28
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004042:	b480      	push	{r7}
 8004044:	b085      	sub	sp, #20
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
 800404a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004058:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	4313      	orrs	r3, r2
 8004060:	f043 0307 	orr.w	r3, r3, #7
 8004064:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	609a      	str	r2, [r3, #8]
}
 800406c:	bf00      	nop
 800406e:	3714      	adds	r7, #20
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004078:	b480      	push	{r7}
 800407a:	b087      	sub	sp, #28
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
 8004084:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004092:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	021a      	lsls	r2, r3, #8
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	431a      	orrs	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	4313      	orrs	r3, r2
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	609a      	str	r2, [r3, #8]
}
 80040ac:	bf00      	nop
 80040ae:	371c      	adds	r7, #28
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b087      	sub	sp, #28
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	f003 031f 	and.w	r3, r3, #31
 80040ca:	2201      	movs	r2, #1
 80040cc:	fa02 f303 	lsl.w	r3, r2, r3
 80040d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6a1a      	ldr	r2, [r3, #32]
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	43db      	mvns	r3, r3
 80040da:	401a      	ands	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a1a      	ldr	r2, [r3, #32]
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f003 031f 	and.w	r3, r3, #31
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	fa01 f303 	lsl.w	r3, r1, r3
 80040f0:	431a      	orrs	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	621a      	str	r2, [r3, #32]
}
 80040f6:	bf00      	nop
 80040f8:	371c      	adds	r7, #28
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
	...

08004104 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004104:	b480      	push	{r7}
 8004106:	b085      	sub	sp, #20
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004114:	2b01      	cmp	r3, #1
 8004116:	d101      	bne.n	800411c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004118:	2302      	movs	r3, #2
 800411a:	e06d      	b.n	80041f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2202      	movs	r2, #2
 8004128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a30      	ldr	r2, [pc, #192]	; (8004204 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d004      	beq.n	8004150 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a2f      	ldr	r2, [pc, #188]	; (8004208 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d108      	bne.n	8004162 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004156:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	4313      	orrs	r3, r2
 8004160:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004168:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	4313      	orrs	r3, r2
 8004172:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a20      	ldr	r2, [pc, #128]	; (8004204 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d022      	beq.n	80041cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800418e:	d01d      	beq.n	80041cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a1d      	ldr	r2, [pc, #116]	; (800420c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d018      	beq.n	80041cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a1c      	ldr	r2, [pc, #112]	; (8004210 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d013      	beq.n	80041cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a1a      	ldr	r2, [pc, #104]	; (8004214 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d00e      	beq.n	80041cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a15      	ldr	r2, [pc, #84]	; (8004208 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d009      	beq.n	80041cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a16      	ldr	r2, [pc, #88]	; (8004218 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d004      	beq.n	80041cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a15      	ldr	r2, [pc, #84]	; (800421c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d10c      	bne.n	80041e6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	4313      	orrs	r3, r2
 80041dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	40010000 	.word	0x40010000
 8004208:	40010400 	.word	0x40010400
 800420c:	40000400 	.word	0x40000400
 8004210:	40000800 	.word	0x40000800
 8004214:	40000c00 	.word	0x40000c00
 8004218:	40014000 	.word	0x40014000
 800421c:	40001800 	.word	0x40001800

08004220 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e040      	b.n	80042f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004272:	2b00      	cmp	r3, #0
 8004274:	d106      	bne.n	8004284 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f7fd fb2c 	bl	80018dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2224      	movs	r2, #36	; 0x24
 8004288:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f022 0201 	bic.w	r2, r2, #1
 8004298:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 f8c0 	bl	8004420 <UART_SetConfig>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d101      	bne.n	80042aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e022      	b.n	80042f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d002      	beq.n	80042b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 fb18 	bl	80048e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689a      	ldr	r2, [r3, #8]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0201 	orr.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 fb9f 	bl	8004a2c <UART_CheckIdleState>
 80042ee:	4603      	mov	r3, r0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b08a      	sub	sp, #40	; 0x28
 80042fc:	af02      	add	r7, sp, #8
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	603b      	str	r3, [r7, #0]
 8004304:	4613      	mov	r3, r2
 8004306:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800430c:	2b20      	cmp	r3, #32
 800430e:	f040 8081 	bne.w	8004414 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <HAL_UART_Transmit+0x26>
 8004318:	88fb      	ldrh	r3, [r7, #6]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e079      	b.n	8004416 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004328:	2b01      	cmp	r3, #1
 800432a:	d101      	bne.n	8004330 <HAL_UART_Transmit+0x38>
 800432c:	2302      	movs	r3, #2
 800432e:	e072      	b.n	8004416 <HAL_UART_Transmit+0x11e>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2221      	movs	r2, #33	; 0x21
 8004344:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004346:	f7fd fbc5 	bl	8001ad4 <HAL_GetTick>
 800434a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	88fa      	ldrh	r2, [r7, #6]
 8004350:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	88fa      	ldrh	r2, [r7, #6]
 8004358:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004364:	d108      	bne.n	8004378 <HAL_UART_Transmit+0x80>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d104      	bne.n	8004378 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800436e:	2300      	movs	r3, #0
 8004370:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	61bb      	str	r3, [r7, #24]
 8004376:	e003      	b.n	8004380 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800437c:	2300      	movs	r3, #0
 800437e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004388:	e02c      	b.n	80043e4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	9300      	str	r3, [sp, #0]
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	2200      	movs	r2, #0
 8004392:	2180      	movs	r1, #128	; 0x80
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 fb7c 	bl	8004a92 <UART_WaitOnFlagUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e038      	b.n	8004416 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10b      	bne.n	80043c2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	881b      	ldrh	r3, [r3, #0]
 80043ae:	461a      	mov	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043b8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	3302      	adds	r3, #2
 80043be:	61bb      	str	r3, [r7, #24]
 80043c0:	e007      	b.n	80043d2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	781a      	ldrb	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	3301      	adds	r3, #1
 80043d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80043d8:	b29b      	uxth	r3, r3
 80043da:	3b01      	subs	r3, #1
 80043dc:	b29a      	uxth	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1cc      	bne.n	800438a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	2200      	movs	r2, #0
 80043f8:	2140      	movs	r1, #64	; 0x40
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f000 fb49 	bl	8004a92 <UART_WaitOnFlagUntilTimeout>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e005      	b.n	8004416 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2220      	movs	r2, #32
 800440e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	e000      	b.n	8004416 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004414:	2302      	movs	r3, #2
  }
}
 8004416:	4618      	mov	r0, r3
 8004418:	3720      	adds	r7, #32
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
	...

08004420 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b088      	sub	sp, #32
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004428:	2300      	movs	r3, #0
 800442a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689a      	ldr	r2, [r3, #8]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	691b      	ldr	r3, [r3, #16]
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	4313      	orrs	r3, r2
 8004442:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	4ba6      	ldr	r3, [pc, #664]	; (80046e4 <UART_SetConfig+0x2c4>)
 800444c:	4013      	ands	r3, r2
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6812      	ldr	r2, [r2, #0]
 8004452:	6979      	ldr	r1, [r7, #20]
 8004454:	430b      	orrs	r3, r1
 8004456:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68da      	ldr	r2, [r3, #12]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a1b      	ldr	r3, [r3, #32]
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	4313      	orrs	r3, r2
 800447c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	430a      	orrs	r2, r1
 8004490:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a94      	ldr	r2, [pc, #592]	; (80046e8 <UART_SetConfig+0x2c8>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d120      	bne.n	80044de <UART_SetConfig+0xbe>
 800449c:	4b93      	ldr	r3, [pc, #588]	; (80046ec <UART_SetConfig+0x2cc>)
 800449e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d816      	bhi.n	80044d8 <UART_SetConfig+0xb8>
 80044aa:	a201      	add	r2, pc, #4	; (adr r2, 80044b0 <UART_SetConfig+0x90>)
 80044ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b0:	080044c1 	.word	0x080044c1
 80044b4:	080044cd 	.word	0x080044cd
 80044b8:	080044c7 	.word	0x080044c7
 80044bc:	080044d3 	.word	0x080044d3
 80044c0:	2301      	movs	r3, #1
 80044c2:	77fb      	strb	r3, [r7, #31]
 80044c4:	e150      	b.n	8004768 <UART_SetConfig+0x348>
 80044c6:	2302      	movs	r3, #2
 80044c8:	77fb      	strb	r3, [r7, #31]
 80044ca:	e14d      	b.n	8004768 <UART_SetConfig+0x348>
 80044cc:	2304      	movs	r3, #4
 80044ce:	77fb      	strb	r3, [r7, #31]
 80044d0:	e14a      	b.n	8004768 <UART_SetConfig+0x348>
 80044d2:	2308      	movs	r3, #8
 80044d4:	77fb      	strb	r3, [r7, #31]
 80044d6:	e147      	b.n	8004768 <UART_SetConfig+0x348>
 80044d8:	2310      	movs	r3, #16
 80044da:	77fb      	strb	r3, [r7, #31]
 80044dc:	e144      	b.n	8004768 <UART_SetConfig+0x348>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a83      	ldr	r2, [pc, #524]	; (80046f0 <UART_SetConfig+0x2d0>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d132      	bne.n	800454e <UART_SetConfig+0x12e>
 80044e8:	4b80      	ldr	r3, [pc, #512]	; (80046ec <UART_SetConfig+0x2cc>)
 80044ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ee:	f003 030c 	and.w	r3, r3, #12
 80044f2:	2b0c      	cmp	r3, #12
 80044f4:	d828      	bhi.n	8004548 <UART_SetConfig+0x128>
 80044f6:	a201      	add	r2, pc, #4	; (adr r2, 80044fc <UART_SetConfig+0xdc>)
 80044f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044fc:	08004531 	.word	0x08004531
 8004500:	08004549 	.word	0x08004549
 8004504:	08004549 	.word	0x08004549
 8004508:	08004549 	.word	0x08004549
 800450c:	0800453d 	.word	0x0800453d
 8004510:	08004549 	.word	0x08004549
 8004514:	08004549 	.word	0x08004549
 8004518:	08004549 	.word	0x08004549
 800451c:	08004537 	.word	0x08004537
 8004520:	08004549 	.word	0x08004549
 8004524:	08004549 	.word	0x08004549
 8004528:	08004549 	.word	0x08004549
 800452c:	08004543 	.word	0x08004543
 8004530:	2300      	movs	r3, #0
 8004532:	77fb      	strb	r3, [r7, #31]
 8004534:	e118      	b.n	8004768 <UART_SetConfig+0x348>
 8004536:	2302      	movs	r3, #2
 8004538:	77fb      	strb	r3, [r7, #31]
 800453a:	e115      	b.n	8004768 <UART_SetConfig+0x348>
 800453c:	2304      	movs	r3, #4
 800453e:	77fb      	strb	r3, [r7, #31]
 8004540:	e112      	b.n	8004768 <UART_SetConfig+0x348>
 8004542:	2308      	movs	r3, #8
 8004544:	77fb      	strb	r3, [r7, #31]
 8004546:	e10f      	b.n	8004768 <UART_SetConfig+0x348>
 8004548:	2310      	movs	r3, #16
 800454a:	77fb      	strb	r3, [r7, #31]
 800454c:	e10c      	b.n	8004768 <UART_SetConfig+0x348>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a68      	ldr	r2, [pc, #416]	; (80046f4 <UART_SetConfig+0x2d4>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d120      	bne.n	800459a <UART_SetConfig+0x17a>
 8004558:	4b64      	ldr	r3, [pc, #400]	; (80046ec <UART_SetConfig+0x2cc>)
 800455a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800455e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004562:	2b30      	cmp	r3, #48	; 0x30
 8004564:	d013      	beq.n	800458e <UART_SetConfig+0x16e>
 8004566:	2b30      	cmp	r3, #48	; 0x30
 8004568:	d814      	bhi.n	8004594 <UART_SetConfig+0x174>
 800456a:	2b20      	cmp	r3, #32
 800456c:	d009      	beq.n	8004582 <UART_SetConfig+0x162>
 800456e:	2b20      	cmp	r3, #32
 8004570:	d810      	bhi.n	8004594 <UART_SetConfig+0x174>
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <UART_SetConfig+0x15c>
 8004576:	2b10      	cmp	r3, #16
 8004578:	d006      	beq.n	8004588 <UART_SetConfig+0x168>
 800457a:	e00b      	b.n	8004594 <UART_SetConfig+0x174>
 800457c:	2300      	movs	r3, #0
 800457e:	77fb      	strb	r3, [r7, #31]
 8004580:	e0f2      	b.n	8004768 <UART_SetConfig+0x348>
 8004582:	2302      	movs	r3, #2
 8004584:	77fb      	strb	r3, [r7, #31]
 8004586:	e0ef      	b.n	8004768 <UART_SetConfig+0x348>
 8004588:	2304      	movs	r3, #4
 800458a:	77fb      	strb	r3, [r7, #31]
 800458c:	e0ec      	b.n	8004768 <UART_SetConfig+0x348>
 800458e:	2308      	movs	r3, #8
 8004590:	77fb      	strb	r3, [r7, #31]
 8004592:	e0e9      	b.n	8004768 <UART_SetConfig+0x348>
 8004594:	2310      	movs	r3, #16
 8004596:	77fb      	strb	r3, [r7, #31]
 8004598:	e0e6      	b.n	8004768 <UART_SetConfig+0x348>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a56      	ldr	r2, [pc, #344]	; (80046f8 <UART_SetConfig+0x2d8>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d120      	bne.n	80045e6 <UART_SetConfig+0x1c6>
 80045a4:	4b51      	ldr	r3, [pc, #324]	; (80046ec <UART_SetConfig+0x2cc>)
 80045a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80045ae:	2bc0      	cmp	r3, #192	; 0xc0
 80045b0:	d013      	beq.n	80045da <UART_SetConfig+0x1ba>
 80045b2:	2bc0      	cmp	r3, #192	; 0xc0
 80045b4:	d814      	bhi.n	80045e0 <UART_SetConfig+0x1c0>
 80045b6:	2b80      	cmp	r3, #128	; 0x80
 80045b8:	d009      	beq.n	80045ce <UART_SetConfig+0x1ae>
 80045ba:	2b80      	cmp	r3, #128	; 0x80
 80045bc:	d810      	bhi.n	80045e0 <UART_SetConfig+0x1c0>
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d002      	beq.n	80045c8 <UART_SetConfig+0x1a8>
 80045c2:	2b40      	cmp	r3, #64	; 0x40
 80045c4:	d006      	beq.n	80045d4 <UART_SetConfig+0x1b4>
 80045c6:	e00b      	b.n	80045e0 <UART_SetConfig+0x1c0>
 80045c8:	2300      	movs	r3, #0
 80045ca:	77fb      	strb	r3, [r7, #31]
 80045cc:	e0cc      	b.n	8004768 <UART_SetConfig+0x348>
 80045ce:	2302      	movs	r3, #2
 80045d0:	77fb      	strb	r3, [r7, #31]
 80045d2:	e0c9      	b.n	8004768 <UART_SetConfig+0x348>
 80045d4:	2304      	movs	r3, #4
 80045d6:	77fb      	strb	r3, [r7, #31]
 80045d8:	e0c6      	b.n	8004768 <UART_SetConfig+0x348>
 80045da:	2308      	movs	r3, #8
 80045dc:	77fb      	strb	r3, [r7, #31]
 80045de:	e0c3      	b.n	8004768 <UART_SetConfig+0x348>
 80045e0:	2310      	movs	r3, #16
 80045e2:	77fb      	strb	r3, [r7, #31]
 80045e4:	e0c0      	b.n	8004768 <UART_SetConfig+0x348>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a44      	ldr	r2, [pc, #272]	; (80046fc <UART_SetConfig+0x2dc>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d125      	bne.n	800463c <UART_SetConfig+0x21c>
 80045f0:	4b3e      	ldr	r3, [pc, #248]	; (80046ec <UART_SetConfig+0x2cc>)
 80045f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045fe:	d017      	beq.n	8004630 <UART_SetConfig+0x210>
 8004600:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004604:	d817      	bhi.n	8004636 <UART_SetConfig+0x216>
 8004606:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800460a:	d00b      	beq.n	8004624 <UART_SetConfig+0x204>
 800460c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004610:	d811      	bhi.n	8004636 <UART_SetConfig+0x216>
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <UART_SetConfig+0x1fe>
 8004616:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800461a:	d006      	beq.n	800462a <UART_SetConfig+0x20a>
 800461c:	e00b      	b.n	8004636 <UART_SetConfig+0x216>
 800461e:	2300      	movs	r3, #0
 8004620:	77fb      	strb	r3, [r7, #31]
 8004622:	e0a1      	b.n	8004768 <UART_SetConfig+0x348>
 8004624:	2302      	movs	r3, #2
 8004626:	77fb      	strb	r3, [r7, #31]
 8004628:	e09e      	b.n	8004768 <UART_SetConfig+0x348>
 800462a:	2304      	movs	r3, #4
 800462c:	77fb      	strb	r3, [r7, #31]
 800462e:	e09b      	b.n	8004768 <UART_SetConfig+0x348>
 8004630:	2308      	movs	r3, #8
 8004632:	77fb      	strb	r3, [r7, #31]
 8004634:	e098      	b.n	8004768 <UART_SetConfig+0x348>
 8004636:	2310      	movs	r3, #16
 8004638:	77fb      	strb	r3, [r7, #31]
 800463a:	e095      	b.n	8004768 <UART_SetConfig+0x348>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a2f      	ldr	r2, [pc, #188]	; (8004700 <UART_SetConfig+0x2e0>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d125      	bne.n	8004692 <UART_SetConfig+0x272>
 8004646:	4b29      	ldr	r3, [pc, #164]	; (80046ec <UART_SetConfig+0x2cc>)
 8004648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800464c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004650:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004654:	d017      	beq.n	8004686 <UART_SetConfig+0x266>
 8004656:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800465a:	d817      	bhi.n	800468c <UART_SetConfig+0x26c>
 800465c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004660:	d00b      	beq.n	800467a <UART_SetConfig+0x25a>
 8004662:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004666:	d811      	bhi.n	800468c <UART_SetConfig+0x26c>
 8004668:	2b00      	cmp	r3, #0
 800466a:	d003      	beq.n	8004674 <UART_SetConfig+0x254>
 800466c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004670:	d006      	beq.n	8004680 <UART_SetConfig+0x260>
 8004672:	e00b      	b.n	800468c <UART_SetConfig+0x26c>
 8004674:	2301      	movs	r3, #1
 8004676:	77fb      	strb	r3, [r7, #31]
 8004678:	e076      	b.n	8004768 <UART_SetConfig+0x348>
 800467a:	2302      	movs	r3, #2
 800467c:	77fb      	strb	r3, [r7, #31]
 800467e:	e073      	b.n	8004768 <UART_SetConfig+0x348>
 8004680:	2304      	movs	r3, #4
 8004682:	77fb      	strb	r3, [r7, #31]
 8004684:	e070      	b.n	8004768 <UART_SetConfig+0x348>
 8004686:	2308      	movs	r3, #8
 8004688:	77fb      	strb	r3, [r7, #31]
 800468a:	e06d      	b.n	8004768 <UART_SetConfig+0x348>
 800468c:	2310      	movs	r3, #16
 800468e:	77fb      	strb	r3, [r7, #31]
 8004690:	e06a      	b.n	8004768 <UART_SetConfig+0x348>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a1b      	ldr	r2, [pc, #108]	; (8004704 <UART_SetConfig+0x2e4>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d138      	bne.n	800470e <UART_SetConfig+0x2ee>
 800469c:	4b13      	ldr	r3, [pc, #76]	; (80046ec <UART_SetConfig+0x2cc>)
 800469e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80046a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80046aa:	d017      	beq.n	80046dc <UART_SetConfig+0x2bc>
 80046ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80046b0:	d82a      	bhi.n	8004708 <UART_SetConfig+0x2e8>
 80046b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046b6:	d00b      	beq.n	80046d0 <UART_SetConfig+0x2b0>
 80046b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046bc:	d824      	bhi.n	8004708 <UART_SetConfig+0x2e8>
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <UART_SetConfig+0x2aa>
 80046c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046c6:	d006      	beq.n	80046d6 <UART_SetConfig+0x2b6>
 80046c8:	e01e      	b.n	8004708 <UART_SetConfig+0x2e8>
 80046ca:	2300      	movs	r3, #0
 80046cc:	77fb      	strb	r3, [r7, #31]
 80046ce:	e04b      	b.n	8004768 <UART_SetConfig+0x348>
 80046d0:	2302      	movs	r3, #2
 80046d2:	77fb      	strb	r3, [r7, #31]
 80046d4:	e048      	b.n	8004768 <UART_SetConfig+0x348>
 80046d6:	2304      	movs	r3, #4
 80046d8:	77fb      	strb	r3, [r7, #31]
 80046da:	e045      	b.n	8004768 <UART_SetConfig+0x348>
 80046dc:	2308      	movs	r3, #8
 80046de:	77fb      	strb	r3, [r7, #31]
 80046e0:	e042      	b.n	8004768 <UART_SetConfig+0x348>
 80046e2:	bf00      	nop
 80046e4:	efff69f3 	.word	0xefff69f3
 80046e8:	40011000 	.word	0x40011000
 80046ec:	40023800 	.word	0x40023800
 80046f0:	40004400 	.word	0x40004400
 80046f4:	40004800 	.word	0x40004800
 80046f8:	40004c00 	.word	0x40004c00
 80046fc:	40005000 	.word	0x40005000
 8004700:	40011400 	.word	0x40011400
 8004704:	40007800 	.word	0x40007800
 8004708:	2310      	movs	r3, #16
 800470a:	77fb      	strb	r3, [r7, #31]
 800470c:	e02c      	b.n	8004768 <UART_SetConfig+0x348>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a72      	ldr	r2, [pc, #456]	; (80048dc <UART_SetConfig+0x4bc>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d125      	bne.n	8004764 <UART_SetConfig+0x344>
 8004718:	4b71      	ldr	r3, [pc, #452]	; (80048e0 <UART_SetConfig+0x4c0>)
 800471a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800471e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004722:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004726:	d017      	beq.n	8004758 <UART_SetConfig+0x338>
 8004728:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800472c:	d817      	bhi.n	800475e <UART_SetConfig+0x33e>
 800472e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004732:	d00b      	beq.n	800474c <UART_SetConfig+0x32c>
 8004734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004738:	d811      	bhi.n	800475e <UART_SetConfig+0x33e>
 800473a:	2b00      	cmp	r3, #0
 800473c:	d003      	beq.n	8004746 <UART_SetConfig+0x326>
 800473e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004742:	d006      	beq.n	8004752 <UART_SetConfig+0x332>
 8004744:	e00b      	b.n	800475e <UART_SetConfig+0x33e>
 8004746:	2300      	movs	r3, #0
 8004748:	77fb      	strb	r3, [r7, #31]
 800474a:	e00d      	b.n	8004768 <UART_SetConfig+0x348>
 800474c:	2302      	movs	r3, #2
 800474e:	77fb      	strb	r3, [r7, #31]
 8004750:	e00a      	b.n	8004768 <UART_SetConfig+0x348>
 8004752:	2304      	movs	r3, #4
 8004754:	77fb      	strb	r3, [r7, #31]
 8004756:	e007      	b.n	8004768 <UART_SetConfig+0x348>
 8004758:	2308      	movs	r3, #8
 800475a:	77fb      	strb	r3, [r7, #31]
 800475c:	e004      	b.n	8004768 <UART_SetConfig+0x348>
 800475e:	2310      	movs	r3, #16
 8004760:	77fb      	strb	r3, [r7, #31]
 8004762:	e001      	b.n	8004768 <UART_SetConfig+0x348>
 8004764:	2310      	movs	r3, #16
 8004766:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	69db      	ldr	r3, [r3, #28]
 800476c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004770:	d15b      	bne.n	800482a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004772:	7ffb      	ldrb	r3, [r7, #31]
 8004774:	2b08      	cmp	r3, #8
 8004776:	d828      	bhi.n	80047ca <UART_SetConfig+0x3aa>
 8004778:	a201      	add	r2, pc, #4	; (adr r2, 8004780 <UART_SetConfig+0x360>)
 800477a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477e:	bf00      	nop
 8004780:	080047a5 	.word	0x080047a5
 8004784:	080047ad 	.word	0x080047ad
 8004788:	080047b5 	.word	0x080047b5
 800478c:	080047cb 	.word	0x080047cb
 8004790:	080047bb 	.word	0x080047bb
 8004794:	080047cb 	.word	0x080047cb
 8004798:	080047cb 	.word	0x080047cb
 800479c:	080047cb 	.word	0x080047cb
 80047a0:	080047c3 	.word	0x080047c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047a4:	f7fe f912 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 80047a8:	61b8      	str	r0, [r7, #24]
        break;
 80047aa:	e013      	b.n	80047d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047ac:	f7fe f922 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 80047b0:	61b8      	str	r0, [r7, #24]
        break;
 80047b2:	e00f      	b.n	80047d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047b4:	4b4b      	ldr	r3, [pc, #300]	; (80048e4 <UART_SetConfig+0x4c4>)
 80047b6:	61bb      	str	r3, [r7, #24]
        break;
 80047b8:	e00c      	b.n	80047d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047ba:	f7fe f835 	bl	8002828 <HAL_RCC_GetSysClockFreq>
 80047be:	61b8      	str	r0, [r7, #24]
        break;
 80047c0:	e008      	b.n	80047d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047c6:	61bb      	str	r3, [r7, #24]
        break;
 80047c8:	e004      	b.n	80047d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80047ca:	2300      	movs	r3, #0
 80047cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	77bb      	strb	r3, [r7, #30]
        break;
 80047d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d074      	beq.n	80048c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	005a      	lsls	r2, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	085b      	lsrs	r3, r3, #1
 80047e4:	441a      	add	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	2b0f      	cmp	r3, #15
 80047f4:	d916      	bls.n	8004824 <UART_SetConfig+0x404>
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047fc:	d212      	bcs.n	8004824 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	b29b      	uxth	r3, r3
 8004802:	f023 030f 	bic.w	r3, r3, #15
 8004806:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	085b      	lsrs	r3, r3, #1
 800480c:	b29b      	uxth	r3, r3
 800480e:	f003 0307 	and.w	r3, r3, #7
 8004812:	b29a      	uxth	r2, r3
 8004814:	89fb      	ldrh	r3, [r7, #14]
 8004816:	4313      	orrs	r3, r2
 8004818:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	89fa      	ldrh	r2, [r7, #14]
 8004820:	60da      	str	r2, [r3, #12]
 8004822:	e04f      	b.n	80048c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	77bb      	strb	r3, [r7, #30]
 8004828:	e04c      	b.n	80048c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800482a:	7ffb      	ldrb	r3, [r7, #31]
 800482c:	2b08      	cmp	r3, #8
 800482e:	d828      	bhi.n	8004882 <UART_SetConfig+0x462>
 8004830:	a201      	add	r2, pc, #4	; (adr r2, 8004838 <UART_SetConfig+0x418>)
 8004832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004836:	bf00      	nop
 8004838:	0800485d 	.word	0x0800485d
 800483c:	08004865 	.word	0x08004865
 8004840:	0800486d 	.word	0x0800486d
 8004844:	08004883 	.word	0x08004883
 8004848:	08004873 	.word	0x08004873
 800484c:	08004883 	.word	0x08004883
 8004850:	08004883 	.word	0x08004883
 8004854:	08004883 	.word	0x08004883
 8004858:	0800487b 	.word	0x0800487b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800485c:	f7fe f8b6 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 8004860:	61b8      	str	r0, [r7, #24]
        break;
 8004862:	e013      	b.n	800488c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004864:	f7fe f8c6 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8004868:	61b8      	str	r0, [r7, #24]
        break;
 800486a:	e00f      	b.n	800488c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800486c:	4b1d      	ldr	r3, [pc, #116]	; (80048e4 <UART_SetConfig+0x4c4>)
 800486e:	61bb      	str	r3, [r7, #24]
        break;
 8004870:	e00c      	b.n	800488c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004872:	f7fd ffd9 	bl	8002828 <HAL_RCC_GetSysClockFreq>
 8004876:	61b8      	str	r0, [r7, #24]
        break;
 8004878:	e008      	b.n	800488c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800487a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800487e:	61bb      	str	r3, [r7, #24]
        break;
 8004880:	e004      	b.n	800488c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004882:	2300      	movs	r3, #0
 8004884:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	77bb      	strb	r3, [r7, #30]
        break;
 800488a:	bf00      	nop
    }

    if (pclk != 0U)
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d018      	beq.n	80048c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	085a      	lsrs	r2, r3, #1
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	441a      	add	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	2b0f      	cmp	r3, #15
 80048aa:	d909      	bls.n	80048c0 <UART_SetConfig+0x4a0>
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048b2:	d205      	bcs.n	80048c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	60da      	str	r2, [r3, #12]
 80048be:	e001      	b.n	80048c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80048d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3720      	adds	r7, #32
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	40007c00 	.word	0x40007c00
 80048e0:	40023800 	.word	0x40023800
 80048e4:	00f42400 	.word	0x00f42400

080048e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	f003 0301 	and.w	r3, r3, #1
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00a      	beq.n	8004912 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00a      	beq.n	8004934 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004938:	f003 0304 	and.w	r3, r3, #4
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00a      	beq.n	8004956 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00a      	beq.n	8004978 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497c:	f003 0310 	and.w	r3, r3, #16
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00a      	beq.n	800499a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00a      	beq.n	80049bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01a      	beq.n	80049fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049e6:	d10a      	bne.n	80049fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00a      	beq.n	8004a20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	605a      	str	r2, [r3, #4]
  }
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af02      	add	r7, sp, #8
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a3c:	f7fd f84a 	bl	8001ad4 <HAL_GetTick>
 8004a40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0308 	and.w	r3, r3, #8
 8004a4c:	2b08      	cmp	r3, #8
 8004a4e:	d10e      	bne.n	8004a6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a54:	9300      	str	r3, [sp, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f817 	bl	8004a92 <UART_WaitOnFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e00d      	b.n	8004a8a <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2220      	movs	r2, #32
 8004a72:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2220      	movs	r2, #32
 8004a78:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b09c      	sub	sp, #112	; 0x70
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	60f8      	str	r0, [r7, #12]
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	603b      	str	r3, [r7, #0]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aa2:	e0a5      	b.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aa4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aaa:	f000 80a1 	beq.w	8004bf0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aae:	f7fd f811 	bl	8001ad4 <HAL_GetTick>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d302      	bcc.n	8004ac4 <UART_WaitOnFlagUntilTimeout+0x32>
 8004abe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d13e      	bne.n	8004b42 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004acc:	e853 3f00 	ldrex	r3, [r3]
 8004ad0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ad4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004ad8:	667b      	str	r3, [r7, #100]	; 0x64
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ae2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ae4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004ae8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004aea:	e841 2300 	strex	r3, r2, [r1]
 8004aee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004af0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1e6      	bne.n	8004ac4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	3308      	adds	r3, #8
 8004afc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b00:	e853 3f00 	ldrex	r3, [r3]
 8004b04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b08:	f023 0301 	bic.w	r3, r3, #1
 8004b0c:	663b      	str	r3, [r7, #96]	; 0x60
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	3308      	adds	r3, #8
 8004b14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004b16:	64ba      	str	r2, [r7, #72]	; 0x48
 8004b18:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b1e:	e841 2300 	strex	r3, r2, [r1]
 8004b22:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004b24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1e5      	bne.n	8004af6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2220      	movs	r2, #32
 8004b34:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e067      	b.n	8004c12 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d04f      	beq.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b5e:	d147      	bne.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b68:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b72:	e853 3f00 	ldrex	r3, [r3]
 8004b76:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	461a      	mov	r2, r3
 8004b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b88:	637b      	str	r3, [r7, #52]	; 0x34
 8004b8a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b90:	e841 2300 	strex	r3, r2, [r1]
 8004b94:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1e6      	bne.n	8004b6a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	3308      	adds	r3, #8
 8004ba2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	e853 3f00 	ldrex	r3, [r3]
 8004baa:	613b      	str	r3, [r7, #16]
   return(result);
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	f023 0301 	bic.w	r3, r3, #1
 8004bb2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	3308      	adds	r3, #8
 8004bba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004bbc:	623a      	str	r2, [r7, #32]
 8004bbe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc0:	69f9      	ldr	r1, [r7, #28]
 8004bc2:	6a3a      	ldr	r2, [r7, #32]
 8004bc4:	e841 2300 	strex	r3, r2, [r1]
 8004bc8:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1e5      	bne.n	8004b9c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e010      	b.n	8004c12 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	69da      	ldr	r2, [r3, #28]
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	bf0c      	ite	eq
 8004c00:	2301      	moveq	r3, #1
 8004c02:	2300      	movne	r3, #0
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	461a      	mov	r2, r3
 8004c08:	79fb      	ldrb	r3, [r7, #7]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	f43f af4a 	beq.w	8004aa4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3770      	adds	r7, #112	; 0x70
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <__errno>:
 8004c1c:	4b01      	ldr	r3, [pc, #4]	; (8004c24 <__errno+0x8>)
 8004c1e:	6818      	ldr	r0, [r3, #0]
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	20000010 	.word	0x20000010

08004c28 <__libc_init_array>:
 8004c28:	b570      	push	{r4, r5, r6, lr}
 8004c2a:	4d0d      	ldr	r5, [pc, #52]	; (8004c60 <__libc_init_array+0x38>)
 8004c2c:	4c0d      	ldr	r4, [pc, #52]	; (8004c64 <__libc_init_array+0x3c>)
 8004c2e:	1b64      	subs	r4, r4, r5
 8004c30:	10a4      	asrs	r4, r4, #2
 8004c32:	2600      	movs	r6, #0
 8004c34:	42a6      	cmp	r6, r4
 8004c36:	d109      	bne.n	8004c4c <__libc_init_array+0x24>
 8004c38:	4d0b      	ldr	r5, [pc, #44]	; (8004c68 <__libc_init_array+0x40>)
 8004c3a:	4c0c      	ldr	r4, [pc, #48]	; (8004c6c <__libc_init_array+0x44>)
 8004c3c:	f002 fd50 	bl	80076e0 <_init>
 8004c40:	1b64      	subs	r4, r4, r5
 8004c42:	10a4      	asrs	r4, r4, #2
 8004c44:	2600      	movs	r6, #0
 8004c46:	42a6      	cmp	r6, r4
 8004c48:	d105      	bne.n	8004c56 <__libc_init_array+0x2e>
 8004c4a:	bd70      	pop	{r4, r5, r6, pc}
 8004c4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c50:	4798      	blx	r3
 8004c52:	3601      	adds	r6, #1
 8004c54:	e7ee      	b.n	8004c34 <__libc_init_array+0xc>
 8004c56:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c5a:	4798      	blx	r3
 8004c5c:	3601      	adds	r6, #1
 8004c5e:	e7f2      	b.n	8004c46 <__libc_init_array+0x1e>
 8004c60:	08007b1c 	.word	0x08007b1c
 8004c64:	08007b1c 	.word	0x08007b1c
 8004c68:	08007b1c 	.word	0x08007b1c
 8004c6c:	08007b20 	.word	0x08007b20

08004c70 <memset>:
 8004c70:	4402      	add	r2, r0
 8004c72:	4603      	mov	r3, r0
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d100      	bne.n	8004c7a <memset+0xa>
 8004c78:	4770      	bx	lr
 8004c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c7e:	e7f9      	b.n	8004c74 <memset+0x4>

08004c80 <__cvt>:
 8004c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c84:	ec55 4b10 	vmov	r4, r5, d0
 8004c88:	2d00      	cmp	r5, #0
 8004c8a:	460e      	mov	r6, r1
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	462b      	mov	r3, r5
 8004c90:	bfbb      	ittet	lt
 8004c92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004c96:	461d      	movlt	r5, r3
 8004c98:	2300      	movge	r3, #0
 8004c9a:	232d      	movlt	r3, #45	; 0x2d
 8004c9c:	700b      	strb	r3, [r1, #0]
 8004c9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ca0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004ca4:	4691      	mov	r9, r2
 8004ca6:	f023 0820 	bic.w	r8, r3, #32
 8004caa:	bfbc      	itt	lt
 8004cac:	4622      	movlt	r2, r4
 8004cae:	4614      	movlt	r4, r2
 8004cb0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004cb4:	d005      	beq.n	8004cc2 <__cvt+0x42>
 8004cb6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004cba:	d100      	bne.n	8004cbe <__cvt+0x3e>
 8004cbc:	3601      	adds	r6, #1
 8004cbe:	2102      	movs	r1, #2
 8004cc0:	e000      	b.n	8004cc4 <__cvt+0x44>
 8004cc2:	2103      	movs	r1, #3
 8004cc4:	ab03      	add	r3, sp, #12
 8004cc6:	9301      	str	r3, [sp, #4]
 8004cc8:	ab02      	add	r3, sp, #8
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	ec45 4b10 	vmov	d0, r4, r5
 8004cd0:	4653      	mov	r3, sl
 8004cd2:	4632      	mov	r2, r6
 8004cd4:	f000 fce4 	bl	80056a0 <_dtoa_r>
 8004cd8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004cdc:	4607      	mov	r7, r0
 8004cde:	d102      	bne.n	8004ce6 <__cvt+0x66>
 8004ce0:	f019 0f01 	tst.w	r9, #1
 8004ce4:	d022      	beq.n	8004d2c <__cvt+0xac>
 8004ce6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004cea:	eb07 0906 	add.w	r9, r7, r6
 8004cee:	d110      	bne.n	8004d12 <__cvt+0x92>
 8004cf0:	783b      	ldrb	r3, [r7, #0]
 8004cf2:	2b30      	cmp	r3, #48	; 0x30
 8004cf4:	d10a      	bne.n	8004d0c <__cvt+0x8c>
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	4620      	mov	r0, r4
 8004cfc:	4629      	mov	r1, r5
 8004cfe:	f7fb ff03 	bl	8000b08 <__aeabi_dcmpeq>
 8004d02:	b918      	cbnz	r0, 8004d0c <__cvt+0x8c>
 8004d04:	f1c6 0601 	rsb	r6, r6, #1
 8004d08:	f8ca 6000 	str.w	r6, [sl]
 8004d0c:	f8da 3000 	ldr.w	r3, [sl]
 8004d10:	4499      	add	r9, r3
 8004d12:	2200      	movs	r2, #0
 8004d14:	2300      	movs	r3, #0
 8004d16:	4620      	mov	r0, r4
 8004d18:	4629      	mov	r1, r5
 8004d1a:	f7fb fef5 	bl	8000b08 <__aeabi_dcmpeq>
 8004d1e:	b108      	cbz	r0, 8004d24 <__cvt+0xa4>
 8004d20:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d24:	2230      	movs	r2, #48	; 0x30
 8004d26:	9b03      	ldr	r3, [sp, #12]
 8004d28:	454b      	cmp	r3, r9
 8004d2a:	d307      	bcc.n	8004d3c <__cvt+0xbc>
 8004d2c:	9b03      	ldr	r3, [sp, #12]
 8004d2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d30:	1bdb      	subs	r3, r3, r7
 8004d32:	4638      	mov	r0, r7
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	b004      	add	sp, #16
 8004d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d3c:	1c59      	adds	r1, r3, #1
 8004d3e:	9103      	str	r1, [sp, #12]
 8004d40:	701a      	strb	r2, [r3, #0]
 8004d42:	e7f0      	b.n	8004d26 <__cvt+0xa6>

08004d44 <__exponent>:
 8004d44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d46:	4603      	mov	r3, r0
 8004d48:	2900      	cmp	r1, #0
 8004d4a:	bfb8      	it	lt
 8004d4c:	4249      	neglt	r1, r1
 8004d4e:	f803 2b02 	strb.w	r2, [r3], #2
 8004d52:	bfb4      	ite	lt
 8004d54:	222d      	movlt	r2, #45	; 0x2d
 8004d56:	222b      	movge	r2, #43	; 0x2b
 8004d58:	2909      	cmp	r1, #9
 8004d5a:	7042      	strb	r2, [r0, #1]
 8004d5c:	dd2a      	ble.n	8004db4 <__exponent+0x70>
 8004d5e:	f10d 0407 	add.w	r4, sp, #7
 8004d62:	46a4      	mov	ip, r4
 8004d64:	270a      	movs	r7, #10
 8004d66:	46a6      	mov	lr, r4
 8004d68:	460a      	mov	r2, r1
 8004d6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8004d6e:	fb07 1516 	mls	r5, r7, r6, r1
 8004d72:	3530      	adds	r5, #48	; 0x30
 8004d74:	2a63      	cmp	r2, #99	; 0x63
 8004d76:	f104 34ff 	add.w	r4, r4, #4294967295
 8004d7a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004d7e:	4631      	mov	r1, r6
 8004d80:	dcf1      	bgt.n	8004d66 <__exponent+0x22>
 8004d82:	3130      	adds	r1, #48	; 0x30
 8004d84:	f1ae 0502 	sub.w	r5, lr, #2
 8004d88:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004d8c:	1c44      	adds	r4, r0, #1
 8004d8e:	4629      	mov	r1, r5
 8004d90:	4561      	cmp	r1, ip
 8004d92:	d30a      	bcc.n	8004daa <__exponent+0x66>
 8004d94:	f10d 0209 	add.w	r2, sp, #9
 8004d98:	eba2 020e 	sub.w	r2, r2, lr
 8004d9c:	4565      	cmp	r5, ip
 8004d9e:	bf88      	it	hi
 8004da0:	2200      	movhi	r2, #0
 8004da2:	4413      	add	r3, r2
 8004da4:	1a18      	subs	r0, r3, r0
 8004da6:	b003      	add	sp, #12
 8004da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004daa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004dae:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004db2:	e7ed      	b.n	8004d90 <__exponent+0x4c>
 8004db4:	2330      	movs	r3, #48	; 0x30
 8004db6:	3130      	adds	r1, #48	; 0x30
 8004db8:	7083      	strb	r3, [r0, #2]
 8004dba:	70c1      	strb	r1, [r0, #3]
 8004dbc:	1d03      	adds	r3, r0, #4
 8004dbe:	e7f1      	b.n	8004da4 <__exponent+0x60>

08004dc0 <_printf_float>:
 8004dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dc4:	ed2d 8b02 	vpush	{d8}
 8004dc8:	b08d      	sub	sp, #52	; 0x34
 8004dca:	460c      	mov	r4, r1
 8004dcc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004dd0:	4616      	mov	r6, r2
 8004dd2:	461f      	mov	r7, r3
 8004dd4:	4605      	mov	r5, r0
 8004dd6:	f001 fb47 	bl	8006468 <_localeconv_r>
 8004dda:	f8d0 a000 	ldr.w	sl, [r0]
 8004dde:	4650      	mov	r0, sl
 8004de0:	f7fb fa16 	bl	8000210 <strlen>
 8004de4:	2300      	movs	r3, #0
 8004de6:	930a      	str	r3, [sp, #40]	; 0x28
 8004de8:	6823      	ldr	r3, [r4, #0]
 8004dea:	9305      	str	r3, [sp, #20]
 8004dec:	f8d8 3000 	ldr.w	r3, [r8]
 8004df0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004df4:	3307      	adds	r3, #7
 8004df6:	f023 0307 	bic.w	r3, r3, #7
 8004dfa:	f103 0208 	add.w	r2, r3, #8
 8004dfe:	f8c8 2000 	str.w	r2, [r8]
 8004e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e06:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004e0a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004e0e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004e12:	9307      	str	r3, [sp, #28]
 8004e14:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e18:	ee08 0a10 	vmov	s16, r0
 8004e1c:	4b9f      	ldr	r3, [pc, #636]	; (800509c <_printf_float+0x2dc>)
 8004e1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e22:	f04f 32ff 	mov.w	r2, #4294967295
 8004e26:	f7fb fea1 	bl	8000b6c <__aeabi_dcmpun>
 8004e2a:	bb88      	cbnz	r0, 8004e90 <_printf_float+0xd0>
 8004e2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e30:	4b9a      	ldr	r3, [pc, #616]	; (800509c <_printf_float+0x2dc>)
 8004e32:	f04f 32ff 	mov.w	r2, #4294967295
 8004e36:	f7fb fe7b 	bl	8000b30 <__aeabi_dcmple>
 8004e3a:	bb48      	cbnz	r0, 8004e90 <_printf_float+0xd0>
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	2300      	movs	r3, #0
 8004e40:	4640      	mov	r0, r8
 8004e42:	4649      	mov	r1, r9
 8004e44:	f7fb fe6a 	bl	8000b1c <__aeabi_dcmplt>
 8004e48:	b110      	cbz	r0, 8004e50 <_printf_float+0x90>
 8004e4a:	232d      	movs	r3, #45	; 0x2d
 8004e4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e50:	4b93      	ldr	r3, [pc, #588]	; (80050a0 <_printf_float+0x2e0>)
 8004e52:	4894      	ldr	r0, [pc, #592]	; (80050a4 <_printf_float+0x2e4>)
 8004e54:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004e58:	bf94      	ite	ls
 8004e5a:	4698      	movls	r8, r3
 8004e5c:	4680      	movhi	r8, r0
 8004e5e:	2303      	movs	r3, #3
 8004e60:	6123      	str	r3, [r4, #16]
 8004e62:	9b05      	ldr	r3, [sp, #20]
 8004e64:	f023 0204 	bic.w	r2, r3, #4
 8004e68:	6022      	str	r2, [r4, #0]
 8004e6a:	f04f 0900 	mov.w	r9, #0
 8004e6e:	9700      	str	r7, [sp, #0]
 8004e70:	4633      	mov	r3, r6
 8004e72:	aa0b      	add	r2, sp, #44	; 0x2c
 8004e74:	4621      	mov	r1, r4
 8004e76:	4628      	mov	r0, r5
 8004e78:	f000 f9d8 	bl	800522c <_printf_common>
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	f040 8090 	bne.w	8004fa2 <_printf_float+0x1e2>
 8004e82:	f04f 30ff 	mov.w	r0, #4294967295
 8004e86:	b00d      	add	sp, #52	; 0x34
 8004e88:	ecbd 8b02 	vpop	{d8}
 8004e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e90:	4642      	mov	r2, r8
 8004e92:	464b      	mov	r3, r9
 8004e94:	4640      	mov	r0, r8
 8004e96:	4649      	mov	r1, r9
 8004e98:	f7fb fe68 	bl	8000b6c <__aeabi_dcmpun>
 8004e9c:	b140      	cbz	r0, 8004eb0 <_printf_float+0xf0>
 8004e9e:	464b      	mov	r3, r9
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	bfbc      	itt	lt
 8004ea4:	232d      	movlt	r3, #45	; 0x2d
 8004ea6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004eaa:	487f      	ldr	r0, [pc, #508]	; (80050a8 <_printf_float+0x2e8>)
 8004eac:	4b7f      	ldr	r3, [pc, #508]	; (80050ac <_printf_float+0x2ec>)
 8004eae:	e7d1      	b.n	8004e54 <_printf_float+0x94>
 8004eb0:	6863      	ldr	r3, [r4, #4]
 8004eb2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004eb6:	9206      	str	r2, [sp, #24]
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	d13f      	bne.n	8004f3c <_printf_float+0x17c>
 8004ebc:	2306      	movs	r3, #6
 8004ebe:	6063      	str	r3, [r4, #4]
 8004ec0:	9b05      	ldr	r3, [sp, #20]
 8004ec2:	6861      	ldr	r1, [r4, #4]
 8004ec4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004ec8:	2300      	movs	r3, #0
 8004eca:	9303      	str	r3, [sp, #12]
 8004ecc:	ab0a      	add	r3, sp, #40	; 0x28
 8004ece:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004ed2:	ab09      	add	r3, sp, #36	; 0x24
 8004ed4:	ec49 8b10 	vmov	d0, r8, r9
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	6022      	str	r2, [r4, #0]
 8004edc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ee0:	4628      	mov	r0, r5
 8004ee2:	f7ff fecd 	bl	8004c80 <__cvt>
 8004ee6:	9b06      	ldr	r3, [sp, #24]
 8004ee8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004eea:	2b47      	cmp	r3, #71	; 0x47
 8004eec:	4680      	mov	r8, r0
 8004eee:	d108      	bne.n	8004f02 <_printf_float+0x142>
 8004ef0:	1cc8      	adds	r0, r1, #3
 8004ef2:	db02      	blt.n	8004efa <_printf_float+0x13a>
 8004ef4:	6863      	ldr	r3, [r4, #4]
 8004ef6:	4299      	cmp	r1, r3
 8004ef8:	dd41      	ble.n	8004f7e <_printf_float+0x1be>
 8004efa:	f1ab 0b02 	sub.w	fp, fp, #2
 8004efe:	fa5f fb8b 	uxtb.w	fp, fp
 8004f02:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004f06:	d820      	bhi.n	8004f4a <_printf_float+0x18a>
 8004f08:	3901      	subs	r1, #1
 8004f0a:	465a      	mov	r2, fp
 8004f0c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004f10:	9109      	str	r1, [sp, #36]	; 0x24
 8004f12:	f7ff ff17 	bl	8004d44 <__exponent>
 8004f16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f18:	1813      	adds	r3, r2, r0
 8004f1a:	2a01      	cmp	r2, #1
 8004f1c:	4681      	mov	r9, r0
 8004f1e:	6123      	str	r3, [r4, #16]
 8004f20:	dc02      	bgt.n	8004f28 <_printf_float+0x168>
 8004f22:	6822      	ldr	r2, [r4, #0]
 8004f24:	07d2      	lsls	r2, r2, #31
 8004f26:	d501      	bpl.n	8004f2c <_printf_float+0x16c>
 8004f28:	3301      	adds	r3, #1
 8004f2a:	6123      	str	r3, [r4, #16]
 8004f2c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d09c      	beq.n	8004e6e <_printf_float+0xae>
 8004f34:	232d      	movs	r3, #45	; 0x2d
 8004f36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f3a:	e798      	b.n	8004e6e <_printf_float+0xae>
 8004f3c:	9a06      	ldr	r2, [sp, #24]
 8004f3e:	2a47      	cmp	r2, #71	; 0x47
 8004f40:	d1be      	bne.n	8004ec0 <_printf_float+0x100>
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1bc      	bne.n	8004ec0 <_printf_float+0x100>
 8004f46:	2301      	movs	r3, #1
 8004f48:	e7b9      	b.n	8004ebe <_printf_float+0xfe>
 8004f4a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004f4e:	d118      	bne.n	8004f82 <_printf_float+0x1c2>
 8004f50:	2900      	cmp	r1, #0
 8004f52:	6863      	ldr	r3, [r4, #4]
 8004f54:	dd0b      	ble.n	8004f6e <_printf_float+0x1ae>
 8004f56:	6121      	str	r1, [r4, #16]
 8004f58:	b913      	cbnz	r3, 8004f60 <_printf_float+0x1a0>
 8004f5a:	6822      	ldr	r2, [r4, #0]
 8004f5c:	07d0      	lsls	r0, r2, #31
 8004f5e:	d502      	bpl.n	8004f66 <_printf_float+0x1a6>
 8004f60:	3301      	adds	r3, #1
 8004f62:	440b      	add	r3, r1
 8004f64:	6123      	str	r3, [r4, #16]
 8004f66:	65a1      	str	r1, [r4, #88]	; 0x58
 8004f68:	f04f 0900 	mov.w	r9, #0
 8004f6c:	e7de      	b.n	8004f2c <_printf_float+0x16c>
 8004f6e:	b913      	cbnz	r3, 8004f76 <_printf_float+0x1b6>
 8004f70:	6822      	ldr	r2, [r4, #0]
 8004f72:	07d2      	lsls	r2, r2, #31
 8004f74:	d501      	bpl.n	8004f7a <_printf_float+0x1ba>
 8004f76:	3302      	adds	r3, #2
 8004f78:	e7f4      	b.n	8004f64 <_printf_float+0x1a4>
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e7f2      	b.n	8004f64 <_printf_float+0x1a4>
 8004f7e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004f82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f84:	4299      	cmp	r1, r3
 8004f86:	db05      	blt.n	8004f94 <_printf_float+0x1d4>
 8004f88:	6823      	ldr	r3, [r4, #0]
 8004f8a:	6121      	str	r1, [r4, #16]
 8004f8c:	07d8      	lsls	r0, r3, #31
 8004f8e:	d5ea      	bpl.n	8004f66 <_printf_float+0x1a6>
 8004f90:	1c4b      	adds	r3, r1, #1
 8004f92:	e7e7      	b.n	8004f64 <_printf_float+0x1a4>
 8004f94:	2900      	cmp	r1, #0
 8004f96:	bfd4      	ite	le
 8004f98:	f1c1 0202 	rsble	r2, r1, #2
 8004f9c:	2201      	movgt	r2, #1
 8004f9e:	4413      	add	r3, r2
 8004fa0:	e7e0      	b.n	8004f64 <_printf_float+0x1a4>
 8004fa2:	6823      	ldr	r3, [r4, #0]
 8004fa4:	055a      	lsls	r2, r3, #21
 8004fa6:	d407      	bmi.n	8004fb8 <_printf_float+0x1f8>
 8004fa8:	6923      	ldr	r3, [r4, #16]
 8004faa:	4642      	mov	r2, r8
 8004fac:	4631      	mov	r1, r6
 8004fae:	4628      	mov	r0, r5
 8004fb0:	47b8      	blx	r7
 8004fb2:	3001      	adds	r0, #1
 8004fb4:	d12c      	bne.n	8005010 <_printf_float+0x250>
 8004fb6:	e764      	b.n	8004e82 <_printf_float+0xc2>
 8004fb8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004fbc:	f240 80e0 	bls.w	8005180 <_printf_float+0x3c0>
 8004fc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	f7fb fd9e 	bl	8000b08 <__aeabi_dcmpeq>
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	d034      	beq.n	800503a <_printf_float+0x27a>
 8004fd0:	4a37      	ldr	r2, [pc, #220]	; (80050b0 <_printf_float+0x2f0>)
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	4631      	mov	r1, r6
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	47b8      	blx	r7
 8004fda:	3001      	adds	r0, #1
 8004fdc:	f43f af51 	beq.w	8004e82 <_printf_float+0xc2>
 8004fe0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	db02      	blt.n	8004fee <_printf_float+0x22e>
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	07d8      	lsls	r0, r3, #31
 8004fec:	d510      	bpl.n	8005010 <_printf_float+0x250>
 8004fee:	ee18 3a10 	vmov	r3, s16
 8004ff2:	4652      	mov	r2, sl
 8004ff4:	4631      	mov	r1, r6
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	47b8      	blx	r7
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	f43f af41 	beq.w	8004e82 <_printf_float+0xc2>
 8005000:	f04f 0800 	mov.w	r8, #0
 8005004:	f104 091a 	add.w	r9, r4, #26
 8005008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800500a:	3b01      	subs	r3, #1
 800500c:	4543      	cmp	r3, r8
 800500e:	dc09      	bgt.n	8005024 <_printf_float+0x264>
 8005010:	6823      	ldr	r3, [r4, #0]
 8005012:	079b      	lsls	r3, r3, #30
 8005014:	f100 8105 	bmi.w	8005222 <_printf_float+0x462>
 8005018:	68e0      	ldr	r0, [r4, #12]
 800501a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800501c:	4298      	cmp	r0, r3
 800501e:	bfb8      	it	lt
 8005020:	4618      	movlt	r0, r3
 8005022:	e730      	b.n	8004e86 <_printf_float+0xc6>
 8005024:	2301      	movs	r3, #1
 8005026:	464a      	mov	r2, r9
 8005028:	4631      	mov	r1, r6
 800502a:	4628      	mov	r0, r5
 800502c:	47b8      	blx	r7
 800502e:	3001      	adds	r0, #1
 8005030:	f43f af27 	beq.w	8004e82 <_printf_float+0xc2>
 8005034:	f108 0801 	add.w	r8, r8, #1
 8005038:	e7e6      	b.n	8005008 <_printf_float+0x248>
 800503a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800503c:	2b00      	cmp	r3, #0
 800503e:	dc39      	bgt.n	80050b4 <_printf_float+0x2f4>
 8005040:	4a1b      	ldr	r2, [pc, #108]	; (80050b0 <_printf_float+0x2f0>)
 8005042:	2301      	movs	r3, #1
 8005044:	4631      	mov	r1, r6
 8005046:	4628      	mov	r0, r5
 8005048:	47b8      	blx	r7
 800504a:	3001      	adds	r0, #1
 800504c:	f43f af19 	beq.w	8004e82 <_printf_float+0xc2>
 8005050:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005054:	4313      	orrs	r3, r2
 8005056:	d102      	bne.n	800505e <_printf_float+0x29e>
 8005058:	6823      	ldr	r3, [r4, #0]
 800505a:	07d9      	lsls	r1, r3, #31
 800505c:	d5d8      	bpl.n	8005010 <_printf_float+0x250>
 800505e:	ee18 3a10 	vmov	r3, s16
 8005062:	4652      	mov	r2, sl
 8005064:	4631      	mov	r1, r6
 8005066:	4628      	mov	r0, r5
 8005068:	47b8      	blx	r7
 800506a:	3001      	adds	r0, #1
 800506c:	f43f af09 	beq.w	8004e82 <_printf_float+0xc2>
 8005070:	f04f 0900 	mov.w	r9, #0
 8005074:	f104 0a1a 	add.w	sl, r4, #26
 8005078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800507a:	425b      	negs	r3, r3
 800507c:	454b      	cmp	r3, r9
 800507e:	dc01      	bgt.n	8005084 <_printf_float+0x2c4>
 8005080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005082:	e792      	b.n	8004faa <_printf_float+0x1ea>
 8005084:	2301      	movs	r3, #1
 8005086:	4652      	mov	r2, sl
 8005088:	4631      	mov	r1, r6
 800508a:	4628      	mov	r0, r5
 800508c:	47b8      	blx	r7
 800508e:	3001      	adds	r0, #1
 8005090:	f43f aef7 	beq.w	8004e82 <_printf_float+0xc2>
 8005094:	f109 0901 	add.w	r9, r9, #1
 8005098:	e7ee      	b.n	8005078 <_printf_float+0x2b8>
 800509a:	bf00      	nop
 800509c:	7fefffff 	.word	0x7fefffff
 80050a0:	0800773c 	.word	0x0800773c
 80050a4:	08007740 	.word	0x08007740
 80050a8:	08007748 	.word	0x08007748
 80050ac:	08007744 	.word	0x08007744
 80050b0:	0800774c 	.word	0x0800774c
 80050b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050b8:	429a      	cmp	r2, r3
 80050ba:	bfa8      	it	ge
 80050bc:	461a      	movge	r2, r3
 80050be:	2a00      	cmp	r2, #0
 80050c0:	4691      	mov	r9, r2
 80050c2:	dc37      	bgt.n	8005134 <_printf_float+0x374>
 80050c4:	f04f 0b00 	mov.w	fp, #0
 80050c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050cc:	f104 021a 	add.w	r2, r4, #26
 80050d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050d2:	9305      	str	r3, [sp, #20]
 80050d4:	eba3 0309 	sub.w	r3, r3, r9
 80050d8:	455b      	cmp	r3, fp
 80050da:	dc33      	bgt.n	8005144 <_printf_float+0x384>
 80050dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050e0:	429a      	cmp	r2, r3
 80050e2:	db3b      	blt.n	800515c <_printf_float+0x39c>
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	07da      	lsls	r2, r3, #31
 80050e8:	d438      	bmi.n	800515c <_printf_float+0x39c>
 80050ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ec:	9a05      	ldr	r2, [sp, #20]
 80050ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050f0:	1a9a      	subs	r2, r3, r2
 80050f2:	eba3 0901 	sub.w	r9, r3, r1
 80050f6:	4591      	cmp	r9, r2
 80050f8:	bfa8      	it	ge
 80050fa:	4691      	movge	r9, r2
 80050fc:	f1b9 0f00 	cmp.w	r9, #0
 8005100:	dc35      	bgt.n	800516e <_printf_float+0x3ae>
 8005102:	f04f 0800 	mov.w	r8, #0
 8005106:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800510a:	f104 0a1a 	add.w	sl, r4, #26
 800510e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005112:	1a9b      	subs	r3, r3, r2
 8005114:	eba3 0309 	sub.w	r3, r3, r9
 8005118:	4543      	cmp	r3, r8
 800511a:	f77f af79 	ble.w	8005010 <_printf_float+0x250>
 800511e:	2301      	movs	r3, #1
 8005120:	4652      	mov	r2, sl
 8005122:	4631      	mov	r1, r6
 8005124:	4628      	mov	r0, r5
 8005126:	47b8      	blx	r7
 8005128:	3001      	adds	r0, #1
 800512a:	f43f aeaa 	beq.w	8004e82 <_printf_float+0xc2>
 800512e:	f108 0801 	add.w	r8, r8, #1
 8005132:	e7ec      	b.n	800510e <_printf_float+0x34e>
 8005134:	4613      	mov	r3, r2
 8005136:	4631      	mov	r1, r6
 8005138:	4642      	mov	r2, r8
 800513a:	4628      	mov	r0, r5
 800513c:	47b8      	blx	r7
 800513e:	3001      	adds	r0, #1
 8005140:	d1c0      	bne.n	80050c4 <_printf_float+0x304>
 8005142:	e69e      	b.n	8004e82 <_printf_float+0xc2>
 8005144:	2301      	movs	r3, #1
 8005146:	4631      	mov	r1, r6
 8005148:	4628      	mov	r0, r5
 800514a:	9205      	str	r2, [sp, #20]
 800514c:	47b8      	blx	r7
 800514e:	3001      	adds	r0, #1
 8005150:	f43f ae97 	beq.w	8004e82 <_printf_float+0xc2>
 8005154:	9a05      	ldr	r2, [sp, #20]
 8005156:	f10b 0b01 	add.w	fp, fp, #1
 800515a:	e7b9      	b.n	80050d0 <_printf_float+0x310>
 800515c:	ee18 3a10 	vmov	r3, s16
 8005160:	4652      	mov	r2, sl
 8005162:	4631      	mov	r1, r6
 8005164:	4628      	mov	r0, r5
 8005166:	47b8      	blx	r7
 8005168:	3001      	adds	r0, #1
 800516a:	d1be      	bne.n	80050ea <_printf_float+0x32a>
 800516c:	e689      	b.n	8004e82 <_printf_float+0xc2>
 800516e:	9a05      	ldr	r2, [sp, #20]
 8005170:	464b      	mov	r3, r9
 8005172:	4442      	add	r2, r8
 8005174:	4631      	mov	r1, r6
 8005176:	4628      	mov	r0, r5
 8005178:	47b8      	blx	r7
 800517a:	3001      	adds	r0, #1
 800517c:	d1c1      	bne.n	8005102 <_printf_float+0x342>
 800517e:	e680      	b.n	8004e82 <_printf_float+0xc2>
 8005180:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005182:	2a01      	cmp	r2, #1
 8005184:	dc01      	bgt.n	800518a <_printf_float+0x3ca>
 8005186:	07db      	lsls	r3, r3, #31
 8005188:	d538      	bpl.n	80051fc <_printf_float+0x43c>
 800518a:	2301      	movs	r3, #1
 800518c:	4642      	mov	r2, r8
 800518e:	4631      	mov	r1, r6
 8005190:	4628      	mov	r0, r5
 8005192:	47b8      	blx	r7
 8005194:	3001      	adds	r0, #1
 8005196:	f43f ae74 	beq.w	8004e82 <_printf_float+0xc2>
 800519a:	ee18 3a10 	vmov	r3, s16
 800519e:	4652      	mov	r2, sl
 80051a0:	4631      	mov	r1, r6
 80051a2:	4628      	mov	r0, r5
 80051a4:	47b8      	blx	r7
 80051a6:	3001      	adds	r0, #1
 80051a8:	f43f ae6b 	beq.w	8004e82 <_printf_float+0xc2>
 80051ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051b0:	2200      	movs	r2, #0
 80051b2:	2300      	movs	r3, #0
 80051b4:	f7fb fca8 	bl	8000b08 <__aeabi_dcmpeq>
 80051b8:	b9d8      	cbnz	r0, 80051f2 <_printf_float+0x432>
 80051ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051bc:	f108 0201 	add.w	r2, r8, #1
 80051c0:	3b01      	subs	r3, #1
 80051c2:	4631      	mov	r1, r6
 80051c4:	4628      	mov	r0, r5
 80051c6:	47b8      	blx	r7
 80051c8:	3001      	adds	r0, #1
 80051ca:	d10e      	bne.n	80051ea <_printf_float+0x42a>
 80051cc:	e659      	b.n	8004e82 <_printf_float+0xc2>
 80051ce:	2301      	movs	r3, #1
 80051d0:	4652      	mov	r2, sl
 80051d2:	4631      	mov	r1, r6
 80051d4:	4628      	mov	r0, r5
 80051d6:	47b8      	blx	r7
 80051d8:	3001      	adds	r0, #1
 80051da:	f43f ae52 	beq.w	8004e82 <_printf_float+0xc2>
 80051de:	f108 0801 	add.w	r8, r8, #1
 80051e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051e4:	3b01      	subs	r3, #1
 80051e6:	4543      	cmp	r3, r8
 80051e8:	dcf1      	bgt.n	80051ce <_printf_float+0x40e>
 80051ea:	464b      	mov	r3, r9
 80051ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80051f0:	e6dc      	b.n	8004fac <_printf_float+0x1ec>
 80051f2:	f04f 0800 	mov.w	r8, #0
 80051f6:	f104 0a1a 	add.w	sl, r4, #26
 80051fa:	e7f2      	b.n	80051e2 <_printf_float+0x422>
 80051fc:	2301      	movs	r3, #1
 80051fe:	4642      	mov	r2, r8
 8005200:	e7df      	b.n	80051c2 <_printf_float+0x402>
 8005202:	2301      	movs	r3, #1
 8005204:	464a      	mov	r2, r9
 8005206:	4631      	mov	r1, r6
 8005208:	4628      	mov	r0, r5
 800520a:	47b8      	blx	r7
 800520c:	3001      	adds	r0, #1
 800520e:	f43f ae38 	beq.w	8004e82 <_printf_float+0xc2>
 8005212:	f108 0801 	add.w	r8, r8, #1
 8005216:	68e3      	ldr	r3, [r4, #12]
 8005218:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800521a:	1a5b      	subs	r3, r3, r1
 800521c:	4543      	cmp	r3, r8
 800521e:	dcf0      	bgt.n	8005202 <_printf_float+0x442>
 8005220:	e6fa      	b.n	8005018 <_printf_float+0x258>
 8005222:	f04f 0800 	mov.w	r8, #0
 8005226:	f104 0919 	add.w	r9, r4, #25
 800522a:	e7f4      	b.n	8005216 <_printf_float+0x456>

0800522c <_printf_common>:
 800522c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005230:	4616      	mov	r6, r2
 8005232:	4699      	mov	r9, r3
 8005234:	688a      	ldr	r2, [r1, #8]
 8005236:	690b      	ldr	r3, [r1, #16]
 8005238:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800523c:	4293      	cmp	r3, r2
 800523e:	bfb8      	it	lt
 8005240:	4613      	movlt	r3, r2
 8005242:	6033      	str	r3, [r6, #0]
 8005244:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005248:	4607      	mov	r7, r0
 800524a:	460c      	mov	r4, r1
 800524c:	b10a      	cbz	r2, 8005252 <_printf_common+0x26>
 800524e:	3301      	adds	r3, #1
 8005250:	6033      	str	r3, [r6, #0]
 8005252:	6823      	ldr	r3, [r4, #0]
 8005254:	0699      	lsls	r1, r3, #26
 8005256:	bf42      	ittt	mi
 8005258:	6833      	ldrmi	r3, [r6, #0]
 800525a:	3302      	addmi	r3, #2
 800525c:	6033      	strmi	r3, [r6, #0]
 800525e:	6825      	ldr	r5, [r4, #0]
 8005260:	f015 0506 	ands.w	r5, r5, #6
 8005264:	d106      	bne.n	8005274 <_printf_common+0x48>
 8005266:	f104 0a19 	add.w	sl, r4, #25
 800526a:	68e3      	ldr	r3, [r4, #12]
 800526c:	6832      	ldr	r2, [r6, #0]
 800526e:	1a9b      	subs	r3, r3, r2
 8005270:	42ab      	cmp	r3, r5
 8005272:	dc26      	bgt.n	80052c2 <_printf_common+0x96>
 8005274:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005278:	1e13      	subs	r3, r2, #0
 800527a:	6822      	ldr	r2, [r4, #0]
 800527c:	bf18      	it	ne
 800527e:	2301      	movne	r3, #1
 8005280:	0692      	lsls	r2, r2, #26
 8005282:	d42b      	bmi.n	80052dc <_printf_common+0xb0>
 8005284:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005288:	4649      	mov	r1, r9
 800528a:	4638      	mov	r0, r7
 800528c:	47c0      	blx	r8
 800528e:	3001      	adds	r0, #1
 8005290:	d01e      	beq.n	80052d0 <_printf_common+0xa4>
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	68e5      	ldr	r5, [r4, #12]
 8005296:	6832      	ldr	r2, [r6, #0]
 8005298:	f003 0306 	and.w	r3, r3, #6
 800529c:	2b04      	cmp	r3, #4
 800529e:	bf08      	it	eq
 80052a0:	1aad      	subeq	r5, r5, r2
 80052a2:	68a3      	ldr	r3, [r4, #8]
 80052a4:	6922      	ldr	r2, [r4, #16]
 80052a6:	bf0c      	ite	eq
 80052a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052ac:	2500      	movne	r5, #0
 80052ae:	4293      	cmp	r3, r2
 80052b0:	bfc4      	itt	gt
 80052b2:	1a9b      	subgt	r3, r3, r2
 80052b4:	18ed      	addgt	r5, r5, r3
 80052b6:	2600      	movs	r6, #0
 80052b8:	341a      	adds	r4, #26
 80052ba:	42b5      	cmp	r5, r6
 80052bc:	d11a      	bne.n	80052f4 <_printf_common+0xc8>
 80052be:	2000      	movs	r0, #0
 80052c0:	e008      	b.n	80052d4 <_printf_common+0xa8>
 80052c2:	2301      	movs	r3, #1
 80052c4:	4652      	mov	r2, sl
 80052c6:	4649      	mov	r1, r9
 80052c8:	4638      	mov	r0, r7
 80052ca:	47c0      	blx	r8
 80052cc:	3001      	adds	r0, #1
 80052ce:	d103      	bne.n	80052d8 <_printf_common+0xac>
 80052d0:	f04f 30ff 	mov.w	r0, #4294967295
 80052d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052d8:	3501      	adds	r5, #1
 80052da:	e7c6      	b.n	800526a <_printf_common+0x3e>
 80052dc:	18e1      	adds	r1, r4, r3
 80052de:	1c5a      	adds	r2, r3, #1
 80052e0:	2030      	movs	r0, #48	; 0x30
 80052e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052e6:	4422      	add	r2, r4
 80052e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052f0:	3302      	adds	r3, #2
 80052f2:	e7c7      	b.n	8005284 <_printf_common+0x58>
 80052f4:	2301      	movs	r3, #1
 80052f6:	4622      	mov	r2, r4
 80052f8:	4649      	mov	r1, r9
 80052fa:	4638      	mov	r0, r7
 80052fc:	47c0      	blx	r8
 80052fe:	3001      	adds	r0, #1
 8005300:	d0e6      	beq.n	80052d0 <_printf_common+0xa4>
 8005302:	3601      	adds	r6, #1
 8005304:	e7d9      	b.n	80052ba <_printf_common+0x8e>
	...

08005308 <_printf_i>:
 8005308:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800530c:	7e0f      	ldrb	r7, [r1, #24]
 800530e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005310:	2f78      	cmp	r7, #120	; 0x78
 8005312:	4691      	mov	r9, r2
 8005314:	4680      	mov	r8, r0
 8005316:	460c      	mov	r4, r1
 8005318:	469a      	mov	sl, r3
 800531a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800531e:	d807      	bhi.n	8005330 <_printf_i+0x28>
 8005320:	2f62      	cmp	r7, #98	; 0x62
 8005322:	d80a      	bhi.n	800533a <_printf_i+0x32>
 8005324:	2f00      	cmp	r7, #0
 8005326:	f000 80d8 	beq.w	80054da <_printf_i+0x1d2>
 800532a:	2f58      	cmp	r7, #88	; 0x58
 800532c:	f000 80a3 	beq.w	8005476 <_printf_i+0x16e>
 8005330:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005334:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005338:	e03a      	b.n	80053b0 <_printf_i+0xa8>
 800533a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800533e:	2b15      	cmp	r3, #21
 8005340:	d8f6      	bhi.n	8005330 <_printf_i+0x28>
 8005342:	a101      	add	r1, pc, #4	; (adr r1, 8005348 <_printf_i+0x40>)
 8005344:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005348:	080053a1 	.word	0x080053a1
 800534c:	080053b5 	.word	0x080053b5
 8005350:	08005331 	.word	0x08005331
 8005354:	08005331 	.word	0x08005331
 8005358:	08005331 	.word	0x08005331
 800535c:	08005331 	.word	0x08005331
 8005360:	080053b5 	.word	0x080053b5
 8005364:	08005331 	.word	0x08005331
 8005368:	08005331 	.word	0x08005331
 800536c:	08005331 	.word	0x08005331
 8005370:	08005331 	.word	0x08005331
 8005374:	080054c1 	.word	0x080054c1
 8005378:	080053e5 	.word	0x080053e5
 800537c:	080054a3 	.word	0x080054a3
 8005380:	08005331 	.word	0x08005331
 8005384:	08005331 	.word	0x08005331
 8005388:	080054e3 	.word	0x080054e3
 800538c:	08005331 	.word	0x08005331
 8005390:	080053e5 	.word	0x080053e5
 8005394:	08005331 	.word	0x08005331
 8005398:	08005331 	.word	0x08005331
 800539c:	080054ab 	.word	0x080054ab
 80053a0:	682b      	ldr	r3, [r5, #0]
 80053a2:	1d1a      	adds	r2, r3, #4
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	602a      	str	r2, [r5, #0]
 80053a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053b0:	2301      	movs	r3, #1
 80053b2:	e0a3      	b.n	80054fc <_printf_i+0x1f4>
 80053b4:	6820      	ldr	r0, [r4, #0]
 80053b6:	6829      	ldr	r1, [r5, #0]
 80053b8:	0606      	lsls	r6, r0, #24
 80053ba:	f101 0304 	add.w	r3, r1, #4
 80053be:	d50a      	bpl.n	80053d6 <_printf_i+0xce>
 80053c0:	680e      	ldr	r6, [r1, #0]
 80053c2:	602b      	str	r3, [r5, #0]
 80053c4:	2e00      	cmp	r6, #0
 80053c6:	da03      	bge.n	80053d0 <_printf_i+0xc8>
 80053c8:	232d      	movs	r3, #45	; 0x2d
 80053ca:	4276      	negs	r6, r6
 80053cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053d0:	485e      	ldr	r0, [pc, #376]	; (800554c <_printf_i+0x244>)
 80053d2:	230a      	movs	r3, #10
 80053d4:	e019      	b.n	800540a <_printf_i+0x102>
 80053d6:	680e      	ldr	r6, [r1, #0]
 80053d8:	602b      	str	r3, [r5, #0]
 80053da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80053de:	bf18      	it	ne
 80053e0:	b236      	sxthne	r6, r6
 80053e2:	e7ef      	b.n	80053c4 <_printf_i+0xbc>
 80053e4:	682b      	ldr	r3, [r5, #0]
 80053e6:	6820      	ldr	r0, [r4, #0]
 80053e8:	1d19      	adds	r1, r3, #4
 80053ea:	6029      	str	r1, [r5, #0]
 80053ec:	0601      	lsls	r1, r0, #24
 80053ee:	d501      	bpl.n	80053f4 <_printf_i+0xec>
 80053f0:	681e      	ldr	r6, [r3, #0]
 80053f2:	e002      	b.n	80053fa <_printf_i+0xf2>
 80053f4:	0646      	lsls	r6, r0, #25
 80053f6:	d5fb      	bpl.n	80053f0 <_printf_i+0xe8>
 80053f8:	881e      	ldrh	r6, [r3, #0]
 80053fa:	4854      	ldr	r0, [pc, #336]	; (800554c <_printf_i+0x244>)
 80053fc:	2f6f      	cmp	r7, #111	; 0x6f
 80053fe:	bf0c      	ite	eq
 8005400:	2308      	moveq	r3, #8
 8005402:	230a      	movne	r3, #10
 8005404:	2100      	movs	r1, #0
 8005406:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800540a:	6865      	ldr	r5, [r4, #4]
 800540c:	60a5      	str	r5, [r4, #8]
 800540e:	2d00      	cmp	r5, #0
 8005410:	bfa2      	ittt	ge
 8005412:	6821      	ldrge	r1, [r4, #0]
 8005414:	f021 0104 	bicge.w	r1, r1, #4
 8005418:	6021      	strge	r1, [r4, #0]
 800541a:	b90e      	cbnz	r6, 8005420 <_printf_i+0x118>
 800541c:	2d00      	cmp	r5, #0
 800541e:	d04d      	beq.n	80054bc <_printf_i+0x1b4>
 8005420:	4615      	mov	r5, r2
 8005422:	fbb6 f1f3 	udiv	r1, r6, r3
 8005426:	fb03 6711 	mls	r7, r3, r1, r6
 800542a:	5dc7      	ldrb	r7, [r0, r7]
 800542c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005430:	4637      	mov	r7, r6
 8005432:	42bb      	cmp	r3, r7
 8005434:	460e      	mov	r6, r1
 8005436:	d9f4      	bls.n	8005422 <_printf_i+0x11a>
 8005438:	2b08      	cmp	r3, #8
 800543a:	d10b      	bne.n	8005454 <_printf_i+0x14c>
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	07de      	lsls	r6, r3, #31
 8005440:	d508      	bpl.n	8005454 <_printf_i+0x14c>
 8005442:	6923      	ldr	r3, [r4, #16]
 8005444:	6861      	ldr	r1, [r4, #4]
 8005446:	4299      	cmp	r1, r3
 8005448:	bfde      	ittt	le
 800544a:	2330      	movle	r3, #48	; 0x30
 800544c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005450:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005454:	1b52      	subs	r2, r2, r5
 8005456:	6122      	str	r2, [r4, #16]
 8005458:	f8cd a000 	str.w	sl, [sp]
 800545c:	464b      	mov	r3, r9
 800545e:	aa03      	add	r2, sp, #12
 8005460:	4621      	mov	r1, r4
 8005462:	4640      	mov	r0, r8
 8005464:	f7ff fee2 	bl	800522c <_printf_common>
 8005468:	3001      	adds	r0, #1
 800546a:	d14c      	bne.n	8005506 <_printf_i+0x1fe>
 800546c:	f04f 30ff 	mov.w	r0, #4294967295
 8005470:	b004      	add	sp, #16
 8005472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005476:	4835      	ldr	r0, [pc, #212]	; (800554c <_printf_i+0x244>)
 8005478:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800547c:	6829      	ldr	r1, [r5, #0]
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	f851 6b04 	ldr.w	r6, [r1], #4
 8005484:	6029      	str	r1, [r5, #0]
 8005486:	061d      	lsls	r5, r3, #24
 8005488:	d514      	bpl.n	80054b4 <_printf_i+0x1ac>
 800548a:	07df      	lsls	r7, r3, #31
 800548c:	bf44      	itt	mi
 800548e:	f043 0320 	orrmi.w	r3, r3, #32
 8005492:	6023      	strmi	r3, [r4, #0]
 8005494:	b91e      	cbnz	r6, 800549e <_printf_i+0x196>
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	f023 0320 	bic.w	r3, r3, #32
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	2310      	movs	r3, #16
 80054a0:	e7b0      	b.n	8005404 <_printf_i+0xfc>
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	f043 0320 	orr.w	r3, r3, #32
 80054a8:	6023      	str	r3, [r4, #0]
 80054aa:	2378      	movs	r3, #120	; 0x78
 80054ac:	4828      	ldr	r0, [pc, #160]	; (8005550 <_printf_i+0x248>)
 80054ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054b2:	e7e3      	b.n	800547c <_printf_i+0x174>
 80054b4:	0659      	lsls	r1, r3, #25
 80054b6:	bf48      	it	mi
 80054b8:	b2b6      	uxthmi	r6, r6
 80054ba:	e7e6      	b.n	800548a <_printf_i+0x182>
 80054bc:	4615      	mov	r5, r2
 80054be:	e7bb      	b.n	8005438 <_printf_i+0x130>
 80054c0:	682b      	ldr	r3, [r5, #0]
 80054c2:	6826      	ldr	r6, [r4, #0]
 80054c4:	6961      	ldr	r1, [r4, #20]
 80054c6:	1d18      	adds	r0, r3, #4
 80054c8:	6028      	str	r0, [r5, #0]
 80054ca:	0635      	lsls	r5, r6, #24
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	d501      	bpl.n	80054d4 <_printf_i+0x1cc>
 80054d0:	6019      	str	r1, [r3, #0]
 80054d2:	e002      	b.n	80054da <_printf_i+0x1d2>
 80054d4:	0670      	lsls	r0, r6, #25
 80054d6:	d5fb      	bpl.n	80054d0 <_printf_i+0x1c8>
 80054d8:	8019      	strh	r1, [r3, #0]
 80054da:	2300      	movs	r3, #0
 80054dc:	6123      	str	r3, [r4, #16]
 80054de:	4615      	mov	r5, r2
 80054e0:	e7ba      	b.n	8005458 <_printf_i+0x150>
 80054e2:	682b      	ldr	r3, [r5, #0]
 80054e4:	1d1a      	adds	r2, r3, #4
 80054e6:	602a      	str	r2, [r5, #0]
 80054e8:	681d      	ldr	r5, [r3, #0]
 80054ea:	6862      	ldr	r2, [r4, #4]
 80054ec:	2100      	movs	r1, #0
 80054ee:	4628      	mov	r0, r5
 80054f0:	f7fa fe96 	bl	8000220 <memchr>
 80054f4:	b108      	cbz	r0, 80054fa <_printf_i+0x1f2>
 80054f6:	1b40      	subs	r0, r0, r5
 80054f8:	6060      	str	r0, [r4, #4]
 80054fa:	6863      	ldr	r3, [r4, #4]
 80054fc:	6123      	str	r3, [r4, #16]
 80054fe:	2300      	movs	r3, #0
 8005500:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005504:	e7a8      	b.n	8005458 <_printf_i+0x150>
 8005506:	6923      	ldr	r3, [r4, #16]
 8005508:	462a      	mov	r2, r5
 800550a:	4649      	mov	r1, r9
 800550c:	4640      	mov	r0, r8
 800550e:	47d0      	blx	sl
 8005510:	3001      	adds	r0, #1
 8005512:	d0ab      	beq.n	800546c <_printf_i+0x164>
 8005514:	6823      	ldr	r3, [r4, #0]
 8005516:	079b      	lsls	r3, r3, #30
 8005518:	d413      	bmi.n	8005542 <_printf_i+0x23a>
 800551a:	68e0      	ldr	r0, [r4, #12]
 800551c:	9b03      	ldr	r3, [sp, #12]
 800551e:	4298      	cmp	r0, r3
 8005520:	bfb8      	it	lt
 8005522:	4618      	movlt	r0, r3
 8005524:	e7a4      	b.n	8005470 <_printf_i+0x168>
 8005526:	2301      	movs	r3, #1
 8005528:	4632      	mov	r2, r6
 800552a:	4649      	mov	r1, r9
 800552c:	4640      	mov	r0, r8
 800552e:	47d0      	blx	sl
 8005530:	3001      	adds	r0, #1
 8005532:	d09b      	beq.n	800546c <_printf_i+0x164>
 8005534:	3501      	adds	r5, #1
 8005536:	68e3      	ldr	r3, [r4, #12]
 8005538:	9903      	ldr	r1, [sp, #12]
 800553a:	1a5b      	subs	r3, r3, r1
 800553c:	42ab      	cmp	r3, r5
 800553e:	dcf2      	bgt.n	8005526 <_printf_i+0x21e>
 8005540:	e7eb      	b.n	800551a <_printf_i+0x212>
 8005542:	2500      	movs	r5, #0
 8005544:	f104 0619 	add.w	r6, r4, #25
 8005548:	e7f5      	b.n	8005536 <_printf_i+0x22e>
 800554a:	bf00      	nop
 800554c:	0800774e 	.word	0x0800774e
 8005550:	0800775f 	.word	0x0800775f

08005554 <iprintf>:
 8005554:	b40f      	push	{r0, r1, r2, r3}
 8005556:	4b0a      	ldr	r3, [pc, #40]	; (8005580 <iprintf+0x2c>)
 8005558:	b513      	push	{r0, r1, r4, lr}
 800555a:	681c      	ldr	r4, [r3, #0]
 800555c:	b124      	cbz	r4, 8005568 <iprintf+0x14>
 800555e:	69a3      	ldr	r3, [r4, #24]
 8005560:	b913      	cbnz	r3, 8005568 <iprintf+0x14>
 8005562:	4620      	mov	r0, r4
 8005564:	f000 fee2 	bl	800632c <__sinit>
 8005568:	ab05      	add	r3, sp, #20
 800556a:	9a04      	ldr	r2, [sp, #16]
 800556c:	68a1      	ldr	r1, [r4, #8]
 800556e:	9301      	str	r3, [sp, #4]
 8005570:	4620      	mov	r0, r4
 8005572:	f001 fc3b 	bl	8006dec <_vfiprintf_r>
 8005576:	b002      	add	sp, #8
 8005578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800557c:	b004      	add	sp, #16
 800557e:	4770      	bx	lr
 8005580:	20000010 	.word	0x20000010

08005584 <quorem>:
 8005584:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005588:	6903      	ldr	r3, [r0, #16]
 800558a:	690c      	ldr	r4, [r1, #16]
 800558c:	42a3      	cmp	r3, r4
 800558e:	4607      	mov	r7, r0
 8005590:	f2c0 8081 	blt.w	8005696 <quorem+0x112>
 8005594:	3c01      	subs	r4, #1
 8005596:	f101 0814 	add.w	r8, r1, #20
 800559a:	f100 0514 	add.w	r5, r0, #20
 800559e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055a2:	9301      	str	r3, [sp, #4]
 80055a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80055a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055ac:	3301      	adds	r3, #1
 80055ae:	429a      	cmp	r2, r3
 80055b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80055b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80055bc:	d331      	bcc.n	8005622 <quorem+0x9e>
 80055be:	f04f 0e00 	mov.w	lr, #0
 80055c2:	4640      	mov	r0, r8
 80055c4:	46ac      	mov	ip, r5
 80055c6:	46f2      	mov	sl, lr
 80055c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80055cc:	b293      	uxth	r3, r2
 80055ce:	fb06 e303 	mla	r3, r6, r3, lr
 80055d2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	ebaa 0303 	sub.w	r3, sl, r3
 80055dc:	f8dc a000 	ldr.w	sl, [ip]
 80055e0:	0c12      	lsrs	r2, r2, #16
 80055e2:	fa13 f38a 	uxtah	r3, r3, sl
 80055e6:	fb06 e202 	mla	r2, r6, r2, lr
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	9b00      	ldr	r3, [sp, #0]
 80055ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80055f2:	b292      	uxth	r2, r2
 80055f4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80055f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055fc:	f8bd 3000 	ldrh.w	r3, [sp]
 8005600:	4581      	cmp	r9, r0
 8005602:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005606:	f84c 3b04 	str.w	r3, [ip], #4
 800560a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800560e:	d2db      	bcs.n	80055c8 <quorem+0x44>
 8005610:	f855 300b 	ldr.w	r3, [r5, fp]
 8005614:	b92b      	cbnz	r3, 8005622 <quorem+0x9e>
 8005616:	9b01      	ldr	r3, [sp, #4]
 8005618:	3b04      	subs	r3, #4
 800561a:	429d      	cmp	r5, r3
 800561c:	461a      	mov	r2, r3
 800561e:	d32e      	bcc.n	800567e <quorem+0xfa>
 8005620:	613c      	str	r4, [r7, #16]
 8005622:	4638      	mov	r0, r7
 8005624:	f001 f9c0 	bl	80069a8 <__mcmp>
 8005628:	2800      	cmp	r0, #0
 800562a:	db24      	blt.n	8005676 <quorem+0xf2>
 800562c:	3601      	adds	r6, #1
 800562e:	4628      	mov	r0, r5
 8005630:	f04f 0c00 	mov.w	ip, #0
 8005634:	f858 2b04 	ldr.w	r2, [r8], #4
 8005638:	f8d0 e000 	ldr.w	lr, [r0]
 800563c:	b293      	uxth	r3, r2
 800563e:	ebac 0303 	sub.w	r3, ip, r3
 8005642:	0c12      	lsrs	r2, r2, #16
 8005644:	fa13 f38e 	uxtah	r3, r3, lr
 8005648:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800564c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005650:	b29b      	uxth	r3, r3
 8005652:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005656:	45c1      	cmp	r9, r8
 8005658:	f840 3b04 	str.w	r3, [r0], #4
 800565c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005660:	d2e8      	bcs.n	8005634 <quorem+0xb0>
 8005662:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005666:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800566a:	b922      	cbnz	r2, 8005676 <quorem+0xf2>
 800566c:	3b04      	subs	r3, #4
 800566e:	429d      	cmp	r5, r3
 8005670:	461a      	mov	r2, r3
 8005672:	d30a      	bcc.n	800568a <quorem+0x106>
 8005674:	613c      	str	r4, [r7, #16]
 8005676:	4630      	mov	r0, r6
 8005678:	b003      	add	sp, #12
 800567a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800567e:	6812      	ldr	r2, [r2, #0]
 8005680:	3b04      	subs	r3, #4
 8005682:	2a00      	cmp	r2, #0
 8005684:	d1cc      	bne.n	8005620 <quorem+0x9c>
 8005686:	3c01      	subs	r4, #1
 8005688:	e7c7      	b.n	800561a <quorem+0x96>
 800568a:	6812      	ldr	r2, [r2, #0]
 800568c:	3b04      	subs	r3, #4
 800568e:	2a00      	cmp	r2, #0
 8005690:	d1f0      	bne.n	8005674 <quorem+0xf0>
 8005692:	3c01      	subs	r4, #1
 8005694:	e7eb      	b.n	800566e <quorem+0xea>
 8005696:	2000      	movs	r0, #0
 8005698:	e7ee      	b.n	8005678 <quorem+0xf4>
 800569a:	0000      	movs	r0, r0
 800569c:	0000      	movs	r0, r0
	...

080056a0 <_dtoa_r>:
 80056a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a4:	ed2d 8b04 	vpush	{d8-d9}
 80056a8:	ec57 6b10 	vmov	r6, r7, d0
 80056ac:	b093      	sub	sp, #76	; 0x4c
 80056ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80056b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80056b4:	9106      	str	r1, [sp, #24]
 80056b6:	ee10 aa10 	vmov	sl, s0
 80056ba:	4604      	mov	r4, r0
 80056bc:	9209      	str	r2, [sp, #36]	; 0x24
 80056be:	930c      	str	r3, [sp, #48]	; 0x30
 80056c0:	46bb      	mov	fp, r7
 80056c2:	b975      	cbnz	r5, 80056e2 <_dtoa_r+0x42>
 80056c4:	2010      	movs	r0, #16
 80056c6:	f000 fed7 	bl	8006478 <malloc>
 80056ca:	4602      	mov	r2, r0
 80056cc:	6260      	str	r0, [r4, #36]	; 0x24
 80056ce:	b920      	cbnz	r0, 80056da <_dtoa_r+0x3a>
 80056d0:	4ba7      	ldr	r3, [pc, #668]	; (8005970 <_dtoa_r+0x2d0>)
 80056d2:	21ea      	movs	r1, #234	; 0xea
 80056d4:	48a7      	ldr	r0, [pc, #668]	; (8005974 <_dtoa_r+0x2d4>)
 80056d6:	f001 fddf 	bl	8007298 <__assert_func>
 80056da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80056de:	6005      	str	r5, [r0, #0]
 80056e0:	60c5      	str	r5, [r0, #12]
 80056e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056e4:	6819      	ldr	r1, [r3, #0]
 80056e6:	b151      	cbz	r1, 80056fe <_dtoa_r+0x5e>
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	604a      	str	r2, [r1, #4]
 80056ec:	2301      	movs	r3, #1
 80056ee:	4093      	lsls	r3, r2
 80056f0:	608b      	str	r3, [r1, #8]
 80056f2:	4620      	mov	r0, r4
 80056f4:	f000 ff16 	bl	8006524 <_Bfree>
 80056f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056fa:	2200      	movs	r2, #0
 80056fc:	601a      	str	r2, [r3, #0]
 80056fe:	1e3b      	subs	r3, r7, #0
 8005700:	bfaa      	itet	ge
 8005702:	2300      	movge	r3, #0
 8005704:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005708:	f8c8 3000 	strge.w	r3, [r8]
 800570c:	4b9a      	ldr	r3, [pc, #616]	; (8005978 <_dtoa_r+0x2d8>)
 800570e:	bfbc      	itt	lt
 8005710:	2201      	movlt	r2, #1
 8005712:	f8c8 2000 	strlt.w	r2, [r8]
 8005716:	ea33 030b 	bics.w	r3, r3, fp
 800571a:	d11b      	bne.n	8005754 <_dtoa_r+0xb4>
 800571c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800571e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005722:	6013      	str	r3, [r2, #0]
 8005724:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005728:	4333      	orrs	r3, r6
 800572a:	f000 8592 	beq.w	8006252 <_dtoa_r+0xbb2>
 800572e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005730:	b963      	cbnz	r3, 800574c <_dtoa_r+0xac>
 8005732:	4b92      	ldr	r3, [pc, #584]	; (800597c <_dtoa_r+0x2dc>)
 8005734:	e022      	b.n	800577c <_dtoa_r+0xdc>
 8005736:	4b92      	ldr	r3, [pc, #584]	; (8005980 <_dtoa_r+0x2e0>)
 8005738:	9301      	str	r3, [sp, #4]
 800573a:	3308      	adds	r3, #8
 800573c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	9801      	ldr	r0, [sp, #4]
 8005742:	b013      	add	sp, #76	; 0x4c
 8005744:	ecbd 8b04 	vpop	{d8-d9}
 8005748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800574c:	4b8b      	ldr	r3, [pc, #556]	; (800597c <_dtoa_r+0x2dc>)
 800574e:	9301      	str	r3, [sp, #4]
 8005750:	3303      	adds	r3, #3
 8005752:	e7f3      	b.n	800573c <_dtoa_r+0x9c>
 8005754:	2200      	movs	r2, #0
 8005756:	2300      	movs	r3, #0
 8005758:	4650      	mov	r0, sl
 800575a:	4659      	mov	r1, fp
 800575c:	f7fb f9d4 	bl	8000b08 <__aeabi_dcmpeq>
 8005760:	ec4b ab19 	vmov	d9, sl, fp
 8005764:	4680      	mov	r8, r0
 8005766:	b158      	cbz	r0, 8005780 <_dtoa_r+0xe0>
 8005768:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800576a:	2301      	movs	r3, #1
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 856b 	beq.w	800624c <_dtoa_r+0xbac>
 8005776:	4883      	ldr	r0, [pc, #524]	; (8005984 <_dtoa_r+0x2e4>)
 8005778:	6018      	str	r0, [r3, #0]
 800577a:	1e43      	subs	r3, r0, #1
 800577c:	9301      	str	r3, [sp, #4]
 800577e:	e7df      	b.n	8005740 <_dtoa_r+0xa0>
 8005780:	ec4b ab10 	vmov	d0, sl, fp
 8005784:	aa10      	add	r2, sp, #64	; 0x40
 8005786:	a911      	add	r1, sp, #68	; 0x44
 8005788:	4620      	mov	r0, r4
 800578a:	f001 f9b3 	bl	8006af4 <__d2b>
 800578e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005792:	ee08 0a10 	vmov	s16, r0
 8005796:	2d00      	cmp	r5, #0
 8005798:	f000 8084 	beq.w	80058a4 <_dtoa_r+0x204>
 800579c:	ee19 3a90 	vmov	r3, s19
 80057a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057a4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80057a8:	4656      	mov	r6, sl
 80057aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80057ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80057b2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80057b6:	4b74      	ldr	r3, [pc, #464]	; (8005988 <_dtoa_r+0x2e8>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	4630      	mov	r0, r6
 80057bc:	4639      	mov	r1, r7
 80057be:	f7fa fd83 	bl	80002c8 <__aeabi_dsub>
 80057c2:	a365      	add	r3, pc, #404	; (adr r3, 8005958 <_dtoa_r+0x2b8>)
 80057c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c8:	f7fa ff36 	bl	8000638 <__aeabi_dmul>
 80057cc:	a364      	add	r3, pc, #400	; (adr r3, 8005960 <_dtoa_r+0x2c0>)
 80057ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d2:	f7fa fd7b 	bl	80002cc <__adddf3>
 80057d6:	4606      	mov	r6, r0
 80057d8:	4628      	mov	r0, r5
 80057da:	460f      	mov	r7, r1
 80057dc:	f7fa fec2 	bl	8000564 <__aeabi_i2d>
 80057e0:	a361      	add	r3, pc, #388	; (adr r3, 8005968 <_dtoa_r+0x2c8>)
 80057e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e6:	f7fa ff27 	bl	8000638 <__aeabi_dmul>
 80057ea:	4602      	mov	r2, r0
 80057ec:	460b      	mov	r3, r1
 80057ee:	4630      	mov	r0, r6
 80057f0:	4639      	mov	r1, r7
 80057f2:	f7fa fd6b 	bl	80002cc <__adddf3>
 80057f6:	4606      	mov	r6, r0
 80057f8:	460f      	mov	r7, r1
 80057fa:	f7fb f9cd 	bl	8000b98 <__aeabi_d2iz>
 80057fe:	2200      	movs	r2, #0
 8005800:	9000      	str	r0, [sp, #0]
 8005802:	2300      	movs	r3, #0
 8005804:	4630      	mov	r0, r6
 8005806:	4639      	mov	r1, r7
 8005808:	f7fb f988 	bl	8000b1c <__aeabi_dcmplt>
 800580c:	b150      	cbz	r0, 8005824 <_dtoa_r+0x184>
 800580e:	9800      	ldr	r0, [sp, #0]
 8005810:	f7fa fea8 	bl	8000564 <__aeabi_i2d>
 8005814:	4632      	mov	r2, r6
 8005816:	463b      	mov	r3, r7
 8005818:	f7fb f976 	bl	8000b08 <__aeabi_dcmpeq>
 800581c:	b910      	cbnz	r0, 8005824 <_dtoa_r+0x184>
 800581e:	9b00      	ldr	r3, [sp, #0]
 8005820:	3b01      	subs	r3, #1
 8005822:	9300      	str	r3, [sp, #0]
 8005824:	9b00      	ldr	r3, [sp, #0]
 8005826:	2b16      	cmp	r3, #22
 8005828:	d85a      	bhi.n	80058e0 <_dtoa_r+0x240>
 800582a:	9a00      	ldr	r2, [sp, #0]
 800582c:	4b57      	ldr	r3, [pc, #348]	; (800598c <_dtoa_r+0x2ec>)
 800582e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	ec51 0b19 	vmov	r0, r1, d9
 800583a:	f7fb f96f 	bl	8000b1c <__aeabi_dcmplt>
 800583e:	2800      	cmp	r0, #0
 8005840:	d050      	beq.n	80058e4 <_dtoa_r+0x244>
 8005842:	9b00      	ldr	r3, [sp, #0]
 8005844:	3b01      	subs	r3, #1
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	2300      	movs	r3, #0
 800584a:	930b      	str	r3, [sp, #44]	; 0x2c
 800584c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800584e:	1b5d      	subs	r5, r3, r5
 8005850:	1e6b      	subs	r3, r5, #1
 8005852:	9305      	str	r3, [sp, #20]
 8005854:	bf45      	ittet	mi
 8005856:	f1c5 0301 	rsbmi	r3, r5, #1
 800585a:	9304      	strmi	r3, [sp, #16]
 800585c:	2300      	movpl	r3, #0
 800585e:	2300      	movmi	r3, #0
 8005860:	bf4c      	ite	mi
 8005862:	9305      	strmi	r3, [sp, #20]
 8005864:	9304      	strpl	r3, [sp, #16]
 8005866:	9b00      	ldr	r3, [sp, #0]
 8005868:	2b00      	cmp	r3, #0
 800586a:	db3d      	blt.n	80058e8 <_dtoa_r+0x248>
 800586c:	9b05      	ldr	r3, [sp, #20]
 800586e:	9a00      	ldr	r2, [sp, #0]
 8005870:	920a      	str	r2, [sp, #40]	; 0x28
 8005872:	4413      	add	r3, r2
 8005874:	9305      	str	r3, [sp, #20]
 8005876:	2300      	movs	r3, #0
 8005878:	9307      	str	r3, [sp, #28]
 800587a:	9b06      	ldr	r3, [sp, #24]
 800587c:	2b09      	cmp	r3, #9
 800587e:	f200 8089 	bhi.w	8005994 <_dtoa_r+0x2f4>
 8005882:	2b05      	cmp	r3, #5
 8005884:	bfc4      	itt	gt
 8005886:	3b04      	subgt	r3, #4
 8005888:	9306      	strgt	r3, [sp, #24]
 800588a:	9b06      	ldr	r3, [sp, #24]
 800588c:	f1a3 0302 	sub.w	r3, r3, #2
 8005890:	bfcc      	ite	gt
 8005892:	2500      	movgt	r5, #0
 8005894:	2501      	movle	r5, #1
 8005896:	2b03      	cmp	r3, #3
 8005898:	f200 8087 	bhi.w	80059aa <_dtoa_r+0x30a>
 800589c:	e8df f003 	tbb	[pc, r3]
 80058a0:	59383a2d 	.word	0x59383a2d
 80058a4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80058a8:	441d      	add	r5, r3
 80058aa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80058ae:	2b20      	cmp	r3, #32
 80058b0:	bfc1      	itttt	gt
 80058b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80058b6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80058ba:	fa0b f303 	lslgt.w	r3, fp, r3
 80058be:	fa26 f000 	lsrgt.w	r0, r6, r0
 80058c2:	bfda      	itte	le
 80058c4:	f1c3 0320 	rsble	r3, r3, #32
 80058c8:	fa06 f003 	lslle.w	r0, r6, r3
 80058cc:	4318      	orrgt	r0, r3
 80058ce:	f7fa fe39 	bl	8000544 <__aeabi_ui2d>
 80058d2:	2301      	movs	r3, #1
 80058d4:	4606      	mov	r6, r0
 80058d6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80058da:	3d01      	subs	r5, #1
 80058dc:	930e      	str	r3, [sp, #56]	; 0x38
 80058de:	e76a      	b.n	80057b6 <_dtoa_r+0x116>
 80058e0:	2301      	movs	r3, #1
 80058e2:	e7b2      	b.n	800584a <_dtoa_r+0x1aa>
 80058e4:	900b      	str	r0, [sp, #44]	; 0x2c
 80058e6:	e7b1      	b.n	800584c <_dtoa_r+0x1ac>
 80058e8:	9b04      	ldr	r3, [sp, #16]
 80058ea:	9a00      	ldr	r2, [sp, #0]
 80058ec:	1a9b      	subs	r3, r3, r2
 80058ee:	9304      	str	r3, [sp, #16]
 80058f0:	4253      	negs	r3, r2
 80058f2:	9307      	str	r3, [sp, #28]
 80058f4:	2300      	movs	r3, #0
 80058f6:	930a      	str	r3, [sp, #40]	; 0x28
 80058f8:	e7bf      	b.n	800587a <_dtoa_r+0x1da>
 80058fa:	2300      	movs	r3, #0
 80058fc:	9308      	str	r3, [sp, #32]
 80058fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005900:	2b00      	cmp	r3, #0
 8005902:	dc55      	bgt.n	80059b0 <_dtoa_r+0x310>
 8005904:	2301      	movs	r3, #1
 8005906:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800590a:	461a      	mov	r2, r3
 800590c:	9209      	str	r2, [sp, #36]	; 0x24
 800590e:	e00c      	b.n	800592a <_dtoa_r+0x28a>
 8005910:	2301      	movs	r3, #1
 8005912:	e7f3      	b.n	80058fc <_dtoa_r+0x25c>
 8005914:	2300      	movs	r3, #0
 8005916:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005918:	9308      	str	r3, [sp, #32]
 800591a:	9b00      	ldr	r3, [sp, #0]
 800591c:	4413      	add	r3, r2
 800591e:	9302      	str	r3, [sp, #8]
 8005920:	3301      	adds	r3, #1
 8005922:	2b01      	cmp	r3, #1
 8005924:	9303      	str	r3, [sp, #12]
 8005926:	bfb8      	it	lt
 8005928:	2301      	movlt	r3, #1
 800592a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800592c:	2200      	movs	r2, #0
 800592e:	6042      	str	r2, [r0, #4]
 8005930:	2204      	movs	r2, #4
 8005932:	f102 0614 	add.w	r6, r2, #20
 8005936:	429e      	cmp	r6, r3
 8005938:	6841      	ldr	r1, [r0, #4]
 800593a:	d93d      	bls.n	80059b8 <_dtoa_r+0x318>
 800593c:	4620      	mov	r0, r4
 800593e:	f000 fdb1 	bl	80064a4 <_Balloc>
 8005942:	9001      	str	r0, [sp, #4]
 8005944:	2800      	cmp	r0, #0
 8005946:	d13b      	bne.n	80059c0 <_dtoa_r+0x320>
 8005948:	4b11      	ldr	r3, [pc, #68]	; (8005990 <_dtoa_r+0x2f0>)
 800594a:	4602      	mov	r2, r0
 800594c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005950:	e6c0      	b.n	80056d4 <_dtoa_r+0x34>
 8005952:	2301      	movs	r3, #1
 8005954:	e7df      	b.n	8005916 <_dtoa_r+0x276>
 8005956:	bf00      	nop
 8005958:	636f4361 	.word	0x636f4361
 800595c:	3fd287a7 	.word	0x3fd287a7
 8005960:	8b60c8b3 	.word	0x8b60c8b3
 8005964:	3fc68a28 	.word	0x3fc68a28
 8005968:	509f79fb 	.word	0x509f79fb
 800596c:	3fd34413 	.word	0x3fd34413
 8005970:	0800777d 	.word	0x0800777d
 8005974:	08007794 	.word	0x08007794
 8005978:	7ff00000 	.word	0x7ff00000
 800597c:	08007779 	.word	0x08007779
 8005980:	08007770 	.word	0x08007770
 8005984:	0800774d 	.word	0x0800774d
 8005988:	3ff80000 	.word	0x3ff80000
 800598c:	080078e8 	.word	0x080078e8
 8005990:	080077ef 	.word	0x080077ef
 8005994:	2501      	movs	r5, #1
 8005996:	2300      	movs	r3, #0
 8005998:	9306      	str	r3, [sp, #24]
 800599a:	9508      	str	r5, [sp, #32]
 800599c:	f04f 33ff 	mov.w	r3, #4294967295
 80059a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80059a4:	2200      	movs	r2, #0
 80059a6:	2312      	movs	r3, #18
 80059a8:	e7b0      	b.n	800590c <_dtoa_r+0x26c>
 80059aa:	2301      	movs	r3, #1
 80059ac:	9308      	str	r3, [sp, #32]
 80059ae:	e7f5      	b.n	800599c <_dtoa_r+0x2fc>
 80059b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80059b6:	e7b8      	b.n	800592a <_dtoa_r+0x28a>
 80059b8:	3101      	adds	r1, #1
 80059ba:	6041      	str	r1, [r0, #4]
 80059bc:	0052      	lsls	r2, r2, #1
 80059be:	e7b8      	b.n	8005932 <_dtoa_r+0x292>
 80059c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059c2:	9a01      	ldr	r2, [sp, #4]
 80059c4:	601a      	str	r2, [r3, #0]
 80059c6:	9b03      	ldr	r3, [sp, #12]
 80059c8:	2b0e      	cmp	r3, #14
 80059ca:	f200 809d 	bhi.w	8005b08 <_dtoa_r+0x468>
 80059ce:	2d00      	cmp	r5, #0
 80059d0:	f000 809a 	beq.w	8005b08 <_dtoa_r+0x468>
 80059d4:	9b00      	ldr	r3, [sp, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	dd32      	ble.n	8005a40 <_dtoa_r+0x3a0>
 80059da:	4ab7      	ldr	r2, [pc, #732]	; (8005cb8 <_dtoa_r+0x618>)
 80059dc:	f003 030f 	and.w	r3, r3, #15
 80059e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80059e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80059e8:	9b00      	ldr	r3, [sp, #0]
 80059ea:	05d8      	lsls	r0, r3, #23
 80059ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 80059f0:	d516      	bpl.n	8005a20 <_dtoa_r+0x380>
 80059f2:	4bb2      	ldr	r3, [pc, #712]	; (8005cbc <_dtoa_r+0x61c>)
 80059f4:	ec51 0b19 	vmov	r0, r1, d9
 80059f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059fc:	f7fa ff46 	bl	800088c <__aeabi_ddiv>
 8005a00:	f007 070f 	and.w	r7, r7, #15
 8005a04:	4682      	mov	sl, r0
 8005a06:	468b      	mov	fp, r1
 8005a08:	2503      	movs	r5, #3
 8005a0a:	4eac      	ldr	r6, [pc, #688]	; (8005cbc <_dtoa_r+0x61c>)
 8005a0c:	b957      	cbnz	r7, 8005a24 <_dtoa_r+0x384>
 8005a0e:	4642      	mov	r2, r8
 8005a10:	464b      	mov	r3, r9
 8005a12:	4650      	mov	r0, sl
 8005a14:	4659      	mov	r1, fp
 8005a16:	f7fa ff39 	bl	800088c <__aeabi_ddiv>
 8005a1a:	4682      	mov	sl, r0
 8005a1c:	468b      	mov	fp, r1
 8005a1e:	e028      	b.n	8005a72 <_dtoa_r+0x3d2>
 8005a20:	2502      	movs	r5, #2
 8005a22:	e7f2      	b.n	8005a0a <_dtoa_r+0x36a>
 8005a24:	07f9      	lsls	r1, r7, #31
 8005a26:	d508      	bpl.n	8005a3a <_dtoa_r+0x39a>
 8005a28:	4640      	mov	r0, r8
 8005a2a:	4649      	mov	r1, r9
 8005a2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005a30:	f7fa fe02 	bl	8000638 <__aeabi_dmul>
 8005a34:	3501      	adds	r5, #1
 8005a36:	4680      	mov	r8, r0
 8005a38:	4689      	mov	r9, r1
 8005a3a:	107f      	asrs	r7, r7, #1
 8005a3c:	3608      	adds	r6, #8
 8005a3e:	e7e5      	b.n	8005a0c <_dtoa_r+0x36c>
 8005a40:	f000 809b 	beq.w	8005b7a <_dtoa_r+0x4da>
 8005a44:	9b00      	ldr	r3, [sp, #0]
 8005a46:	4f9d      	ldr	r7, [pc, #628]	; (8005cbc <_dtoa_r+0x61c>)
 8005a48:	425e      	negs	r6, r3
 8005a4a:	4b9b      	ldr	r3, [pc, #620]	; (8005cb8 <_dtoa_r+0x618>)
 8005a4c:	f006 020f 	and.w	r2, r6, #15
 8005a50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a58:	ec51 0b19 	vmov	r0, r1, d9
 8005a5c:	f7fa fdec 	bl	8000638 <__aeabi_dmul>
 8005a60:	1136      	asrs	r6, r6, #4
 8005a62:	4682      	mov	sl, r0
 8005a64:	468b      	mov	fp, r1
 8005a66:	2300      	movs	r3, #0
 8005a68:	2502      	movs	r5, #2
 8005a6a:	2e00      	cmp	r6, #0
 8005a6c:	d17a      	bne.n	8005b64 <_dtoa_r+0x4c4>
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1d3      	bne.n	8005a1a <_dtoa_r+0x37a>
 8005a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 8082 	beq.w	8005b7e <_dtoa_r+0x4de>
 8005a7a:	4b91      	ldr	r3, [pc, #580]	; (8005cc0 <_dtoa_r+0x620>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	4650      	mov	r0, sl
 8005a80:	4659      	mov	r1, fp
 8005a82:	f7fb f84b 	bl	8000b1c <__aeabi_dcmplt>
 8005a86:	2800      	cmp	r0, #0
 8005a88:	d079      	beq.n	8005b7e <_dtoa_r+0x4de>
 8005a8a:	9b03      	ldr	r3, [sp, #12]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d076      	beq.n	8005b7e <_dtoa_r+0x4de>
 8005a90:	9b02      	ldr	r3, [sp, #8]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	dd36      	ble.n	8005b04 <_dtoa_r+0x464>
 8005a96:	9b00      	ldr	r3, [sp, #0]
 8005a98:	4650      	mov	r0, sl
 8005a9a:	4659      	mov	r1, fp
 8005a9c:	1e5f      	subs	r7, r3, #1
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	4b88      	ldr	r3, [pc, #544]	; (8005cc4 <_dtoa_r+0x624>)
 8005aa2:	f7fa fdc9 	bl	8000638 <__aeabi_dmul>
 8005aa6:	9e02      	ldr	r6, [sp, #8]
 8005aa8:	4682      	mov	sl, r0
 8005aaa:	468b      	mov	fp, r1
 8005aac:	3501      	adds	r5, #1
 8005aae:	4628      	mov	r0, r5
 8005ab0:	f7fa fd58 	bl	8000564 <__aeabi_i2d>
 8005ab4:	4652      	mov	r2, sl
 8005ab6:	465b      	mov	r3, fp
 8005ab8:	f7fa fdbe 	bl	8000638 <__aeabi_dmul>
 8005abc:	4b82      	ldr	r3, [pc, #520]	; (8005cc8 <_dtoa_r+0x628>)
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f7fa fc04 	bl	80002cc <__adddf3>
 8005ac4:	46d0      	mov	r8, sl
 8005ac6:	46d9      	mov	r9, fp
 8005ac8:	4682      	mov	sl, r0
 8005aca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005ace:	2e00      	cmp	r6, #0
 8005ad0:	d158      	bne.n	8005b84 <_dtoa_r+0x4e4>
 8005ad2:	4b7e      	ldr	r3, [pc, #504]	; (8005ccc <_dtoa_r+0x62c>)
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	4640      	mov	r0, r8
 8005ad8:	4649      	mov	r1, r9
 8005ada:	f7fa fbf5 	bl	80002c8 <__aeabi_dsub>
 8005ade:	4652      	mov	r2, sl
 8005ae0:	465b      	mov	r3, fp
 8005ae2:	4680      	mov	r8, r0
 8005ae4:	4689      	mov	r9, r1
 8005ae6:	f7fb f837 	bl	8000b58 <__aeabi_dcmpgt>
 8005aea:	2800      	cmp	r0, #0
 8005aec:	f040 8295 	bne.w	800601a <_dtoa_r+0x97a>
 8005af0:	4652      	mov	r2, sl
 8005af2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005af6:	4640      	mov	r0, r8
 8005af8:	4649      	mov	r1, r9
 8005afa:	f7fb f80f 	bl	8000b1c <__aeabi_dcmplt>
 8005afe:	2800      	cmp	r0, #0
 8005b00:	f040 8289 	bne.w	8006016 <_dtoa_r+0x976>
 8005b04:	ec5b ab19 	vmov	sl, fp, d9
 8005b08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f2c0 8148 	blt.w	8005da0 <_dtoa_r+0x700>
 8005b10:	9a00      	ldr	r2, [sp, #0]
 8005b12:	2a0e      	cmp	r2, #14
 8005b14:	f300 8144 	bgt.w	8005da0 <_dtoa_r+0x700>
 8005b18:	4b67      	ldr	r3, [pc, #412]	; (8005cb8 <_dtoa_r+0x618>)
 8005b1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b1e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f280 80d5 	bge.w	8005cd4 <_dtoa_r+0x634>
 8005b2a:	9b03      	ldr	r3, [sp, #12]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f300 80d1 	bgt.w	8005cd4 <_dtoa_r+0x634>
 8005b32:	f040 826f 	bne.w	8006014 <_dtoa_r+0x974>
 8005b36:	4b65      	ldr	r3, [pc, #404]	; (8005ccc <_dtoa_r+0x62c>)
 8005b38:	2200      	movs	r2, #0
 8005b3a:	4640      	mov	r0, r8
 8005b3c:	4649      	mov	r1, r9
 8005b3e:	f7fa fd7b 	bl	8000638 <__aeabi_dmul>
 8005b42:	4652      	mov	r2, sl
 8005b44:	465b      	mov	r3, fp
 8005b46:	f7fa fffd 	bl	8000b44 <__aeabi_dcmpge>
 8005b4a:	9e03      	ldr	r6, [sp, #12]
 8005b4c:	4637      	mov	r7, r6
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	f040 8245 	bne.w	8005fde <_dtoa_r+0x93e>
 8005b54:	9d01      	ldr	r5, [sp, #4]
 8005b56:	2331      	movs	r3, #49	; 0x31
 8005b58:	f805 3b01 	strb.w	r3, [r5], #1
 8005b5c:	9b00      	ldr	r3, [sp, #0]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	e240      	b.n	8005fe6 <_dtoa_r+0x946>
 8005b64:	07f2      	lsls	r2, r6, #31
 8005b66:	d505      	bpl.n	8005b74 <_dtoa_r+0x4d4>
 8005b68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b6c:	f7fa fd64 	bl	8000638 <__aeabi_dmul>
 8005b70:	3501      	adds	r5, #1
 8005b72:	2301      	movs	r3, #1
 8005b74:	1076      	asrs	r6, r6, #1
 8005b76:	3708      	adds	r7, #8
 8005b78:	e777      	b.n	8005a6a <_dtoa_r+0x3ca>
 8005b7a:	2502      	movs	r5, #2
 8005b7c:	e779      	b.n	8005a72 <_dtoa_r+0x3d2>
 8005b7e:	9f00      	ldr	r7, [sp, #0]
 8005b80:	9e03      	ldr	r6, [sp, #12]
 8005b82:	e794      	b.n	8005aae <_dtoa_r+0x40e>
 8005b84:	9901      	ldr	r1, [sp, #4]
 8005b86:	4b4c      	ldr	r3, [pc, #304]	; (8005cb8 <_dtoa_r+0x618>)
 8005b88:	4431      	add	r1, r6
 8005b8a:	910d      	str	r1, [sp, #52]	; 0x34
 8005b8c:	9908      	ldr	r1, [sp, #32]
 8005b8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b96:	2900      	cmp	r1, #0
 8005b98:	d043      	beq.n	8005c22 <_dtoa_r+0x582>
 8005b9a:	494d      	ldr	r1, [pc, #308]	; (8005cd0 <_dtoa_r+0x630>)
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	f7fa fe75 	bl	800088c <__aeabi_ddiv>
 8005ba2:	4652      	mov	r2, sl
 8005ba4:	465b      	mov	r3, fp
 8005ba6:	f7fa fb8f 	bl	80002c8 <__aeabi_dsub>
 8005baa:	9d01      	ldr	r5, [sp, #4]
 8005bac:	4682      	mov	sl, r0
 8005bae:	468b      	mov	fp, r1
 8005bb0:	4649      	mov	r1, r9
 8005bb2:	4640      	mov	r0, r8
 8005bb4:	f7fa fff0 	bl	8000b98 <__aeabi_d2iz>
 8005bb8:	4606      	mov	r6, r0
 8005bba:	f7fa fcd3 	bl	8000564 <__aeabi_i2d>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	4640      	mov	r0, r8
 8005bc4:	4649      	mov	r1, r9
 8005bc6:	f7fa fb7f 	bl	80002c8 <__aeabi_dsub>
 8005bca:	3630      	adds	r6, #48	; 0x30
 8005bcc:	f805 6b01 	strb.w	r6, [r5], #1
 8005bd0:	4652      	mov	r2, sl
 8005bd2:	465b      	mov	r3, fp
 8005bd4:	4680      	mov	r8, r0
 8005bd6:	4689      	mov	r9, r1
 8005bd8:	f7fa ffa0 	bl	8000b1c <__aeabi_dcmplt>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	d163      	bne.n	8005ca8 <_dtoa_r+0x608>
 8005be0:	4642      	mov	r2, r8
 8005be2:	464b      	mov	r3, r9
 8005be4:	4936      	ldr	r1, [pc, #216]	; (8005cc0 <_dtoa_r+0x620>)
 8005be6:	2000      	movs	r0, #0
 8005be8:	f7fa fb6e 	bl	80002c8 <__aeabi_dsub>
 8005bec:	4652      	mov	r2, sl
 8005bee:	465b      	mov	r3, fp
 8005bf0:	f7fa ff94 	bl	8000b1c <__aeabi_dcmplt>
 8005bf4:	2800      	cmp	r0, #0
 8005bf6:	f040 80b5 	bne.w	8005d64 <_dtoa_r+0x6c4>
 8005bfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bfc:	429d      	cmp	r5, r3
 8005bfe:	d081      	beq.n	8005b04 <_dtoa_r+0x464>
 8005c00:	4b30      	ldr	r3, [pc, #192]	; (8005cc4 <_dtoa_r+0x624>)
 8005c02:	2200      	movs	r2, #0
 8005c04:	4650      	mov	r0, sl
 8005c06:	4659      	mov	r1, fp
 8005c08:	f7fa fd16 	bl	8000638 <__aeabi_dmul>
 8005c0c:	4b2d      	ldr	r3, [pc, #180]	; (8005cc4 <_dtoa_r+0x624>)
 8005c0e:	4682      	mov	sl, r0
 8005c10:	468b      	mov	fp, r1
 8005c12:	4640      	mov	r0, r8
 8005c14:	4649      	mov	r1, r9
 8005c16:	2200      	movs	r2, #0
 8005c18:	f7fa fd0e 	bl	8000638 <__aeabi_dmul>
 8005c1c:	4680      	mov	r8, r0
 8005c1e:	4689      	mov	r9, r1
 8005c20:	e7c6      	b.n	8005bb0 <_dtoa_r+0x510>
 8005c22:	4650      	mov	r0, sl
 8005c24:	4659      	mov	r1, fp
 8005c26:	f7fa fd07 	bl	8000638 <__aeabi_dmul>
 8005c2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c2c:	9d01      	ldr	r5, [sp, #4]
 8005c2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c30:	4682      	mov	sl, r0
 8005c32:	468b      	mov	fp, r1
 8005c34:	4649      	mov	r1, r9
 8005c36:	4640      	mov	r0, r8
 8005c38:	f7fa ffae 	bl	8000b98 <__aeabi_d2iz>
 8005c3c:	4606      	mov	r6, r0
 8005c3e:	f7fa fc91 	bl	8000564 <__aeabi_i2d>
 8005c42:	3630      	adds	r6, #48	; 0x30
 8005c44:	4602      	mov	r2, r0
 8005c46:	460b      	mov	r3, r1
 8005c48:	4640      	mov	r0, r8
 8005c4a:	4649      	mov	r1, r9
 8005c4c:	f7fa fb3c 	bl	80002c8 <__aeabi_dsub>
 8005c50:	f805 6b01 	strb.w	r6, [r5], #1
 8005c54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c56:	429d      	cmp	r5, r3
 8005c58:	4680      	mov	r8, r0
 8005c5a:	4689      	mov	r9, r1
 8005c5c:	f04f 0200 	mov.w	r2, #0
 8005c60:	d124      	bne.n	8005cac <_dtoa_r+0x60c>
 8005c62:	4b1b      	ldr	r3, [pc, #108]	; (8005cd0 <_dtoa_r+0x630>)
 8005c64:	4650      	mov	r0, sl
 8005c66:	4659      	mov	r1, fp
 8005c68:	f7fa fb30 	bl	80002cc <__adddf3>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	460b      	mov	r3, r1
 8005c70:	4640      	mov	r0, r8
 8005c72:	4649      	mov	r1, r9
 8005c74:	f7fa ff70 	bl	8000b58 <__aeabi_dcmpgt>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d173      	bne.n	8005d64 <_dtoa_r+0x6c4>
 8005c7c:	4652      	mov	r2, sl
 8005c7e:	465b      	mov	r3, fp
 8005c80:	4913      	ldr	r1, [pc, #76]	; (8005cd0 <_dtoa_r+0x630>)
 8005c82:	2000      	movs	r0, #0
 8005c84:	f7fa fb20 	bl	80002c8 <__aeabi_dsub>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	4640      	mov	r0, r8
 8005c8e:	4649      	mov	r1, r9
 8005c90:	f7fa ff44 	bl	8000b1c <__aeabi_dcmplt>
 8005c94:	2800      	cmp	r0, #0
 8005c96:	f43f af35 	beq.w	8005b04 <_dtoa_r+0x464>
 8005c9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005c9c:	1e6b      	subs	r3, r5, #1
 8005c9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ca0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ca4:	2b30      	cmp	r3, #48	; 0x30
 8005ca6:	d0f8      	beq.n	8005c9a <_dtoa_r+0x5fa>
 8005ca8:	9700      	str	r7, [sp, #0]
 8005caa:	e049      	b.n	8005d40 <_dtoa_r+0x6a0>
 8005cac:	4b05      	ldr	r3, [pc, #20]	; (8005cc4 <_dtoa_r+0x624>)
 8005cae:	f7fa fcc3 	bl	8000638 <__aeabi_dmul>
 8005cb2:	4680      	mov	r8, r0
 8005cb4:	4689      	mov	r9, r1
 8005cb6:	e7bd      	b.n	8005c34 <_dtoa_r+0x594>
 8005cb8:	080078e8 	.word	0x080078e8
 8005cbc:	080078c0 	.word	0x080078c0
 8005cc0:	3ff00000 	.word	0x3ff00000
 8005cc4:	40240000 	.word	0x40240000
 8005cc8:	401c0000 	.word	0x401c0000
 8005ccc:	40140000 	.word	0x40140000
 8005cd0:	3fe00000 	.word	0x3fe00000
 8005cd4:	9d01      	ldr	r5, [sp, #4]
 8005cd6:	4656      	mov	r6, sl
 8005cd8:	465f      	mov	r7, fp
 8005cda:	4642      	mov	r2, r8
 8005cdc:	464b      	mov	r3, r9
 8005cde:	4630      	mov	r0, r6
 8005ce0:	4639      	mov	r1, r7
 8005ce2:	f7fa fdd3 	bl	800088c <__aeabi_ddiv>
 8005ce6:	f7fa ff57 	bl	8000b98 <__aeabi_d2iz>
 8005cea:	4682      	mov	sl, r0
 8005cec:	f7fa fc3a 	bl	8000564 <__aeabi_i2d>
 8005cf0:	4642      	mov	r2, r8
 8005cf2:	464b      	mov	r3, r9
 8005cf4:	f7fa fca0 	bl	8000638 <__aeabi_dmul>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	4630      	mov	r0, r6
 8005cfe:	4639      	mov	r1, r7
 8005d00:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005d04:	f7fa fae0 	bl	80002c8 <__aeabi_dsub>
 8005d08:	f805 6b01 	strb.w	r6, [r5], #1
 8005d0c:	9e01      	ldr	r6, [sp, #4]
 8005d0e:	9f03      	ldr	r7, [sp, #12]
 8005d10:	1bae      	subs	r6, r5, r6
 8005d12:	42b7      	cmp	r7, r6
 8005d14:	4602      	mov	r2, r0
 8005d16:	460b      	mov	r3, r1
 8005d18:	d135      	bne.n	8005d86 <_dtoa_r+0x6e6>
 8005d1a:	f7fa fad7 	bl	80002cc <__adddf3>
 8005d1e:	4642      	mov	r2, r8
 8005d20:	464b      	mov	r3, r9
 8005d22:	4606      	mov	r6, r0
 8005d24:	460f      	mov	r7, r1
 8005d26:	f7fa ff17 	bl	8000b58 <__aeabi_dcmpgt>
 8005d2a:	b9d0      	cbnz	r0, 8005d62 <_dtoa_r+0x6c2>
 8005d2c:	4642      	mov	r2, r8
 8005d2e:	464b      	mov	r3, r9
 8005d30:	4630      	mov	r0, r6
 8005d32:	4639      	mov	r1, r7
 8005d34:	f7fa fee8 	bl	8000b08 <__aeabi_dcmpeq>
 8005d38:	b110      	cbz	r0, 8005d40 <_dtoa_r+0x6a0>
 8005d3a:	f01a 0f01 	tst.w	sl, #1
 8005d3e:	d110      	bne.n	8005d62 <_dtoa_r+0x6c2>
 8005d40:	4620      	mov	r0, r4
 8005d42:	ee18 1a10 	vmov	r1, s16
 8005d46:	f000 fbed 	bl	8006524 <_Bfree>
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	9800      	ldr	r0, [sp, #0]
 8005d4e:	702b      	strb	r3, [r5, #0]
 8005d50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d52:	3001      	adds	r0, #1
 8005d54:	6018      	str	r0, [r3, #0]
 8005d56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f43f acf1 	beq.w	8005740 <_dtoa_r+0xa0>
 8005d5e:	601d      	str	r5, [r3, #0]
 8005d60:	e4ee      	b.n	8005740 <_dtoa_r+0xa0>
 8005d62:	9f00      	ldr	r7, [sp, #0]
 8005d64:	462b      	mov	r3, r5
 8005d66:	461d      	mov	r5, r3
 8005d68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d6c:	2a39      	cmp	r2, #57	; 0x39
 8005d6e:	d106      	bne.n	8005d7e <_dtoa_r+0x6de>
 8005d70:	9a01      	ldr	r2, [sp, #4]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d1f7      	bne.n	8005d66 <_dtoa_r+0x6c6>
 8005d76:	9901      	ldr	r1, [sp, #4]
 8005d78:	2230      	movs	r2, #48	; 0x30
 8005d7a:	3701      	adds	r7, #1
 8005d7c:	700a      	strb	r2, [r1, #0]
 8005d7e:	781a      	ldrb	r2, [r3, #0]
 8005d80:	3201      	adds	r2, #1
 8005d82:	701a      	strb	r2, [r3, #0]
 8005d84:	e790      	b.n	8005ca8 <_dtoa_r+0x608>
 8005d86:	4ba6      	ldr	r3, [pc, #664]	; (8006020 <_dtoa_r+0x980>)
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f7fa fc55 	bl	8000638 <__aeabi_dmul>
 8005d8e:	2200      	movs	r2, #0
 8005d90:	2300      	movs	r3, #0
 8005d92:	4606      	mov	r6, r0
 8005d94:	460f      	mov	r7, r1
 8005d96:	f7fa feb7 	bl	8000b08 <__aeabi_dcmpeq>
 8005d9a:	2800      	cmp	r0, #0
 8005d9c:	d09d      	beq.n	8005cda <_dtoa_r+0x63a>
 8005d9e:	e7cf      	b.n	8005d40 <_dtoa_r+0x6a0>
 8005da0:	9a08      	ldr	r2, [sp, #32]
 8005da2:	2a00      	cmp	r2, #0
 8005da4:	f000 80d7 	beq.w	8005f56 <_dtoa_r+0x8b6>
 8005da8:	9a06      	ldr	r2, [sp, #24]
 8005daa:	2a01      	cmp	r2, #1
 8005dac:	f300 80ba 	bgt.w	8005f24 <_dtoa_r+0x884>
 8005db0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005db2:	2a00      	cmp	r2, #0
 8005db4:	f000 80b2 	beq.w	8005f1c <_dtoa_r+0x87c>
 8005db8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005dbc:	9e07      	ldr	r6, [sp, #28]
 8005dbe:	9d04      	ldr	r5, [sp, #16]
 8005dc0:	9a04      	ldr	r2, [sp, #16]
 8005dc2:	441a      	add	r2, r3
 8005dc4:	9204      	str	r2, [sp, #16]
 8005dc6:	9a05      	ldr	r2, [sp, #20]
 8005dc8:	2101      	movs	r1, #1
 8005dca:	441a      	add	r2, r3
 8005dcc:	4620      	mov	r0, r4
 8005dce:	9205      	str	r2, [sp, #20]
 8005dd0:	f000 fc60 	bl	8006694 <__i2b>
 8005dd4:	4607      	mov	r7, r0
 8005dd6:	2d00      	cmp	r5, #0
 8005dd8:	dd0c      	ble.n	8005df4 <_dtoa_r+0x754>
 8005dda:	9b05      	ldr	r3, [sp, #20]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	dd09      	ble.n	8005df4 <_dtoa_r+0x754>
 8005de0:	42ab      	cmp	r3, r5
 8005de2:	9a04      	ldr	r2, [sp, #16]
 8005de4:	bfa8      	it	ge
 8005de6:	462b      	movge	r3, r5
 8005de8:	1ad2      	subs	r2, r2, r3
 8005dea:	9204      	str	r2, [sp, #16]
 8005dec:	9a05      	ldr	r2, [sp, #20]
 8005dee:	1aed      	subs	r5, r5, r3
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	9305      	str	r3, [sp, #20]
 8005df4:	9b07      	ldr	r3, [sp, #28]
 8005df6:	b31b      	cbz	r3, 8005e40 <_dtoa_r+0x7a0>
 8005df8:	9b08      	ldr	r3, [sp, #32]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 80af 	beq.w	8005f5e <_dtoa_r+0x8be>
 8005e00:	2e00      	cmp	r6, #0
 8005e02:	dd13      	ble.n	8005e2c <_dtoa_r+0x78c>
 8005e04:	4639      	mov	r1, r7
 8005e06:	4632      	mov	r2, r6
 8005e08:	4620      	mov	r0, r4
 8005e0a:	f000 fd03 	bl	8006814 <__pow5mult>
 8005e0e:	ee18 2a10 	vmov	r2, s16
 8005e12:	4601      	mov	r1, r0
 8005e14:	4607      	mov	r7, r0
 8005e16:	4620      	mov	r0, r4
 8005e18:	f000 fc52 	bl	80066c0 <__multiply>
 8005e1c:	ee18 1a10 	vmov	r1, s16
 8005e20:	4680      	mov	r8, r0
 8005e22:	4620      	mov	r0, r4
 8005e24:	f000 fb7e 	bl	8006524 <_Bfree>
 8005e28:	ee08 8a10 	vmov	s16, r8
 8005e2c:	9b07      	ldr	r3, [sp, #28]
 8005e2e:	1b9a      	subs	r2, r3, r6
 8005e30:	d006      	beq.n	8005e40 <_dtoa_r+0x7a0>
 8005e32:	ee18 1a10 	vmov	r1, s16
 8005e36:	4620      	mov	r0, r4
 8005e38:	f000 fcec 	bl	8006814 <__pow5mult>
 8005e3c:	ee08 0a10 	vmov	s16, r0
 8005e40:	2101      	movs	r1, #1
 8005e42:	4620      	mov	r0, r4
 8005e44:	f000 fc26 	bl	8006694 <__i2b>
 8005e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	4606      	mov	r6, r0
 8005e4e:	f340 8088 	ble.w	8005f62 <_dtoa_r+0x8c2>
 8005e52:	461a      	mov	r2, r3
 8005e54:	4601      	mov	r1, r0
 8005e56:	4620      	mov	r0, r4
 8005e58:	f000 fcdc 	bl	8006814 <__pow5mult>
 8005e5c:	9b06      	ldr	r3, [sp, #24]
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	4606      	mov	r6, r0
 8005e62:	f340 8081 	ble.w	8005f68 <_dtoa_r+0x8c8>
 8005e66:	f04f 0800 	mov.w	r8, #0
 8005e6a:	6933      	ldr	r3, [r6, #16]
 8005e6c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005e70:	6918      	ldr	r0, [r3, #16]
 8005e72:	f000 fbbf 	bl	80065f4 <__hi0bits>
 8005e76:	f1c0 0020 	rsb	r0, r0, #32
 8005e7a:	9b05      	ldr	r3, [sp, #20]
 8005e7c:	4418      	add	r0, r3
 8005e7e:	f010 001f 	ands.w	r0, r0, #31
 8005e82:	f000 8092 	beq.w	8005faa <_dtoa_r+0x90a>
 8005e86:	f1c0 0320 	rsb	r3, r0, #32
 8005e8a:	2b04      	cmp	r3, #4
 8005e8c:	f340 808a 	ble.w	8005fa4 <_dtoa_r+0x904>
 8005e90:	f1c0 001c 	rsb	r0, r0, #28
 8005e94:	9b04      	ldr	r3, [sp, #16]
 8005e96:	4403      	add	r3, r0
 8005e98:	9304      	str	r3, [sp, #16]
 8005e9a:	9b05      	ldr	r3, [sp, #20]
 8005e9c:	4403      	add	r3, r0
 8005e9e:	4405      	add	r5, r0
 8005ea0:	9305      	str	r3, [sp, #20]
 8005ea2:	9b04      	ldr	r3, [sp, #16]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	dd07      	ble.n	8005eb8 <_dtoa_r+0x818>
 8005ea8:	ee18 1a10 	vmov	r1, s16
 8005eac:	461a      	mov	r2, r3
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f000 fd0a 	bl	80068c8 <__lshift>
 8005eb4:	ee08 0a10 	vmov	s16, r0
 8005eb8:	9b05      	ldr	r3, [sp, #20]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	dd05      	ble.n	8005eca <_dtoa_r+0x82a>
 8005ebe:	4631      	mov	r1, r6
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	f000 fd00 	bl	80068c8 <__lshift>
 8005ec8:	4606      	mov	r6, r0
 8005eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d06e      	beq.n	8005fae <_dtoa_r+0x90e>
 8005ed0:	ee18 0a10 	vmov	r0, s16
 8005ed4:	4631      	mov	r1, r6
 8005ed6:	f000 fd67 	bl	80069a8 <__mcmp>
 8005eda:	2800      	cmp	r0, #0
 8005edc:	da67      	bge.n	8005fae <_dtoa_r+0x90e>
 8005ede:	9b00      	ldr	r3, [sp, #0]
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	ee18 1a10 	vmov	r1, s16
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	220a      	movs	r2, #10
 8005eea:	2300      	movs	r3, #0
 8005eec:	4620      	mov	r0, r4
 8005eee:	f000 fb3b 	bl	8006568 <__multadd>
 8005ef2:	9b08      	ldr	r3, [sp, #32]
 8005ef4:	ee08 0a10 	vmov	s16, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f000 81b1 	beq.w	8006260 <_dtoa_r+0xbc0>
 8005efe:	2300      	movs	r3, #0
 8005f00:	4639      	mov	r1, r7
 8005f02:	220a      	movs	r2, #10
 8005f04:	4620      	mov	r0, r4
 8005f06:	f000 fb2f 	bl	8006568 <__multadd>
 8005f0a:	9b02      	ldr	r3, [sp, #8]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	4607      	mov	r7, r0
 8005f10:	f300 808e 	bgt.w	8006030 <_dtoa_r+0x990>
 8005f14:	9b06      	ldr	r3, [sp, #24]
 8005f16:	2b02      	cmp	r3, #2
 8005f18:	dc51      	bgt.n	8005fbe <_dtoa_r+0x91e>
 8005f1a:	e089      	b.n	8006030 <_dtoa_r+0x990>
 8005f1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005f22:	e74b      	b.n	8005dbc <_dtoa_r+0x71c>
 8005f24:	9b03      	ldr	r3, [sp, #12]
 8005f26:	1e5e      	subs	r6, r3, #1
 8005f28:	9b07      	ldr	r3, [sp, #28]
 8005f2a:	42b3      	cmp	r3, r6
 8005f2c:	bfbf      	itttt	lt
 8005f2e:	9b07      	ldrlt	r3, [sp, #28]
 8005f30:	9607      	strlt	r6, [sp, #28]
 8005f32:	1af2      	sublt	r2, r6, r3
 8005f34:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005f36:	bfb6      	itet	lt
 8005f38:	189b      	addlt	r3, r3, r2
 8005f3a:	1b9e      	subge	r6, r3, r6
 8005f3c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005f3e:	9b03      	ldr	r3, [sp, #12]
 8005f40:	bfb8      	it	lt
 8005f42:	2600      	movlt	r6, #0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	bfb7      	itett	lt
 8005f48:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005f4c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005f50:	1a9d      	sublt	r5, r3, r2
 8005f52:	2300      	movlt	r3, #0
 8005f54:	e734      	b.n	8005dc0 <_dtoa_r+0x720>
 8005f56:	9e07      	ldr	r6, [sp, #28]
 8005f58:	9d04      	ldr	r5, [sp, #16]
 8005f5a:	9f08      	ldr	r7, [sp, #32]
 8005f5c:	e73b      	b.n	8005dd6 <_dtoa_r+0x736>
 8005f5e:	9a07      	ldr	r2, [sp, #28]
 8005f60:	e767      	b.n	8005e32 <_dtoa_r+0x792>
 8005f62:	9b06      	ldr	r3, [sp, #24]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	dc18      	bgt.n	8005f9a <_dtoa_r+0x8fa>
 8005f68:	f1ba 0f00 	cmp.w	sl, #0
 8005f6c:	d115      	bne.n	8005f9a <_dtoa_r+0x8fa>
 8005f6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f72:	b993      	cbnz	r3, 8005f9a <_dtoa_r+0x8fa>
 8005f74:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005f78:	0d1b      	lsrs	r3, r3, #20
 8005f7a:	051b      	lsls	r3, r3, #20
 8005f7c:	b183      	cbz	r3, 8005fa0 <_dtoa_r+0x900>
 8005f7e:	9b04      	ldr	r3, [sp, #16]
 8005f80:	3301      	adds	r3, #1
 8005f82:	9304      	str	r3, [sp, #16]
 8005f84:	9b05      	ldr	r3, [sp, #20]
 8005f86:	3301      	adds	r3, #1
 8005f88:	9305      	str	r3, [sp, #20]
 8005f8a:	f04f 0801 	mov.w	r8, #1
 8005f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	f47f af6a 	bne.w	8005e6a <_dtoa_r+0x7ca>
 8005f96:	2001      	movs	r0, #1
 8005f98:	e76f      	b.n	8005e7a <_dtoa_r+0x7da>
 8005f9a:	f04f 0800 	mov.w	r8, #0
 8005f9e:	e7f6      	b.n	8005f8e <_dtoa_r+0x8ee>
 8005fa0:	4698      	mov	r8, r3
 8005fa2:	e7f4      	b.n	8005f8e <_dtoa_r+0x8ee>
 8005fa4:	f43f af7d 	beq.w	8005ea2 <_dtoa_r+0x802>
 8005fa8:	4618      	mov	r0, r3
 8005faa:	301c      	adds	r0, #28
 8005fac:	e772      	b.n	8005e94 <_dtoa_r+0x7f4>
 8005fae:	9b03      	ldr	r3, [sp, #12]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	dc37      	bgt.n	8006024 <_dtoa_r+0x984>
 8005fb4:	9b06      	ldr	r3, [sp, #24]
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	dd34      	ble.n	8006024 <_dtoa_r+0x984>
 8005fba:	9b03      	ldr	r3, [sp, #12]
 8005fbc:	9302      	str	r3, [sp, #8]
 8005fbe:	9b02      	ldr	r3, [sp, #8]
 8005fc0:	b96b      	cbnz	r3, 8005fde <_dtoa_r+0x93e>
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	2205      	movs	r2, #5
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	f000 face 	bl	8006568 <__multadd>
 8005fcc:	4601      	mov	r1, r0
 8005fce:	4606      	mov	r6, r0
 8005fd0:	ee18 0a10 	vmov	r0, s16
 8005fd4:	f000 fce8 	bl	80069a8 <__mcmp>
 8005fd8:	2800      	cmp	r0, #0
 8005fda:	f73f adbb 	bgt.w	8005b54 <_dtoa_r+0x4b4>
 8005fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fe0:	9d01      	ldr	r5, [sp, #4]
 8005fe2:	43db      	mvns	r3, r3
 8005fe4:	9300      	str	r3, [sp, #0]
 8005fe6:	f04f 0800 	mov.w	r8, #0
 8005fea:	4631      	mov	r1, r6
 8005fec:	4620      	mov	r0, r4
 8005fee:	f000 fa99 	bl	8006524 <_Bfree>
 8005ff2:	2f00      	cmp	r7, #0
 8005ff4:	f43f aea4 	beq.w	8005d40 <_dtoa_r+0x6a0>
 8005ff8:	f1b8 0f00 	cmp.w	r8, #0
 8005ffc:	d005      	beq.n	800600a <_dtoa_r+0x96a>
 8005ffe:	45b8      	cmp	r8, r7
 8006000:	d003      	beq.n	800600a <_dtoa_r+0x96a>
 8006002:	4641      	mov	r1, r8
 8006004:	4620      	mov	r0, r4
 8006006:	f000 fa8d 	bl	8006524 <_Bfree>
 800600a:	4639      	mov	r1, r7
 800600c:	4620      	mov	r0, r4
 800600e:	f000 fa89 	bl	8006524 <_Bfree>
 8006012:	e695      	b.n	8005d40 <_dtoa_r+0x6a0>
 8006014:	2600      	movs	r6, #0
 8006016:	4637      	mov	r7, r6
 8006018:	e7e1      	b.n	8005fde <_dtoa_r+0x93e>
 800601a:	9700      	str	r7, [sp, #0]
 800601c:	4637      	mov	r7, r6
 800601e:	e599      	b.n	8005b54 <_dtoa_r+0x4b4>
 8006020:	40240000 	.word	0x40240000
 8006024:	9b08      	ldr	r3, [sp, #32]
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 80ca 	beq.w	80061c0 <_dtoa_r+0xb20>
 800602c:	9b03      	ldr	r3, [sp, #12]
 800602e:	9302      	str	r3, [sp, #8]
 8006030:	2d00      	cmp	r5, #0
 8006032:	dd05      	ble.n	8006040 <_dtoa_r+0x9a0>
 8006034:	4639      	mov	r1, r7
 8006036:	462a      	mov	r2, r5
 8006038:	4620      	mov	r0, r4
 800603a:	f000 fc45 	bl	80068c8 <__lshift>
 800603e:	4607      	mov	r7, r0
 8006040:	f1b8 0f00 	cmp.w	r8, #0
 8006044:	d05b      	beq.n	80060fe <_dtoa_r+0xa5e>
 8006046:	6879      	ldr	r1, [r7, #4]
 8006048:	4620      	mov	r0, r4
 800604a:	f000 fa2b 	bl	80064a4 <_Balloc>
 800604e:	4605      	mov	r5, r0
 8006050:	b928      	cbnz	r0, 800605e <_dtoa_r+0x9be>
 8006052:	4b87      	ldr	r3, [pc, #540]	; (8006270 <_dtoa_r+0xbd0>)
 8006054:	4602      	mov	r2, r0
 8006056:	f240 21ea 	movw	r1, #746	; 0x2ea
 800605a:	f7ff bb3b 	b.w	80056d4 <_dtoa_r+0x34>
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	3202      	adds	r2, #2
 8006062:	0092      	lsls	r2, r2, #2
 8006064:	f107 010c 	add.w	r1, r7, #12
 8006068:	300c      	adds	r0, #12
 800606a:	f000 fa0d 	bl	8006488 <memcpy>
 800606e:	2201      	movs	r2, #1
 8006070:	4629      	mov	r1, r5
 8006072:	4620      	mov	r0, r4
 8006074:	f000 fc28 	bl	80068c8 <__lshift>
 8006078:	9b01      	ldr	r3, [sp, #4]
 800607a:	f103 0901 	add.w	r9, r3, #1
 800607e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006082:	4413      	add	r3, r2
 8006084:	9305      	str	r3, [sp, #20]
 8006086:	f00a 0301 	and.w	r3, sl, #1
 800608a:	46b8      	mov	r8, r7
 800608c:	9304      	str	r3, [sp, #16]
 800608e:	4607      	mov	r7, r0
 8006090:	4631      	mov	r1, r6
 8006092:	ee18 0a10 	vmov	r0, s16
 8006096:	f7ff fa75 	bl	8005584 <quorem>
 800609a:	4641      	mov	r1, r8
 800609c:	9002      	str	r0, [sp, #8]
 800609e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80060a2:	ee18 0a10 	vmov	r0, s16
 80060a6:	f000 fc7f 	bl	80069a8 <__mcmp>
 80060aa:	463a      	mov	r2, r7
 80060ac:	9003      	str	r0, [sp, #12]
 80060ae:	4631      	mov	r1, r6
 80060b0:	4620      	mov	r0, r4
 80060b2:	f000 fc95 	bl	80069e0 <__mdiff>
 80060b6:	68c2      	ldr	r2, [r0, #12]
 80060b8:	f109 3bff 	add.w	fp, r9, #4294967295
 80060bc:	4605      	mov	r5, r0
 80060be:	bb02      	cbnz	r2, 8006102 <_dtoa_r+0xa62>
 80060c0:	4601      	mov	r1, r0
 80060c2:	ee18 0a10 	vmov	r0, s16
 80060c6:	f000 fc6f 	bl	80069a8 <__mcmp>
 80060ca:	4602      	mov	r2, r0
 80060cc:	4629      	mov	r1, r5
 80060ce:	4620      	mov	r0, r4
 80060d0:	9207      	str	r2, [sp, #28]
 80060d2:	f000 fa27 	bl	8006524 <_Bfree>
 80060d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80060da:	ea43 0102 	orr.w	r1, r3, r2
 80060de:	9b04      	ldr	r3, [sp, #16]
 80060e0:	430b      	orrs	r3, r1
 80060e2:	464d      	mov	r5, r9
 80060e4:	d10f      	bne.n	8006106 <_dtoa_r+0xa66>
 80060e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80060ea:	d02a      	beq.n	8006142 <_dtoa_r+0xaa2>
 80060ec:	9b03      	ldr	r3, [sp, #12]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	dd02      	ble.n	80060f8 <_dtoa_r+0xa58>
 80060f2:	9b02      	ldr	r3, [sp, #8]
 80060f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80060f8:	f88b a000 	strb.w	sl, [fp]
 80060fc:	e775      	b.n	8005fea <_dtoa_r+0x94a>
 80060fe:	4638      	mov	r0, r7
 8006100:	e7ba      	b.n	8006078 <_dtoa_r+0x9d8>
 8006102:	2201      	movs	r2, #1
 8006104:	e7e2      	b.n	80060cc <_dtoa_r+0xa2c>
 8006106:	9b03      	ldr	r3, [sp, #12]
 8006108:	2b00      	cmp	r3, #0
 800610a:	db04      	blt.n	8006116 <_dtoa_r+0xa76>
 800610c:	9906      	ldr	r1, [sp, #24]
 800610e:	430b      	orrs	r3, r1
 8006110:	9904      	ldr	r1, [sp, #16]
 8006112:	430b      	orrs	r3, r1
 8006114:	d122      	bne.n	800615c <_dtoa_r+0xabc>
 8006116:	2a00      	cmp	r2, #0
 8006118:	ddee      	ble.n	80060f8 <_dtoa_r+0xa58>
 800611a:	ee18 1a10 	vmov	r1, s16
 800611e:	2201      	movs	r2, #1
 8006120:	4620      	mov	r0, r4
 8006122:	f000 fbd1 	bl	80068c8 <__lshift>
 8006126:	4631      	mov	r1, r6
 8006128:	ee08 0a10 	vmov	s16, r0
 800612c:	f000 fc3c 	bl	80069a8 <__mcmp>
 8006130:	2800      	cmp	r0, #0
 8006132:	dc03      	bgt.n	800613c <_dtoa_r+0xa9c>
 8006134:	d1e0      	bne.n	80060f8 <_dtoa_r+0xa58>
 8006136:	f01a 0f01 	tst.w	sl, #1
 800613a:	d0dd      	beq.n	80060f8 <_dtoa_r+0xa58>
 800613c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006140:	d1d7      	bne.n	80060f2 <_dtoa_r+0xa52>
 8006142:	2339      	movs	r3, #57	; 0x39
 8006144:	f88b 3000 	strb.w	r3, [fp]
 8006148:	462b      	mov	r3, r5
 800614a:	461d      	mov	r5, r3
 800614c:	3b01      	subs	r3, #1
 800614e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006152:	2a39      	cmp	r2, #57	; 0x39
 8006154:	d071      	beq.n	800623a <_dtoa_r+0xb9a>
 8006156:	3201      	adds	r2, #1
 8006158:	701a      	strb	r2, [r3, #0]
 800615a:	e746      	b.n	8005fea <_dtoa_r+0x94a>
 800615c:	2a00      	cmp	r2, #0
 800615e:	dd07      	ble.n	8006170 <_dtoa_r+0xad0>
 8006160:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006164:	d0ed      	beq.n	8006142 <_dtoa_r+0xaa2>
 8006166:	f10a 0301 	add.w	r3, sl, #1
 800616a:	f88b 3000 	strb.w	r3, [fp]
 800616e:	e73c      	b.n	8005fea <_dtoa_r+0x94a>
 8006170:	9b05      	ldr	r3, [sp, #20]
 8006172:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006176:	4599      	cmp	r9, r3
 8006178:	d047      	beq.n	800620a <_dtoa_r+0xb6a>
 800617a:	ee18 1a10 	vmov	r1, s16
 800617e:	2300      	movs	r3, #0
 8006180:	220a      	movs	r2, #10
 8006182:	4620      	mov	r0, r4
 8006184:	f000 f9f0 	bl	8006568 <__multadd>
 8006188:	45b8      	cmp	r8, r7
 800618a:	ee08 0a10 	vmov	s16, r0
 800618e:	f04f 0300 	mov.w	r3, #0
 8006192:	f04f 020a 	mov.w	r2, #10
 8006196:	4641      	mov	r1, r8
 8006198:	4620      	mov	r0, r4
 800619a:	d106      	bne.n	80061aa <_dtoa_r+0xb0a>
 800619c:	f000 f9e4 	bl	8006568 <__multadd>
 80061a0:	4680      	mov	r8, r0
 80061a2:	4607      	mov	r7, r0
 80061a4:	f109 0901 	add.w	r9, r9, #1
 80061a8:	e772      	b.n	8006090 <_dtoa_r+0x9f0>
 80061aa:	f000 f9dd 	bl	8006568 <__multadd>
 80061ae:	4639      	mov	r1, r7
 80061b0:	4680      	mov	r8, r0
 80061b2:	2300      	movs	r3, #0
 80061b4:	220a      	movs	r2, #10
 80061b6:	4620      	mov	r0, r4
 80061b8:	f000 f9d6 	bl	8006568 <__multadd>
 80061bc:	4607      	mov	r7, r0
 80061be:	e7f1      	b.n	80061a4 <_dtoa_r+0xb04>
 80061c0:	9b03      	ldr	r3, [sp, #12]
 80061c2:	9302      	str	r3, [sp, #8]
 80061c4:	9d01      	ldr	r5, [sp, #4]
 80061c6:	ee18 0a10 	vmov	r0, s16
 80061ca:	4631      	mov	r1, r6
 80061cc:	f7ff f9da 	bl	8005584 <quorem>
 80061d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80061d4:	9b01      	ldr	r3, [sp, #4]
 80061d6:	f805 ab01 	strb.w	sl, [r5], #1
 80061da:	1aea      	subs	r2, r5, r3
 80061dc:	9b02      	ldr	r3, [sp, #8]
 80061de:	4293      	cmp	r3, r2
 80061e0:	dd09      	ble.n	80061f6 <_dtoa_r+0xb56>
 80061e2:	ee18 1a10 	vmov	r1, s16
 80061e6:	2300      	movs	r3, #0
 80061e8:	220a      	movs	r2, #10
 80061ea:	4620      	mov	r0, r4
 80061ec:	f000 f9bc 	bl	8006568 <__multadd>
 80061f0:	ee08 0a10 	vmov	s16, r0
 80061f4:	e7e7      	b.n	80061c6 <_dtoa_r+0xb26>
 80061f6:	9b02      	ldr	r3, [sp, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	bfc8      	it	gt
 80061fc:	461d      	movgt	r5, r3
 80061fe:	9b01      	ldr	r3, [sp, #4]
 8006200:	bfd8      	it	le
 8006202:	2501      	movle	r5, #1
 8006204:	441d      	add	r5, r3
 8006206:	f04f 0800 	mov.w	r8, #0
 800620a:	ee18 1a10 	vmov	r1, s16
 800620e:	2201      	movs	r2, #1
 8006210:	4620      	mov	r0, r4
 8006212:	f000 fb59 	bl	80068c8 <__lshift>
 8006216:	4631      	mov	r1, r6
 8006218:	ee08 0a10 	vmov	s16, r0
 800621c:	f000 fbc4 	bl	80069a8 <__mcmp>
 8006220:	2800      	cmp	r0, #0
 8006222:	dc91      	bgt.n	8006148 <_dtoa_r+0xaa8>
 8006224:	d102      	bne.n	800622c <_dtoa_r+0xb8c>
 8006226:	f01a 0f01 	tst.w	sl, #1
 800622a:	d18d      	bne.n	8006148 <_dtoa_r+0xaa8>
 800622c:	462b      	mov	r3, r5
 800622e:	461d      	mov	r5, r3
 8006230:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006234:	2a30      	cmp	r2, #48	; 0x30
 8006236:	d0fa      	beq.n	800622e <_dtoa_r+0xb8e>
 8006238:	e6d7      	b.n	8005fea <_dtoa_r+0x94a>
 800623a:	9a01      	ldr	r2, [sp, #4]
 800623c:	429a      	cmp	r2, r3
 800623e:	d184      	bne.n	800614a <_dtoa_r+0xaaa>
 8006240:	9b00      	ldr	r3, [sp, #0]
 8006242:	3301      	adds	r3, #1
 8006244:	9300      	str	r3, [sp, #0]
 8006246:	2331      	movs	r3, #49	; 0x31
 8006248:	7013      	strb	r3, [r2, #0]
 800624a:	e6ce      	b.n	8005fea <_dtoa_r+0x94a>
 800624c:	4b09      	ldr	r3, [pc, #36]	; (8006274 <_dtoa_r+0xbd4>)
 800624e:	f7ff ba95 	b.w	800577c <_dtoa_r+0xdc>
 8006252:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006254:	2b00      	cmp	r3, #0
 8006256:	f47f aa6e 	bne.w	8005736 <_dtoa_r+0x96>
 800625a:	4b07      	ldr	r3, [pc, #28]	; (8006278 <_dtoa_r+0xbd8>)
 800625c:	f7ff ba8e 	b.w	800577c <_dtoa_r+0xdc>
 8006260:	9b02      	ldr	r3, [sp, #8]
 8006262:	2b00      	cmp	r3, #0
 8006264:	dcae      	bgt.n	80061c4 <_dtoa_r+0xb24>
 8006266:	9b06      	ldr	r3, [sp, #24]
 8006268:	2b02      	cmp	r3, #2
 800626a:	f73f aea8 	bgt.w	8005fbe <_dtoa_r+0x91e>
 800626e:	e7a9      	b.n	80061c4 <_dtoa_r+0xb24>
 8006270:	080077ef 	.word	0x080077ef
 8006274:	0800774c 	.word	0x0800774c
 8006278:	08007770 	.word	0x08007770

0800627c <std>:
 800627c:	2300      	movs	r3, #0
 800627e:	b510      	push	{r4, lr}
 8006280:	4604      	mov	r4, r0
 8006282:	e9c0 3300 	strd	r3, r3, [r0]
 8006286:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800628a:	6083      	str	r3, [r0, #8]
 800628c:	8181      	strh	r1, [r0, #12]
 800628e:	6643      	str	r3, [r0, #100]	; 0x64
 8006290:	81c2      	strh	r2, [r0, #14]
 8006292:	6183      	str	r3, [r0, #24]
 8006294:	4619      	mov	r1, r3
 8006296:	2208      	movs	r2, #8
 8006298:	305c      	adds	r0, #92	; 0x5c
 800629a:	f7fe fce9 	bl	8004c70 <memset>
 800629e:	4b05      	ldr	r3, [pc, #20]	; (80062b4 <std+0x38>)
 80062a0:	6263      	str	r3, [r4, #36]	; 0x24
 80062a2:	4b05      	ldr	r3, [pc, #20]	; (80062b8 <std+0x3c>)
 80062a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80062a6:	4b05      	ldr	r3, [pc, #20]	; (80062bc <std+0x40>)
 80062a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80062aa:	4b05      	ldr	r3, [pc, #20]	; (80062c0 <std+0x44>)
 80062ac:	6224      	str	r4, [r4, #32]
 80062ae:	6323      	str	r3, [r4, #48]	; 0x30
 80062b0:	bd10      	pop	{r4, pc}
 80062b2:	bf00      	nop
 80062b4:	0800706d 	.word	0x0800706d
 80062b8:	0800708f 	.word	0x0800708f
 80062bc:	080070c7 	.word	0x080070c7
 80062c0:	080070eb 	.word	0x080070eb

080062c4 <_cleanup_r>:
 80062c4:	4901      	ldr	r1, [pc, #4]	; (80062cc <_cleanup_r+0x8>)
 80062c6:	f000 b8af 	b.w	8006428 <_fwalk_reent>
 80062ca:	bf00      	nop
 80062cc:	08007401 	.word	0x08007401

080062d0 <__sfmoreglue>:
 80062d0:	b570      	push	{r4, r5, r6, lr}
 80062d2:	2268      	movs	r2, #104	; 0x68
 80062d4:	1e4d      	subs	r5, r1, #1
 80062d6:	4355      	muls	r5, r2
 80062d8:	460e      	mov	r6, r1
 80062da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80062de:	f000 fce7 	bl	8006cb0 <_malloc_r>
 80062e2:	4604      	mov	r4, r0
 80062e4:	b140      	cbz	r0, 80062f8 <__sfmoreglue+0x28>
 80062e6:	2100      	movs	r1, #0
 80062e8:	e9c0 1600 	strd	r1, r6, [r0]
 80062ec:	300c      	adds	r0, #12
 80062ee:	60a0      	str	r0, [r4, #8]
 80062f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80062f4:	f7fe fcbc 	bl	8004c70 <memset>
 80062f8:	4620      	mov	r0, r4
 80062fa:	bd70      	pop	{r4, r5, r6, pc}

080062fc <__sfp_lock_acquire>:
 80062fc:	4801      	ldr	r0, [pc, #4]	; (8006304 <__sfp_lock_acquire+0x8>)
 80062fe:	f000 b8b8 	b.w	8006472 <__retarget_lock_acquire_recursive>
 8006302:	bf00      	nop
 8006304:	200002ed 	.word	0x200002ed

08006308 <__sfp_lock_release>:
 8006308:	4801      	ldr	r0, [pc, #4]	; (8006310 <__sfp_lock_release+0x8>)
 800630a:	f000 b8b3 	b.w	8006474 <__retarget_lock_release_recursive>
 800630e:	bf00      	nop
 8006310:	200002ed 	.word	0x200002ed

08006314 <__sinit_lock_acquire>:
 8006314:	4801      	ldr	r0, [pc, #4]	; (800631c <__sinit_lock_acquire+0x8>)
 8006316:	f000 b8ac 	b.w	8006472 <__retarget_lock_acquire_recursive>
 800631a:	bf00      	nop
 800631c:	200002ee 	.word	0x200002ee

08006320 <__sinit_lock_release>:
 8006320:	4801      	ldr	r0, [pc, #4]	; (8006328 <__sinit_lock_release+0x8>)
 8006322:	f000 b8a7 	b.w	8006474 <__retarget_lock_release_recursive>
 8006326:	bf00      	nop
 8006328:	200002ee 	.word	0x200002ee

0800632c <__sinit>:
 800632c:	b510      	push	{r4, lr}
 800632e:	4604      	mov	r4, r0
 8006330:	f7ff fff0 	bl	8006314 <__sinit_lock_acquire>
 8006334:	69a3      	ldr	r3, [r4, #24]
 8006336:	b11b      	cbz	r3, 8006340 <__sinit+0x14>
 8006338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800633c:	f7ff bff0 	b.w	8006320 <__sinit_lock_release>
 8006340:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006344:	6523      	str	r3, [r4, #80]	; 0x50
 8006346:	4b13      	ldr	r3, [pc, #76]	; (8006394 <__sinit+0x68>)
 8006348:	4a13      	ldr	r2, [pc, #76]	; (8006398 <__sinit+0x6c>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	62a2      	str	r2, [r4, #40]	; 0x28
 800634e:	42a3      	cmp	r3, r4
 8006350:	bf04      	itt	eq
 8006352:	2301      	moveq	r3, #1
 8006354:	61a3      	streq	r3, [r4, #24]
 8006356:	4620      	mov	r0, r4
 8006358:	f000 f820 	bl	800639c <__sfp>
 800635c:	6060      	str	r0, [r4, #4]
 800635e:	4620      	mov	r0, r4
 8006360:	f000 f81c 	bl	800639c <__sfp>
 8006364:	60a0      	str	r0, [r4, #8]
 8006366:	4620      	mov	r0, r4
 8006368:	f000 f818 	bl	800639c <__sfp>
 800636c:	2200      	movs	r2, #0
 800636e:	60e0      	str	r0, [r4, #12]
 8006370:	2104      	movs	r1, #4
 8006372:	6860      	ldr	r0, [r4, #4]
 8006374:	f7ff ff82 	bl	800627c <std>
 8006378:	68a0      	ldr	r0, [r4, #8]
 800637a:	2201      	movs	r2, #1
 800637c:	2109      	movs	r1, #9
 800637e:	f7ff ff7d 	bl	800627c <std>
 8006382:	68e0      	ldr	r0, [r4, #12]
 8006384:	2202      	movs	r2, #2
 8006386:	2112      	movs	r1, #18
 8006388:	f7ff ff78 	bl	800627c <std>
 800638c:	2301      	movs	r3, #1
 800638e:	61a3      	str	r3, [r4, #24]
 8006390:	e7d2      	b.n	8006338 <__sinit+0xc>
 8006392:	bf00      	nop
 8006394:	08007738 	.word	0x08007738
 8006398:	080062c5 	.word	0x080062c5

0800639c <__sfp>:
 800639c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800639e:	4607      	mov	r7, r0
 80063a0:	f7ff ffac 	bl	80062fc <__sfp_lock_acquire>
 80063a4:	4b1e      	ldr	r3, [pc, #120]	; (8006420 <__sfp+0x84>)
 80063a6:	681e      	ldr	r6, [r3, #0]
 80063a8:	69b3      	ldr	r3, [r6, #24]
 80063aa:	b913      	cbnz	r3, 80063b2 <__sfp+0x16>
 80063ac:	4630      	mov	r0, r6
 80063ae:	f7ff ffbd 	bl	800632c <__sinit>
 80063b2:	3648      	adds	r6, #72	; 0x48
 80063b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80063b8:	3b01      	subs	r3, #1
 80063ba:	d503      	bpl.n	80063c4 <__sfp+0x28>
 80063bc:	6833      	ldr	r3, [r6, #0]
 80063be:	b30b      	cbz	r3, 8006404 <__sfp+0x68>
 80063c0:	6836      	ldr	r6, [r6, #0]
 80063c2:	e7f7      	b.n	80063b4 <__sfp+0x18>
 80063c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80063c8:	b9d5      	cbnz	r5, 8006400 <__sfp+0x64>
 80063ca:	4b16      	ldr	r3, [pc, #88]	; (8006424 <__sfp+0x88>)
 80063cc:	60e3      	str	r3, [r4, #12]
 80063ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80063d2:	6665      	str	r5, [r4, #100]	; 0x64
 80063d4:	f000 f84c 	bl	8006470 <__retarget_lock_init_recursive>
 80063d8:	f7ff ff96 	bl	8006308 <__sfp_lock_release>
 80063dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80063e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80063e4:	6025      	str	r5, [r4, #0]
 80063e6:	61a5      	str	r5, [r4, #24]
 80063e8:	2208      	movs	r2, #8
 80063ea:	4629      	mov	r1, r5
 80063ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80063f0:	f7fe fc3e 	bl	8004c70 <memset>
 80063f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80063f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80063fc:	4620      	mov	r0, r4
 80063fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006400:	3468      	adds	r4, #104	; 0x68
 8006402:	e7d9      	b.n	80063b8 <__sfp+0x1c>
 8006404:	2104      	movs	r1, #4
 8006406:	4638      	mov	r0, r7
 8006408:	f7ff ff62 	bl	80062d0 <__sfmoreglue>
 800640c:	4604      	mov	r4, r0
 800640e:	6030      	str	r0, [r6, #0]
 8006410:	2800      	cmp	r0, #0
 8006412:	d1d5      	bne.n	80063c0 <__sfp+0x24>
 8006414:	f7ff ff78 	bl	8006308 <__sfp_lock_release>
 8006418:	230c      	movs	r3, #12
 800641a:	603b      	str	r3, [r7, #0]
 800641c:	e7ee      	b.n	80063fc <__sfp+0x60>
 800641e:	bf00      	nop
 8006420:	08007738 	.word	0x08007738
 8006424:	ffff0001 	.word	0xffff0001

08006428 <_fwalk_reent>:
 8006428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800642c:	4606      	mov	r6, r0
 800642e:	4688      	mov	r8, r1
 8006430:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006434:	2700      	movs	r7, #0
 8006436:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800643a:	f1b9 0901 	subs.w	r9, r9, #1
 800643e:	d505      	bpl.n	800644c <_fwalk_reent+0x24>
 8006440:	6824      	ldr	r4, [r4, #0]
 8006442:	2c00      	cmp	r4, #0
 8006444:	d1f7      	bne.n	8006436 <_fwalk_reent+0xe>
 8006446:	4638      	mov	r0, r7
 8006448:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800644c:	89ab      	ldrh	r3, [r5, #12]
 800644e:	2b01      	cmp	r3, #1
 8006450:	d907      	bls.n	8006462 <_fwalk_reent+0x3a>
 8006452:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006456:	3301      	adds	r3, #1
 8006458:	d003      	beq.n	8006462 <_fwalk_reent+0x3a>
 800645a:	4629      	mov	r1, r5
 800645c:	4630      	mov	r0, r6
 800645e:	47c0      	blx	r8
 8006460:	4307      	orrs	r7, r0
 8006462:	3568      	adds	r5, #104	; 0x68
 8006464:	e7e9      	b.n	800643a <_fwalk_reent+0x12>
	...

08006468 <_localeconv_r>:
 8006468:	4800      	ldr	r0, [pc, #0]	; (800646c <_localeconv_r+0x4>)
 800646a:	4770      	bx	lr
 800646c:	20000164 	.word	0x20000164

08006470 <__retarget_lock_init_recursive>:
 8006470:	4770      	bx	lr

08006472 <__retarget_lock_acquire_recursive>:
 8006472:	4770      	bx	lr

08006474 <__retarget_lock_release_recursive>:
 8006474:	4770      	bx	lr
	...

08006478 <malloc>:
 8006478:	4b02      	ldr	r3, [pc, #8]	; (8006484 <malloc+0xc>)
 800647a:	4601      	mov	r1, r0
 800647c:	6818      	ldr	r0, [r3, #0]
 800647e:	f000 bc17 	b.w	8006cb0 <_malloc_r>
 8006482:	bf00      	nop
 8006484:	20000010 	.word	0x20000010

08006488 <memcpy>:
 8006488:	440a      	add	r2, r1
 800648a:	4291      	cmp	r1, r2
 800648c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006490:	d100      	bne.n	8006494 <memcpy+0xc>
 8006492:	4770      	bx	lr
 8006494:	b510      	push	{r4, lr}
 8006496:	f811 4b01 	ldrb.w	r4, [r1], #1
 800649a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800649e:	4291      	cmp	r1, r2
 80064a0:	d1f9      	bne.n	8006496 <memcpy+0xe>
 80064a2:	bd10      	pop	{r4, pc}

080064a4 <_Balloc>:
 80064a4:	b570      	push	{r4, r5, r6, lr}
 80064a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80064a8:	4604      	mov	r4, r0
 80064aa:	460d      	mov	r5, r1
 80064ac:	b976      	cbnz	r6, 80064cc <_Balloc+0x28>
 80064ae:	2010      	movs	r0, #16
 80064b0:	f7ff ffe2 	bl	8006478 <malloc>
 80064b4:	4602      	mov	r2, r0
 80064b6:	6260      	str	r0, [r4, #36]	; 0x24
 80064b8:	b920      	cbnz	r0, 80064c4 <_Balloc+0x20>
 80064ba:	4b18      	ldr	r3, [pc, #96]	; (800651c <_Balloc+0x78>)
 80064bc:	4818      	ldr	r0, [pc, #96]	; (8006520 <_Balloc+0x7c>)
 80064be:	2166      	movs	r1, #102	; 0x66
 80064c0:	f000 feea 	bl	8007298 <__assert_func>
 80064c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064c8:	6006      	str	r6, [r0, #0]
 80064ca:	60c6      	str	r6, [r0, #12]
 80064cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80064ce:	68f3      	ldr	r3, [r6, #12]
 80064d0:	b183      	cbz	r3, 80064f4 <_Balloc+0x50>
 80064d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80064da:	b9b8      	cbnz	r0, 800650c <_Balloc+0x68>
 80064dc:	2101      	movs	r1, #1
 80064de:	fa01 f605 	lsl.w	r6, r1, r5
 80064e2:	1d72      	adds	r2, r6, #5
 80064e4:	0092      	lsls	r2, r2, #2
 80064e6:	4620      	mov	r0, r4
 80064e8:	f000 fb60 	bl	8006bac <_calloc_r>
 80064ec:	b160      	cbz	r0, 8006508 <_Balloc+0x64>
 80064ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064f2:	e00e      	b.n	8006512 <_Balloc+0x6e>
 80064f4:	2221      	movs	r2, #33	; 0x21
 80064f6:	2104      	movs	r1, #4
 80064f8:	4620      	mov	r0, r4
 80064fa:	f000 fb57 	bl	8006bac <_calloc_r>
 80064fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006500:	60f0      	str	r0, [r6, #12]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1e4      	bne.n	80064d2 <_Balloc+0x2e>
 8006508:	2000      	movs	r0, #0
 800650a:	bd70      	pop	{r4, r5, r6, pc}
 800650c:	6802      	ldr	r2, [r0, #0]
 800650e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006512:	2300      	movs	r3, #0
 8006514:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006518:	e7f7      	b.n	800650a <_Balloc+0x66>
 800651a:	bf00      	nop
 800651c:	0800777d 	.word	0x0800777d
 8006520:	08007860 	.word	0x08007860

08006524 <_Bfree>:
 8006524:	b570      	push	{r4, r5, r6, lr}
 8006526:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006528:	4605      	mov	r5, r0
 800652a:	460c      	mov	r4, r1
 800652c:	b976      	cbnz	r6, 800654c <_Bfree+0x28>
 800652e:	2010      	movs	r0, #16
 8006530:	f7ff ffa2 	bl	8006478 <malloc>
 8006534:	4602      	mov	r2, r0
 8006536:	6268      	str	r0, [r5, #36]	; 0x24
 8006538:	b920      	cbnz	r0, 8006544 <_Bfree+0x20>
 800653a:	4b09      	ldr	r3, [pc, #36]	; (8006560 <_Bfree+0x3c>)
 800653c:	4809      	ldr	r0, [pc, #36]	; (8006564 <_Bfree+0x40>)
 800653e:	218a      	movs	r1, #138	; 0x8a
 8006540:	f000 feaa 	bl	8007298 <__assert_func>
 8006544:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006548:	6006      	str	r6, [r0, #0]
 800654a:	60c6      	str	r6, [r0, #12]
 800654c:	b13c      	cbz	r4, 800655e <_Bfree+0x3a>
 800654e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006550:	6862      	ldr	r2, [r4, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006558:	6021      	str	r1, [r4, #0]
 800655a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800655e:	bd70      	pop	{r4, r5, r6, pc}
 8006560:	0800777d 	.word	0x0800777d
 8006564:	08007860 	.word	0x08007860

08006568 <__multadd>:
 8006568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800656c:	690d      	ldr	r5, [r1, #16]
 800656e:	4607      	mov	r7, r0
 8006570:	460c      	mov	r4, r1
 8006572:	461e      	mov	r6, r3
 8006574:	f101 0c14 	add.w	ip, r1, #20
 8006578:	2000      	movs	r0, #0
 800657a:	f8dc 3000 	ldr.w	r3, [ip]
 800657e:	b299      	uxth	r1, r3
 8006580:	fb02 6101 	mla	r1, r2, r1, r6
 8006584:	0c1e      	lsrs	r6, r3, #16
 8006586:	0c0b      	lsrs	r3, r1, #16
 8006588:	fb02 3306 	mla	r3, r2, r6, r3
 800658c:	b289      	uxth	r1, r1
 800658e:	3001      	adds	r0, #1
 8006590:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006594:	4285      	cmp	r5, r0
 8006596:	f84c 1b04 	str.w	r1, [ip], #4
 800659a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800659e:	dcec      	bgt.n	800657a <__multadd+0x12>
 80065a0:	b30e      	cbz	r6, 80065e6 <__multadd+0x7e>
 80065a2:	68a3      	ldr	r3, [r4, #8]
 80065a4:	42ab      	cmp	r3, r5
 80065a6:	dc19      	bgt.n	80065dc <__multadd+0x74>
 80065a8:	6861      	ldr	r1, [r4, #4]
 80065aa:	4638      	mov	r0, r7
 80065ac:	3101      	adds	r1, #1
 80065ae:	f7ff ff79 	bl	80064a4 <_Balloc>
 80065b2:	4680      	mov	r8, r0
 80065b4:	b928      	cbnz	r0, 80065c2 <__multadd+0x5a>
 80065b6:	4602      	mov	r2, r0
 80065b8:	4b0c      	ldr	r3, [pc, #48]	; (80065ec <__multadd+0x84>)
 80065ba:	480d      	ldr	r0, [pc, #52]	; (80065f0 <__multadd+0x88>)
 80065bc:	21b5      	movs	r1, #181	; 0xb5
 80065be:	f000 fe6b 	bl	8007298 <__assert_func>
 80065c2:	6922      	ldr	r2, [r4, #16]
 80065c4:	3202      	adds	r2, #2
 80065c6:	f104 010c 	add.w	r1, r4, #12
 80065ca:	0092      	lsls	r2, r2, #2
 80065cc:	300c      	adds	r0, #12
 80065ce:	f7ff ff5b 	bl	8006488 <memcpy>
 80065d2:	4621      	mov	r1, r4
 80065d4:	4638      	mov	r0, r7
 80065d6:	f7ff ffa5 	bl	8006524 <_Bfree>
 80065da:	4644      	mov	r4, r8
 80065dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80065e0:	3501      	adds	r5, #1
 80065e2:	615e      	str	r6, [r3, #20]
 80065e4:	6125      	str	r5, [r4, #16]
 80065e6:	4620      	mov	r0, r4
 80065e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065ec:	080077ef 	.word	0x080077ef
 80065f0:	08007860 	.word	0x08007860

080065f4 <__hi0bits>:
 80065f4:	0c03      	lsrs	r3, r0, #16
 80065f6:	041b      	lsls	r3, r3, #16
 80065f8:	b9d3      	cbnz	r3, 8006630 <__hi0bits+0x3c>
 80065fa:	0400      	lsls	r0, r0, #16
 80065fc:	2310      	movs	r3, #16
 80065fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006602:	bf04      	itt	eq
 8006604:	0200      	lsleq	r0, r0, #8
 8006606:	3308      	addeq	r3, #8
 8006608:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800660c:	bf04      	itt	eq
 800660e:	0100      	lsleq	r0, r0, #4
 8006610:	3304      	addeq	r3, #4
 8006612:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006616:	bf04      	itt	eq
 8006618:	0080      	lsleq	r0, r0, #2
 800661a:	3302      	addeq	r3, #2
 800661c:	2800      	cmp	r0, #0
 800661e:	db05      	blt.n	800662c <__hi0bits+0x38>
 8006620:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006624:	f103 0301 	add.w	r3, r3, #1
 8006628:	bf08      	it	eq
 800662a:	2320      	moveq	r3, #32
 800662c:	4618      	mov	r0, r3
 800662e:	4770      	bx	lr
 8006630:	2300      	movs	r3, #0
 8006632:	e7e4      	b.n	80065fe <__hi0bits+0xa>

08006634 <__lo0bits>:
 8006634:	6803      	ldr	r3, [r0, #0]
 8006636:	f013 0207 	ands.w	r2, r3, #7
 800663a:	4601      	mov	r1, r0
 800663c:	d00b      	beq.n	8006656 <__lo0bits+0x22>
 800663e:	07da      	lsls	r2, r3, #31
 8006640:	d423      	bmi.n	800668a <__lo0bits+0x56>
 8006642:	0798      	lsls	r0, r3, #30
 8006644:	bf49      	itett	mi
 8006646:	085b      	lsrmi	r3, r3, #1
 8006648:	089b      	lsrpl	r3, r3, #2
 800664a:	2001      	movmi	r0, #1
 800664c:	600b      	strmi	r3, [r1, #0]
 800664e:	bf5c      	itt	pl
 8006650:	600b      	strpl	r3, [r1, #0]
 8006652:	2002      	movpl	r0, #2
 8006654:	4770      	bx	lr
 8006656:	b298      	uxth	r0, r3
 8006658:	b9a8      	cbnz	r0, 8006686 <__lo0bits+0x52>
 800665a:	0c1b      	lsrs	r3, r3, #16
 800665c:	2010      	movs	r0, #16
 800665e:	b2da      	uxtb	r2, r3
 8006660:	b90a      	cbnz	r2, 8006666 <__lo0bits+0x32>
 8006662:	3008      	adds	r0, #8
 8006664:	0a1b      	lsrs	r3, r3, #8
 8006666:	071a      	lsls	r2, r3, #28
 8006668:	bf04      	itt	eq
 800666a:	091b      	lsreq	r3, r3, #4
 800666c:	3004      	addeq	r0, #4
 800666e:	079a      	lsls	r2, r3, #30
 8006670:	bf04      	itt	eq
 8006672:	089b      	lsreq	r3, r3, #2
 8006674:	3002      	addeq	r0, #2
 8006676:	07da      	lsls	r2, r3, #31
 8006678:	d403      	bmi.n	8006682 <__lo0bits+0x4e>
 800667a:	085b      	lsrs	r3, r3, #1
 800667c:	f100 0001 	add.w	r0, r0, #1
 8006680:	d005      	beq.n	800668e <__lo0bits+0x5a>
 8006682:	600b      	str	r3, [r1, #0]
 8006684:	4770      	bx	lr
 8006686:	4610      	mov	r0, r2
 8006688:	e7e9      	b.n	800665e <__lo0bits+0x2a>
 800668a:	2000      	movs	r0, #0
 800668c:	4770      	bx	lr
 800668e:	2020      	movs	r0, #32
 8006690:	4770      	bx	lr
	...

08006694 <__i2b>:
 8006694:	b510      	push	{r4, lr}
 8006696:	460c      	mov	r4, r1
 8006698:	2101      	movs	r1, #1
 800669a:	f7ff ff03 	bl	80064a4 <_Balloc>
 800669e:	4602      	mov	r2, r0
 80066a0:	b928      	cbnz	r0, 80066ae <__i2b+0x1a>
 80066a2:	4b05      	ldr	r3, [pc, #20]	; (80066b8 <__i2b+0x24>)
 80066a4:	4805      	ldr	r0, [pc, #20]	; (80066bc <__i2b+0x28>)
 80066a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80066aa:	f000 fdf5 	bl	8007298 <__assert_func>
 80066ae:	2301      	movs	r3, #1
 80066b0:	6144      	str	r4, [r0, #20]
 80066b2:	6103      	str	r3, [r0, #16]
 80066b4:	bd10      	pop	{r4, pc}
 80066b6:	bf00      	nop
 80066b8:	080077ef 	.word	0x080077ef
 80066bc:	08007860 	.word	0x08007860

080066c0 <__multiply>:
 80066c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c4:	4691      	mov	r9, r2
 80066c6:	690a      	ldr	r2, [r1, #16]
 80066c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	bfb8      	it	lt
 80066d0:	460b      	movlt	r3, r1
 80066d2:	460c      	mov	r4, r1
 80066d4:	bfbc      	itt	lt
 80066d6:	464c      	movlt	r4, r9
 80066d8:	4699      	movlt	r9, r3
 80066da:	6927      	ldr	r7, [r4, #16]
 80066dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80066e0:	68a3      	ldr	r3, [r4, #8]
 80066e2:	6861      	ldr	r1, [r4, #4]
 80066e4:	eb07 060a 	add.w	r6, r7, sl
 80066e8:	42b3      	cmp	r3, r6
 80066ea:	b085      	sub	sp, #20
 80066ec:	bfb8      	it	lt
 80066ee:	3101      	addlt	r1, #1
 80066f0:	f7ff fed8 	bl	80064a4 <_Balloc>
 80066f4:	b930      	cbnz	r0, 8006704 <__multiply+0x44>
 80066f6:	4602      	mov	r2, r0
 80066f8:	4b44      	ldr	r3, [pc, #272]	; (800680c <__multiply+0x14c>)
 80066fa:	4845      	ldr	r0, [pc, #276]	; (8006810 <__multiply+0x150>)
 80066fc:	f240 115d 	movw	r1, #349	; 0x15d
 8006700:	f000 fdca 	bl	8007298 <__assert_func>
 8006704:	f100 0514 	add.w	r5, r0, #20
 8006708:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800670c:	462b      	mov	r3, r5
 800670e:	2200      	movs	r2, #0
 8006710:	4543      	cmp	r3, r8
 8006712:	d321      	bcc.n	8006758 <__multiply+0x98>
 8006714:	f104 0314 	add.w	r3, r4, #20
 8006718:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800671c:	f109 0314 	add.w	r3, r9, #20
 8006720:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006724:	9202      	str	r2, [sp, #8]
 8006726:	1b3a      	subs	r2, r7, r4
 8006728:	3a15      	subs	r2, #21
 800672a:	f022 0203 	bic.w	r2, r2, #3
 800672e:	3204      	adds	r2, #4
 8006730:	f104 0115 	add.w	r1, r4, #21
 8006734:	428f      	cmp	r7, r1
 8006736:	bf38      	it	cc
 8006738:	2204      	movcc	r2, #4
 800673a:	9201      	str	r2, [sp, #4]
 800673c:	9a02      	ldr	r2, [sp, #8]
 800673e:	9303      	str	r3, [sp, #12]
 8006740:	429a      	cmp	r2, r3
 8006742:	d80c      	bhi.n	800675e <__multiply+0x9e>
 8006744:	2e00      	cmp	r6, #0
 8006746:	dd03      	ble.n	8006750 <__multiply+0x90>
 8006748:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800674c:	2b00      	cmp	r3, #0
 800674e:	d05a      	beq.n	8006806 <__multiply+0x146>
 8006750:	6106      	str	r6, [r0, #16]
 8006752:	b005      	add	sp, #20
 8006754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006758:	f843 2b04 	str.w	r2, [r3], #4
 800675c:	e7d8      	b.n	8006710 <__multiply+0x50>
 800675e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006762:	f1ba 0f00 	cmp.w	sl, #0
 8006766:	d024      	beq.n	80067b2 <__multiply+0xf2>
 8006768:	f104 0e14 	add.w	lr, r4, #20
 800676c:	46a9      	mov	r9, r5
 800676e:	f04f 0c00 	mov.w	ip, #0
 8006772:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006776:	f8d9 1000 	ldr.w	r1, [r9]
 800677a:	fa1f fb82 	uxth.w	fp, r2
 800677e:	b289      	uxth	r1, r1
 8006780:	fb0a 110b 	mla	r1, sl, fp, r1
 8006784:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006788:	f8d9 2000 	ldr.w	r2, [r9]
 800678c:	4461      	add	r1, ip
 800678e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006792:	fb0a c20b 	mla	r2, sl, fp, ip
 8006796:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800679a:	b289      	uxth	r1, r1
 800679c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80067a0:	4577      	cmp	r7, lr
 80067a2:	f849 1b04 	str.w	r1, [r9], #4
 80067a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80067aa:	d8e2      	bhi.n	8006772 <__multiply+0xb2>
 80067ac:	9a01      	ldr	r2, [sp, #4]
 80067ae:	f845 c002 	str.w	ip, [r5, r2]
 80067b2:	9a03      	ldr	r2, [sp, #12]
 80067b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80067b8:	3304      	adds	r3, #4
 80067ba:	f1b9 0f00 	cmp.w	r9, #0
 80067be:	d020      	beq.n	8006802 <__multiply+0x142>
 80067c0:	6829      	ldr	r1, [r5, #0]
 80067c2:	f104 0c14 	add.w	ip, r4, #20
 80067c6:	46ae      	mov	lr, r5
 80067c8:	f04f 0a00 	mov.w	sl, #0
 80067cc:	f8bc b000 	ldrh.w	fp, [ip]
 80067d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80067d4:	fb09 220b 	mla	r2, r9, fp, r2
 80067d8:	4492      	add	sl, r2
 80067da:	b289      	uxth	r1, r1
 80067dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80067e0:	f84e 1b04 	str.w	r1, [lr], #4
 80067e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80067e8:	f8be 1000 	ldrh.w	r1, [lr]
 80067ec:	0c12      	lsrs	r2, r2, #16
 80067ee:	fb09 1102 	mla	r1, r9, r2, r1
 80067f2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80067f6:	4567      	cmp	r7, ip
 80067f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80067fc:	d8e6      	bhi.n	80067cc <__multiply+0x10c>
 80067fe:	9a01      	ldr	r2, [sp, #4]
 8006800:	50a9      	str	r1, [r5, r2]
 8006802:	3504      	adds	r5, #4
 8006804:	e79a      	b.n	800673c <__multiply+0x7c>
 8006806:	3e01      	subs	r6, #1
 8006808:	e79c      	b.n	8006744 <__multiply+0x84>
 800680a:	bf00      	nop
 800680c:	080077ef 	.word	0x080077ef
 8006810:	08007860 	.word	0x08007860

08006814 <__pow5mult>:
 8006814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006818:	4615      	mov	r5, r2
 800681a:	f012 0203 	ands.w	r2, r2, #3
 800681e:	4606      	mov	r6, r0
 8006820:	460f      	mov	r7, r1
 8006822:	d007      	beq.n	8006834 <__pow5mult+0x20>
 8006824:	4c25      	ldr	r4, [pc, #148]	; (80068bc <__pow5mult+0xa8>)
 8006826:	3a01      	subs	r2, #1
 8006828:	2300      	movs	r3, #0
 800682a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800682e:	f7ff fe9b 	bl	8006568 <__multadd>
 8006832:	4607      	mov	r7, r0
 8006834:	10ad      	asrs	r5, r5, #2
 8006836:	d03d      	beq.n	80068b4 <__pow5mult+0xa0>
 8006838:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800683a:	b97c      	cbnz	r4, 800685c <__pow5mult+0x48>
 800683c:	2010      	movs	r0, #16
 800683e:	f7ff fe1b 	bl	8006478 <malloc>
 8006842:	4602      	mov	r2, r0
 8006844:	6270      	str	r0, [r6, #36]	; 0x24
 8006846:	b928      	cbnz	r0, 8006854 <__pow5mult+0x40>
 8006848:	4b1d      	ldr	r3, [pc, #116]	; (80068c0 <__pow5mult+0xac>)
 800684a:	481e      	ldr	r0, [pc, #120]	; (80068c4 <__pow5mult+0xb0>)
 800684c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006850:	f000 fd22 	bl	8007298 <__assert_func>
 8006854:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006858:	6004      	str	r4, [r0, #0]
 800685a:	60c4      	str	r4, [r0, #12]
 800685c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006860:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006864:	b94c      	cbnz	r4, 800687a <__pow5mult+0x66>
 8006866:	f240 2171 	movw	r1, #625	; 0x271
 800686a:	4630      	mov	r0, r6
 800686c:	f7ff ff12 	bl	8006694 <__i2b>
 8006870:	2300      	movs	r3, #0
 8006872:	f8c8 0008 	str.w	r0, [r8, #8]
 8006876:	4604      	mov	r4, r0
 8006878:	6003      	str	r3, [r0, #0]
 800687a:	f04f 0900 	mov.w	r9, #0
 800687e:	07eb      	lsls	r3, r5, #31
 8006880:	d50a      	bpl.n	8006898 <__pow5mult+0x84>
 8006882:	4639      	mov	r1, r7
 8006884:	4622      	mov	r2, r4
 8006886:	4630      	mov	r0, r6
 8006888:	f7ff ff1a 	bl	80066c0 <__multiply>
 800688c:	4639      	mov	r1, r7
 800688e:	4680      	mov	r8, r0
 8006890:	4630      	mov	r0, r6
 8006892:	f7ff fe47 	bl	8006524 <_Bfree>
 8006896:	4647      	mov	r7, r8
 8006898:	106d      	asrs	r5, r5, #1
 800689a:	d00b      	beq.n	80068b4 <__pow5mult+0xa0>
 800689c:	6820      	ldr	r0, [r4, #0]
 800689e:	b938      	cbnz	r0, 80068b0 <__pow5mult+0x9c>
 80068a0:	4622      	mov	r2, r4
 80068a2:	4621      	mov	r1, r4
 80068a4:	4630      	mov	r0, r6
 80068a6:	f7ff ff0b 	bl	80066c0 <__multiply>
 80068aa:	6020      	str	r0, [r4, #0]
 80068ac:	f8c0 9000 	str.w	r9, [r0]
 80068b0:	4604      	mov	r4, r0
 80068b2:	e7e4      	b.n	800687e <__pow5mult+0x6a>
 80068b4:	4638      	mov	r0, r7
 80068b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068ba:	bf00      	nop
 80068bc:	080079b0 	.word	0x080079b0
 80068c0:	0800777d 	.word	0x0800777d
 80068c4:	08007860 	.word	0x08007860

080068c8 <__lshift>:
 80068c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068cc:	460c      	mov	r4, r1
 80068ce:	6849      	ldr	r1, [r1, #4]
 80068d0:	6923      	ldr	r3, [r4, #16]
 80068d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80068d6:	68a3      	ldr	r3, [r4, #8]
 80068d8:	4607      	mov	r7, r0
 80068da:	4691      	mov	r9, r2
 80068dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80068e0:	f108 0601 	add.w	r6, r8, #1
 80068e4:	42b3      	cmp	r3, r6
 80068e6:	db0b      	blt.n	8006900 <__lshift+0x38>
 80068e8:	4638      	mov	r0, r7
 80068ea:	f7ff fddb 	bl	80064a4 <_Balloc>
 80068ee:	4605      	mov	r5, r0
 80068f0:	b948      	cbnz	r0, 8006906 <__lshift+0x3e>
 80068f2:	4602      	mov	r2, r0
 80068f4:	4b2a      	ldr	r3, [pc, #168]	; (80069a0 <__lshift+0xd8>)
 80068f6:	482b      	ldr	r0, [pc, #172]	; (80069a4 <__lshift+0xdc>)
 80068f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80068fc:	f000 fccc 	bl	8007298 <__assert_func>
 8006900:	3101      	adds	r1, #1
 8006902:	005b      	lsls	r3, r3, #1
 8006904:	e7ee      	b.n	80068e4 <__lshift+0x1c>
 8006906:	2300      	movs	r3, #0
 8006908:	f100 0114 	add.w	r1, r0, #20
 800690c:	f100 0210 	add.w	r2, r0, #16
 8006910:	4618      	mov	r0, r3
 8006912:	4553      	cmp	r3, sl
 8006914:	db37      	blt.n	8006986 <__lshift+0xbe>
 8006916:	6920      	ldr	r0, [r4, #16]
 8006918:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800691c:	f104 0314 	add.w	r3, r4, #20
 8006920:	f019 091f 	ands.w	r9, r9, #31
 8006924:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006928:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800692c:	d02f      	beq.n	800698e <__lshift+0xc6>
 800692e:	f1c9 0e20 	rsb	lr, r9, #32
 8006932:	468a      	mov	sl, r1
 8006934:	f04f 0c00 	mov.w	ip, #0
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	fa02 f209 	lsl.w	r2, r2, r9
 800693e:	ea42 020c 	orr.w	r2, r2, ip
 8006942:	f84a 2b04 	str.w	r2, [sl], #4
 8006946:	f853 2b04 	ldr.w	r2, [r3], #4
 800694a:	4298      	cmp	r0, r3
 800694c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006950:	d8f2      	bhi.n	8006938 <__lshift+0x70>
 8006952:	1b03      	subs	r3, r0, r4
 8006954:	3b15      	subs	r3, #21
 8006956:	f023 0303 	bic.w	r3, r3, #3
 800695a:	3304      	adds	r3, #4
 800695c:	f104 0215 	add.w	r2, r4, #21
 8006960:	4290      	cmp	r0, r2
 8006962:	bf38      	it	cc
 8006964:	2304      	movcc	r3, #4
 8006966:	f841 c003 	str.w	ip, [r1, r3]
 800696a:	f1bc 0f00 	cmp.w	ip, #0
 800696e:	d001      	beq.n	8006974 <__lshift+0xac>
 8006970:	f108 0602 	add.w	r6, r8, #2
 8006974:	3e01      	subs	r6, #1
 8006976:	4638      	mov	r0, r7
 8006978:	612e      	str	r6, [r5, #16]
 800697a:	4621      	mov	r1, r4
 800697c:	f7ff fdd2 	bl	8006524 <_Bfree>
 8006980:	4628      	mov	r0, r5
 8006982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006986:	f842 0f04 	str.w	r0, [r2, #4]!
 800698a:	3301      	adds	r3, #1
 800698c:	e7c1      	b.n	8006912 <__lshift+0x4a>
 800698e:	3904      	subs	r1, #4
 8006990:	f853 2b04 	ldr.w	r2, [r3], #4
 8006994:	f841 2f04 	str.w	r2, [r1, #4]!
 8006998:	4298      	cmp	r0, r3
 800699a:	d8f9      	bhi.n	8006990 <__lshift+0xc8>
 800699c:	e7ea      	b.n	8006974 <__lshift+0xac>
 800699e:	bf00      	nop
 80069a0:	080077ef 	.word	0x080077ef
 80069a4:	08007860 	.word	0x08007860

080069a8 <__mcmp>:
 80069a8:	b530      	push	{r4, r5, lr}
 80069aa:	6902      	ldr	r2, [r0, #16]
 80069ac:	690c      	ldr	r4, [r1, #16]
 80069ae:	1b12      	subs	r2, r2, r4
 80069b0:	d10e      	bne.n	80069d0 <__mcmp+0x28>
 80069b2:	f100 0314 	add.w	r3, r0, #20
 80069b6:	3114      	adds	r1, #20
 80069b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80069bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80069c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80069c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80069c8:	42a5      	cmp	r5, r4
 80069ca:	d003      	beq.n	80069d4 <__mcmp+0x2c>
 80069cc:	d305      	bcc.n	80069da <__mcmp+0x32>
 80069ce:	2201      	movs	r2, #1
 80069d0:	4610      	mov	r0, r2
 80069d2:	bd30      	pop	{r4, r5, pc}
 80069d4:	4283      	cmp	r3, r0
 80069d6:	d3f3      	bcc.n	80069c0 <__mcmp+0x18>
 80069d8:	e7fa      	b.n	80069d0 <__mcmp+0x28>
 80069da:	f04f 32ff 	mov.w	r2, #4294967295
 80069de:	e7f7      	b.n	80069d0 <__mcmp+0x28>

080069e0 <__mdiff>:
 80069e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069e4:	460c      	mov	r4, r1
 80069e6:	4606      	mov	r6, r0
 80069e8:	4611      	mov	r1, r2
 80069ea:	4620      	mov	r0, r4
 80069ec:	4690      	mov	r8, r2
 80069ee:	f7ff ffdb 	bl	80069a8 <__mcmp>
 80069f2:	1e05      	subs	r5, r0, #0
 80069f4:	d110      	bne.n	8006a18 <__mdiff+0x38>
 80069f6:	4629      	mov	r1, r5
 80069f8:	4630      	mov	r0, r6
 80069fa:	f7ff fd53 	bl	80064a4 <_Balloc>
 80069fe:	b930      	cbnz	r0, 8006a0e <__mdiff+0x2e>
 8006a00:	4b3a      	ldr	r3, [pc, #232]	; (8006aec <__mdiff+0x10c>)
 8006a02:	4602      	mov	r2, r0
 8006a04:	f240 2132 	movw	r1, #562	; 0x232
 8006a08:	4839      	ldr	r0, [pc, #228]	; (8006af0 <__mdiff+0x110>)
 8006a0a:	f000 fc45 	bl	8007298 <__assert_func>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006a14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a18:	bfa4      	itt	ge
 8006a1a:	4643      	movge	r3, r8
 8006a1c:	46a0      	movge	r8, r4
 8006a1e:	4630      	mov	r0, r6
 8006a20:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006a24:	bfa6      	itte	ge
 8006a26:	461c      	movge	r4, r3
 8006a28:	2500      	movge	r5, #0
 8006a2a:	2501      	movlt	r5, #1
 8006a2c:	f7ff fd3a 	bl	80064a4 <_Balloc>
 8006a30:	b920      	cbnz	r0, 8006a3c <__mdiff+0x5c>
 8006a32:	4b2e      	ldr	r3, [pc, #184]	; (8006aec <__mdiff+0x10c>)
 8006a34:	4602      	mov	r2, r0
 8006a36:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006a3a:	e7e5      	b.n	8006a08 <__mdiff+0x28>
 8006a3c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006a40:	6926      	ldr	r6, [r4, #16]
 8006a42:	60c5      	str	r5, [r0, #12]
 8006a44:	f104 0914 	add.w	r9, r4, #20
 8006a48:	f108 0514 	add.w	r5, r8, #20
 8006a4c:	f100 0e14 	add.w	lr, r0, #20
 8006a50:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006a54:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006a58:	f108 0210 	add.w	r2, r8, #16
 8006a5c:	46f2      	mov	sl, lr
 8006a5e:	2100      	movs	r1, #0
 8006a60:	f859 3b04 	ldr.w	r3, [r9], #4
 8006a64:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006a68:	fa1f f883 	uxth.w	r8, r3
 8006a6c:	fa11 f18b 	uxtah	r1, r1, fp
 8006a70:	0c1b      	lsrs	r3, r3, #16
 8006a72:	eba1 0808 	sub.w	r8, r1, r8
 8006a76:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006a7a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006a7e:	fa1f f888 	uxth.w	r8, r8
 8006a82:	1419      	asrs	r1, r3, #16
 8006a84:	454e      	cmp	r6, r9
 8006a86:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006a8a:	f84a 3b04 	str.w	r3, [sl], #4
 8006a8e:	d8e7      	bhi.n	8006a60 <__mdiff+0x80>
 8006a90:	1b33      	subs	r3, r6, r4
 8006a92:	3b15      	subs	r3, #21
 8006a94:	f023 0303 	bic.w	r3, r3, #3
 8006a98:	3304      	adds	r3, #4
 8006a9a:	3415      	adds	r4, #21
 8006a9c:	42a6      	cmp	r6, r4
 8006a9e:	bf38      	it	cc
 8006aa0:	2304      	movcc	r3, #4
 8006aa2:	441d      	add	r5, r3
 8006aa4:	4473      	add	r3, lr
 8006aa6:	469e      	mov	lr, r3
 8006aa8:	462e      	mov	r6, r5
 8006aaa:	4566      	cmp	r6, ip
 8006aac:	d30e      	bcc.n	8006acc <__mdiff+0xec>
 8006aae:	f10c 0203 	add.w	r2, ip, #3
 8006ab2:	1b52      	subs	r2, r2, r5
 8006ab4:	f022 0203 	bic.w	r2, r2, #3
 8006ab8:	3d03      	subs	r5, #3
 8006aba:	45ac      	cmp	ip, r5
 8006abc:	bf38      	it	cc
 8006abe:	2200      	movcc	r2, #0
 8006ac0:	441a      	add	r2, r3
 8006ac2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006ac6:	b17b      	cbz	r3, 8006ae8 <__mdiff+0x108>
 8006ac8:	6107      	str	r7, [r0, #16]
 8006aca:	e7a3      	b.n	8006a14 <__mdiff+0x34>
 8006acc:	f856 8b04 	ldr.w	r8, [r6], #4
 8006ad0:	fa11 f288 	uxtah	r2, r1, r8
 8006ad4:	1414      	asrs	r4, r2, #16
 8006ad6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006ada:	b292      	uxth	r2, r2
 8006adc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006ae0:	f84e 2b04 	str.w	r2, [lr], #4
 8006ae4:	1421      	asrs	r1, r4, #16
 8006ae6:	e7e0      	b.n	8006aaa <__mdiff+0xca>
 8006ae8:	3f01      	subs	r7, #1
 8006aea:	e7ea      	b.n	8006ac2 <__mdiff+0xe2>
 8006aec:	080077ef 	.word	0x080077ef
 8006af0:	08007860 	.word	0x08007860

08006af4 <__d2b>:
 8006af4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006af8:	4689      	mov	r9, r1
 8006afa:	2101      	movs	r1, #1
 8006afc:	ec57 6b10 	vmov	r6, r7, d0
 8006b00:	4690      	mov	r8, r2
 8006b02:	f7ff fccf 	bl	80064a4 <_Balloc>
 8006b06:	4604      	mov	r4, r0
 8006b08:	b930      	cbnz	r0, 8006b18 <__d2b+0x24>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	4b25      	ldr	r3, [pc, #148]	; (8006ba4 <__d2b+0xb0>)
 8006b0e:	4826      	ldr	r0, [pc, #152]	; (8006ba8 <__d2b+0xb4>)
 8006b10:	f240 310a 	movw	r1, #778	; 0x30a
 8006b14:	f000 fbc0 	bl	8007298 <__assert_func>
 8006b18:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006b1c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b20:	bb35      	cbnz	r5, 8006b70 <__d2b+0x7c>
 8006b22:	2e00      	cmp	r6, #0
 8006b24:	9301      	str	r3, [sp, #4]
 8006b26:	d028      	beq.n	8006b7a <__d2b+0x86>
 8006b28:	4668      	mov	r0, sp
 8006b2a:	9600      	str	r6, [sp, #0]
 8006b2c:	f7ff fd82 	bl	8006634 <__lo0bits>
 8006b30:	9900      	ldr	r1, [sp, #0]
 8006b32:	b300      	cbz	r0, 8006b76 <__d2b+0x82>
 8006b34:	9a01      	ldr	r2, [sp, #4]
 8006b36:	f1c0 0320 	rsb	r3, r0, #32
 8006b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b3e:	430b      	orrs	r3, r1
 8006b40:	40c2      	lsrs	r2, r0
 8006b42:	6163      	str	r3, [r4, #20]
 8006b44:	9201      	str	r2, [sp, #4]
 8006b46:	9b01      	ldr	r3, [sp, #4]
 8006b48:	61a3      	str	r3, [r4, #24]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	bf14      	ite	ne
 8006b4e:	2202      	movne	r2, #2
 8006b50:	2201      	moveq	r2, #1
 8006b52:	6122      	str	r2, [r4, #16]
 8006b54:	b1d5      	cbz	r5, 8006b8c <__d2b+0x98>
 8006b56:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006b5a:	4405      	add	r5, r0
 8006b5c:	f8c9 5000 	str.w	r5, [r9]
 8006b60:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006b64:	f8c8 0000 	str.w	r0, [r8]
 8006b68:	4620      	mov	r0, r4
 8006b6a:	b003      	add	sp, #12
 8006b6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b74:	e7d5      	b.n	8006b22 <__d2b+0x2e>
 8006b76:	6161      	str	r1, [r4, #20]
 8006b78:	e7e5      	b.n	8006b46 <__d2b+0x52>
 8006b7a:	a801      	add	r0, sp, #4
 8006b7c:	f7ff fd5a 	bl	8006634 <__lo0bits>
 8006b80:	9b01      	ldr	r3, [sp, #4]
 8006b82:	6163      	str	r3, [r4, #20]
 8006b84:	2201      	movs	r2, #1
 8006b86:	6122      	str	r2, [r4, #16]
 8006b88:	3020      	adds	r0, #32
 8006b8a:	e7e3      	b.n	8006b54 <__d2b+0x60>
 8006b8c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b90:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006b94:	f8c9 0000 	str.w	r0, [r9]
 8006b98:	6918      	ldr	r0, [r3, #16]
 8006b9a:	f7ff fd2b 	bl	80065f4 <__hi0bits>
 8006b9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ba2:	e7df      	b.n	8006b64 <__d2b+0x70>
 8006ba4:	080077ef 	.word	0x080077ef
 8006ba8:	08007860 	.word	0x08007860

08006bac <_calloc_r>:
 8006bac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bae:	fba1 2402 	umull	r2, r4, r1, r2
 8006bb2:	b94c      	cbnz	r4, 8006bc8 <_calloc_r+0x1c>
 8006bb4:	4611      	mov	r1, r2
 8006bb6:	9201      	str	r2, [sp, #4]
 8006bb8:	f000 f87a 	bl	8006cb0 <_malloc_r>
 8006bbc:	9a01      	ldr	r2, [sp, #4]
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	b930      	cbnz	r0, 8006bd0 <_calloc_r+0x24>
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	b003      	add	sp, #12
 8006bc6:	bd30      	pop	{r4, r5, pc}
 8006bc8:	220c      	movs	r2, #12
 8006bca:	6002      	str	r2, [r0, #0]
 8006bcc:	2500      	movs	r5, #0
 8006bce:	e7f8      	b.n	8006bc2 <_calloc_r+0x16>
 8006bd0:	4621      	mov	r1, r4
 8006bd2:	f7fe f84d 	bl	8004c70 <memset>
 8006bd6:	e7f4      	b.n	8006bc2 <_calloc_r+0x16>

08006bd8 <_free_r>:
 8006bd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bda:	2900      	cmp	r1, #0
 8006bdc:	d044      	beq.n	8006c68 <_free_r+0x90>
 8006bde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006be2:	9001      	str	r0, [sp, #4]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	f1a1 0404 	sub.w	r4, r1, #4
 8006bea:	bfb8      	it	lt
 8006bec:	18e4      	addlt	r4, r4, r3
 8006bee:	f000 fcdf 	bl	80075b0 <__malloc_lock>
 8006bf2:	4a1e      	ldr	r2, [pc, #120]	; (8006c6c <_free_r+0x94>)
 8006bf4:	9801      	ldr	r0, [sp, #4]
 8006bf6:	6813      	ldr	r3, [r2, #0]
 8006bf8:	b933      	cbnz	r3, 8006c08 <_free_r+0x30>
 8006bfa:	6063      	str	r3, [r4, #4]
 8006bfc:	6014      	str	r4, [r2, #0]
 8006bfe:	b003      	add	sp, #12
 8006c00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c04:	f000 bcda 	b.w	80075bc <__malloc_unlock>
 8006c08:	42a3      	cmp	r3, r4
 8006c0a:	d908      	bls.n	8006c1e <_free_r+0x46>
 8006c0c:	6825      	ldr	r5, [r4, #0]
 8006c0e:	1961      	adds	r1, r4, r5
 8006c10:	428b      	cmp	r3, r1
 8006c12:	bf01      	itttt	eq
 8006c14:	6819      	ldreq	r1, [r3, #0]
 8006c16:	685b      	ldreq	r3, [r3, #4]
 8006c18:	1949      	addeq	r1, r1, r5
 8006c1a:	6021      	streq	r1, [r4, #0]
 8006c1c:	e7ed      	b.n	8006bfa <_free_r+0x22>
 8006c1e:	461a      	mov	r2, r3
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	b10b      	cbz	r3, 8006c28 <_free_r+0x50>
 8006c24:	42a3      	cmp	r3, r4
 8006c26:	d9fa      	bls.n	8006c1e <_free_r+0x46>
 8006c28:	6811      	ldr	r1, [r2, #0]
 8006c2a:	1855      	adds	r5, r2, r1
 8006c2c:	42a5      	cmp	r5, r4
 8006c2e:	d10b      	bne.n	8006c48 <_free_r+0x70>
 8006c30:	6824      	ldr	r4, [r4, #0]
 8006c32:	4421      	add	r1, r4
 8006c34:	1854      	adds	r4, r2, r1
 8006c36:	42a3      	cmp	r3, r4
 8006c38:	6011      	str	r1, [r2, #0]
 8006c3a:	d1e0      	bne.n	8006bfe <_free_r+0x26>
 8006c3c:	681c      	ldr	r4, [r3, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	6053      	str	r3, [r2, #4]
 8006c42:	4421      	add	r1, r4
 8006c44:	6011      	str	r1, [r2, #0]
 8006c46:	e7da      	b.n	8006bfe <_free_r+0x26>
 8006c48:	d902      	bls.n	8006c50 <_free_r+0x78>
 8006c4a:	230c      	movs	r3, #12
 8006c4c:	6003      	str	r3, [r0, #0]
 8006c4e:	e7d6      	b.n	8006bfe <_free_r+0x26>
 8006c50:	6825      	ldr	r5, [r4, #0]
 8006c52:	1961      	adds	r1, r4, r5
 8006c54:	428b      	cmp	r3, r1
 8006c56:	bf04      	itt	eq
 8006c58:	6819      	ldreq	r1, [r3, #0]
 8006c5a:	685b      	ldreq	r3, [r3, #4]
 8006c5c:	6063      	str	r3, [r4, #4]
 8006c5e:	bf04      	itt	eq
 8006c60:	1949      	addeq	r1, r1, r5
 8006c62:	6021      	streq	r1, [r4, #0]
 8006c64:	6054      	str	r4, [r2, #4]
 8006c66:	e7ca      	b.n	8006bfe <_free_r+0x26>
 8006c68:	b003      	add	sp, #12
 8006c6a:	bd30      	pop	{r4, r5, pc}
 8006c6c:	200002f0 	.word	0x200002f0

08006c70 <sbrk_aligned>:
 8006c70:	b570      	push	{r4, r5, r6, lr}
 8006c72:	4e0e      	ldr	r6, [pc, #56]	; (8006cac <sbrk_aligned+0x3c>)
 8006c74:	460c      	mov	r4, r1
 8006c76:	6831      	ldr	r1, [r6, #0]
 8006c78:	4605      	mov	r5, r0
 8006c7a:	b911      	cbnz	r1, 8006c82 <sbrk_aligned+0x12>
 8006c7c:	f000 f9e6 	bl	800704c <_sbrk_r>
 8006c80:	6030      	str	r0, [r6, #0]
 8006c82:	4621      	mov	r1, r4
 8006c84:	4628      	mov	r0, r5
 8006c86:	f000 f9e1 	bl	800704c <_sbrk_r>
 8006c8a:	1c43      	adds	r3, r0, #1
 8006c8c:	d00a      	beq.n	8006ca4 <sbrk_aligned+0x34>
 8006c8e:	1cc4      	adds	r4, r0, #3
 8006c90:	f024 0403 	bic.w	r4, r4, #3
 8006c94:	42a0      	cmp	r0, r4
 8006c96:	d007      	beq.n	8006ca8 <sbrk_aligned+0x38>
 8006c98:	1a21      	subs	r1, r4, r0
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f000 f9d6 	bl	800704c <_sbrk_r>
 8006ca0:	3001      	adds	r0, #1
 8006ca2:	d101      	bne.n	8006ca8 <sbrk_aligned+0x38>
 8006ca4:	f04f 34ff 	mov.w	r4, #4294967295
 8006ca8:	4620      	mov	r0, r4
 8006caa:	bd70      	pop	{r4, r5, r6, pc}
 8006cac:	200002f4 	.word	0x200002f4

08006cb0 <_malloc_r>:
 8006cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cb4:	1ccd      	adds	r5, r1, #3
 8006cb6:	f025 0503 	bic.w	r5, r5, #3
 8006cba:	3508      	adds	r5, #8
 8006cbc:	2d0c      	cmp	r5, #12
 8006cbe:	bf38      	it	cc
 8006cc0:	250c      	movcc	r5, #12
 8006cc2:	2d00      	cmp	r5, #0
 8006cc4:	4607      	mov	r7, r0
 8006cc6:	db01      	blt.n	8006ccc <_malloc_r+0x1c>
 8006cc8:	42a9      	cmp	r1, r5
 8006cca:	d905      	bls.n	8006cd8 <_malloc_r+0x28>
 8006ccc:	230c      	movs	r3, #12
 8006cce:	603b      	str	r3, [r7, #0]
 8006cd0:	2600      	movs	r6, #0
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cd8:	4e2e      	ldr	r6, [pc, #184]	; (8006d94 <_malloc_r+0xe4>)
 8006cda:	f000 fc69 	bl	80075b0 <__malloc_lock>
 8006cde:	6833      	ldr	r3, [r6, #0]
 8006ce0:	461c      	mov	r4, r3
 8006ce2:	bb34      	cbnz	r4, 8006d32 <_malloc_r+0x82>
 8006ce4:	4629      	mov	r1, r5
 8006ce6:	4638      	mov	r0, r7
 8006ce8:	f7ff ffc2 	bl	8006c70 <sbrk_aligned>
 8006cec:	1c43      	adds	r3, r0, #1
 8006cee:	4604      	mov	r4, r0
 8006cf0:	d14d      	bne.n	8006d8e <_malloc_r+0xde>
 8006cf2:	6834      	ldr	r4, [r6, #0]
 8006cf4:	4626      	mov	r6, r4
 8006cf6:	2e00      	cmp	r6, #0
 8006cf8:	d140      	bne.n	8006d7c <_malloc_r+0xcc>
 8006cfa:	6823      	ldr	r3, [r4, #0]
 8006cfc:	4631      	mov	r1, r6
 8006cfe:	4638      	mov	r0, r7
 8006d00:	eb04 0803 	add.w	r8, r4, r3
 8006d04:	f000 f9a2 	bl	800704c <_sbrk_r>
 8006d08:	4580      	cmp	r8, r0
 8006d0a:	d13a      	bne.n	8006d82 <_malloc_r+0xd2>
 8006d0c:	6821      	ldr	r1, [r4, #0]
 8006d0e:	3503      	adds	r5, #3
 8006d10:	1a6d      	subs	r5, r5, r1
 8006d12:	f025 0503 	bic.w	r5, r5, #3
 8006d16:	3508      	adds	r5, #8
 8006d18:	2d0c      	cmp	r5, #12
 8006d1a:	bf38      	it	cc
 8006d1c:	250c      	movcc	r5, #12
 8006d1e:	4629      	mov	r1, r5
 8006d20:	4638      	mov	r0, r7
 8006d22:	f7ff ffa5 	bl	8006c70 <sbrk_aligned>
 8006d26:	3001      	adds	r0, #1
 8006d28:	d02b      	beq.n	8006d82 <_malloc_r+0xd2>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	442b      	add	r3, r5
 8006d2e:	6023      	str	r3, [r4, #0]
 8006d30:	e00e      	b.n	8006d50 <_malloc_r+0xa0>
 8006d32:	6822      	ldr	r2, [r4, #0]
 8006d34:	1b52      	subs	r2, r2, r5
 8006d36:	d41e      	bmi.n	8006d76 <_malloc_r+0xc6>
 8006d38:	2a0b      	cmp	r2, #11
 8006d3a:	d916      	bls.n	8006d6a <_malloc_r+0xba>
 8006d3c:	1961      	adds	r1, r4, r5
 8006d3e:	42a3      	cmp	r3, r4
 8006d40:	6025      	str	r5, [r4, #0]
 8006d42:	bf18      	it	ne
 8006d44:	6059      	strne	r1, [r3, #4]
 8006d46:	6863      	ldr	r3, [r4, #4]
 8006d48:	bf08      	it	eq
 8006d4a:	6031      	streq	r1, [r6, #0]
 8006d4c:	5162      	str	r2, [r4, r5]
 8006d4e:	604b      	str	r3, [r1, #4]
 8006d50:	4638      	mov	r0, r7
 8006d52:	f104 060b 	add.w	r6, r4, #11
 8006d56:	f000 fc31 	bl	80075bc <__malloc_unlock>
 8006d5a:	f026 0607 	bic.w	r6, r6, #7
 8006d5e:	1d23      	adds	r3, r4, #4
 8006d60:	1af2      	subs	r2, r6, r3
 8006d62:	d0b6      	beq.n	8006cd2 <_malloc_r+0x22>
 8006d64:	1b9b      	subs	r3, r3, r6
 8006d66:	50a3      	str	r3, [r4, r2]
 8006d68:	e7b3      	b.n	8006cd2 <_malloc_r+0x22>
 8006d6a:	6862      	ldr	r2, [r4, #4]
 8006d6c:	42a3      	cmp	r3, r4
 8006d6e:	bf0c      	ite	eq
 8006d70:	6032      	streq	r2, [r6, #0]
 8006d72:	605a      	strne	r2, [r3, #4]
 8006d74:	e7ec      	b.n	8006d50 <_malloc_r+0xa0>
 8006d76:	4623      	mov	r3, r4
 8006d78:	6864      	ldr	r4, [r4, #4]
 8006d7a:	e7b2      	b.n	8006ce2 <_malloc_r+0x32>
 8006d7c:	4634      	mov	r4, r6
 8006d7e:	6876      	ldr	r6, [r6, #4]
 8006d80:	e7b9      	b.n	8006cf6 <_malloc_r+0x46>
 8006d82:	230c      	movs	r3, #12
 8006d84:	603b      	str	r3, [r7, #0]
 8006d86:	4638      	mov	r0, r7
 8006d88:	f000 fc18 	bl	80075bc <__malloc_unlock>
 8006d8c:	e7a1      	b.n	8006cd2 <_malloc_r+0x22>
 8006d8e:	6025      	str	r5, [r4, #0]
 8006d90:	e7de      	b.n	8006d50 <_malloc_r+0xa0>
 8006d92:	bf00      	nop
 8006d94:	200002f0 	.word	0x200002f0

08006d98 <__sfputc_r>:
 8006d98:	6893      	ldr	r3, [r2, #8]
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	b410      	push	{r4}
 8006da0:	6093      	str	r3, [r2, #8]
 8006da2:	da08      	bge.n	8006db6 <__sfputc_r+0x1e>
 8006da4:	6994      	ldr	r4, [r2, #24]
 8006da6:	42a3      	cmp	r3, r4
 8006da8:	db01      	blt.n	8006dae <__sfputc_r+0x16>
 8006daa:	290a      	cmp	r1, #10
 8006dac:	d103      	bne.n	8006db6 <__sfputc_r+0x1e>
 8006dae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006db2:	f000 b99f 	b.w	80070f4 <__swbuf_r>
 8006db6:	6813      	ldr	r3, [r2, #0]
 8006db8:	1c58      	adds	r0, r3, #1
 8006dba:	6010      	str	r0, [r2, #0]
 8006dbc:	7019      	strb	r1, [r3, #0]
 8006dbe:	4608      	mov	r0, r1
 8006dc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dc4:	4770      	bx	lr

08006dc6 <__sfputs_r>:
 8006dc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dc8:	4606      	mov	r6, r0
 8006dca:	460f      	mov	r7, r1
 8006dcc:	4614      	mov	r4, r2
 8006dce:	18d5      	adds	r5, r2, r3
 8006dd0:	42ac      	cmp	r4, r5
 8006dd2:	d101      	bne.n	8006dd8 <__sfputs_r+0x12>
 8006dd4:	2000      	movs	r0, #0
 8006dd6:	e007      	b.n	8006de8 <__sfputs_r+0x22>
 8006dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ddc:	463a      	mov	r2, r7
 8006dde:	4630      	mov	r0, r6
 8006de0:	f7ff ffda 	bl	8006d98 <__sfputc_r>
 8006de4:	1c43      	adds	r3, r0, #1
 8006de6:	d1f3      	bne.n	8006dd0 <__sfputs_r+0xa>
 8006de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006dec <_vfiprintf_r>:
 8006dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006df0:	460d      	mov	r5, r1
 8006df2:	b09d      	sub	sp, #116	; 0x74
 8006df4:	4614      	mov	r4, r2
 8006df6:	4698      	mov	r8, r3
 8006df8:	4606      	mov	r6, r0
 8006dfa:	b118      	cbz	r0, 8006e04 <_vfiprintf_r+0x18>
 8006dfc:	6983      	ldr	r3, [r0, #24]
 8006dfe:	b90b      	cbnz	r3, 8006e04 <_vfiprintf_r+0x18>
 8006e00:	f7ff fa94 	bl	800632c <__sinit>
 8006e04:	4b89      	ldr	r3, [pc, #548]	; (800702c <_vfiprintf_r+0x240>)
 8006e06:	429d      	cmp	r5, r3
 8006e08:	d11b      	bne.n	8006e42 <_vfiprintf_r+0x56>
 8006e0a:	6875      	ldr	r5, [r6, #4]
 8006e0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e0e:	07d9      	lsls	r1, r3, #31
 8006e10:	d405      	bmi.n	8006e1e <_vfiprintf_r+0x32>
 8006e12:	89ab      	ldrh	r3, [r5, #12]
 8006e14:	059a      	lsls	r2, r3, #22
 8006e16:	d402      	bmi.n	8006e1e <_vfiprintf_r+0x32>
 8006e18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e1a:	f7ff fb2a 	bl	8006472 <__retarget_lock_acquire_recursive>
 8006e1e:	89ab      	ldrh	r3, [r5, #12]
 8006e20:	071b      	lsls	r3, r3, #28
 8006e22:	d501      	bpl.n	8006e28 <_vfiprintf_r+0x3c>
 8006e24:	692b      	ldr	r3, [r5, #16]
 8006e26:	b9eb      	cbnz	r3, 8006e64 <_vfiprintf_r+0x78>
 8006e28:	4629      	mov	r1, r5
 8006e2a:	4630      	mov	r0, r6
 8006e2c:	f000 f9c6 	bl	80071bc <__swsetup_r>
 8006e30:	b1c0      	cbz	r0, 8006e64 <_vfiprintf_r+0x78>
 8006e32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e34:	07dc      	lsls	r4, r3, #31
 8006e36:	d50e      	bpl.n	8006e56 <_vfiprintf_r+0x6a>
 8006e38:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3c:	b01d      	add	sp, #116	; 0x74
 8006e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e42:	4b7b      	ldr	r3, [pc, #492]	; (8007030 <_vfiprintf_r+0x244>)
 8006e44:	429d      	cmp	r5, r3
 8006e46:	d101      	bne.n	8006e4c <_vfiprintf_r+0x60>
 8006e48:	68b5      	ldr	r5, [r6, #8]
 8006e4a:	e7df      	b.n	8006e0c <_vfiprintf_r+0x20>
 8006e4c:	4b79      	ldr	r3, [pc, #484]	; (8007034 <_vfiprintf_r+0x248>)
 8006e4e:	429d      	cmp	r5, r3
 8006e50:	bf08      	it	eq
 8006e52:	68f5      	ldreq	r5, [r6, #12]
 8006e54:	e7da      	b.n	8006e0c <_vfiprintf_r+0x20>
 8006e56:	89ab      	ldrh	r3, [r5, #12]
 8006e58:	0598      	lsls	r0, r3, #22
 8006e5a:	d4ed      	bmi.n	8006e38 <_vfiprintf_r+0x4c>
 8006e5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e5e:	f7ff fb09 	bl	8006474 <__retarget_lock_release_recursive>
 8006e62:	e7e9      	b.n	8006e38 <_vfiprintf_r+0x4c>
 8006e64:	2300      	movs	r3, #0
 8006e66:	9309      	str	r3, [sp, #36]	; 0x24
 8006e68:	2320      	movs	r3, #32
 8006e6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e72:	2330      	movs	r3, #48	; 0x30
 8006e74:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007038 <_vfiprintf_r+0x24c>
 8006e78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e7c:	f04f 0901 	mov.w	r9, #1
 8006e80:	4623      	mov	r3, r4
 8006e82:	469a      	mov	sl, r3
 8006e84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e88:	b10a      	cbz	r2, 8006e8e <_vfiprintf_r+0xa2>
 8006e8a:	2a25      	cmp	r2, #37	; 0x25
 8006e8c:	d1f9      	bne.n	8006e82 <_vfiprintf_r+0x96>
 8006e8e:	ebba 0b04 	subs.w	fp, sl, r4
 8006e92:	d00b      	beq.n	8006eac <_vfiprintf_r+0xc0>
 8006e94:	465b      	mov	r3, fp
 8006e96:	4622      	mov	r2, r4
 8006e98:	4629      	mov	r1, r5
 8006e9a:	4630      	mov	r0, r6
 8006e9c:	f7ff ff93 	bl	8006dc6 <__sfputs_r>
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	f000 80aa 	beq.w	8006ffa <_vfiprintf_r+0x20e>
 8006ea6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ea8:	445a      	add	r2, fp
 8006eaa:	9209      	str	r2, [sp, #36]	; 0x24
 8006eac:	f89a 3000 	ldrb.w	r3, [sl]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f000 80a2 	beq.w	8006ffa <_vfiprintf_r+0x20e>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8006ebc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ec0:	f10a 0a01 	add.w	sl, sl, #1
 8006ec4:	9304      	str	r3, [sp, #16]
 8006ec6:	9307      	str	r3, [sp, #28]
 8006ec8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ecc:	931a      	str	r3, [sp, #104]	; 0x68
 8006ece:	4654      	mov	r4, sl
 8006ed0:	2205      	movs	r2, #5
 8006ed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ed6:	4858      	ldr	r0, [pc, #352]	; (8007038 <_vfiprintf_r+0x24c>)
 8006ed8:	f7f9 f9a2 	bl	8000220 <memchr>
 8006edc:	9a04      	ldr	r2, [sp, #16]
 8006ede:	b9d8      	cbnz	r0, 8006f18 <_vfiprintf_r+0x12c>
 8006ee0:	06d1      	lsls	r1, r2, #27
 8006ee2:	bf44      	itt	mi
 8006ee4:	2320      	movmi	r3, #32
 8006ee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006eea:	0713      	lsls	r3, r2, #28
 8006eec:	bf44      	itt	mi
 8006eee:	232b      	movmi	r3, #43	; 0x2b
 8006ef0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ef4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ef8:	2b2a      	cmp	r3, #42	; 0x2a
 8006efa:	d015      	beq.n	8006f28 <_vfiprintf_r+0x13c>
 8006efc:	9a07      	ldr	r2, [sp, #28]
 8006efe:	4654      	mov	r4, sl
 8006f00:	2000      	movs	r0, #0
 8006f02:	f04f 0c0a 	mov.w	ip, #10
 8006f06:	4621      	mov	r1, r4
 8006f08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f0c:	3b30      	subs	r3, #48	; 0x30
 8006f0e:	2b09      	cmp	r3, #9
 8006f10:	d94e      	bls.n	8006fb0 <_vfiprintf_r+0x1c4>
 8006f12:	b1b0      	cbz	r0, 8006f42 <_vfiprintf_r+0x156>
 8006f14:	9207      	str	r2, [sp, #28]
 8006f16:	e014      	b.n	8006f42 <_vfiprintf_r+0x156>
 8006f18:	eba0 0308 	sub.w	r3, r0, r8
 8006f1c:	fa09 f303 	lsl.w	r3, r9, r3
 8006f20:	4313      	orrs	r3, r2
 8006f22:	9304      	str	r3, [sp, #16]
 8006f24:	46a2      	mov	sl, r4
 8006f26:	e7d2      	b.n	8006ece <_vfiprintf_r+0xe2>
 8006f28:	9b03      	ldr	r3, [sp, #12]
 8006f2a:	1d19      	adds	r1, r3, #4
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	9103      	str	r1, [sp, #12]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	bfbb      	ittet	lt
 8006f34:	425b      	neglt	r3, r3
 8006f36:	f042 0202 	orrlt.w	r2, r2, #2
 8006f3a:	9307      	strge	r3, [sp, #28]
 8006f3c:	9307      	strlt	r3, [sp, #28]
 8006f3e:	bfb8      	it	lt
 8006f40:	9204      	strlt	r2, [sp, #16]
 8006f42:	7823      	ldrb	r3, [r4, #0]
 8006f44:	2b2e      	cmp	r3, #46	; 0x2e
 8006f46:	d10c      	bne.n	8006f62 <_vfiprintf_r+0x176>
 8006f48:	7863      	ldrb	r3, [r4, #1]
 8006f4a:	2b2a      	cmp	r3, #42	; 0x2a
 8006f4c:	d135      	bne.n	8006fba <_vfiprintf_r+0x1ce>
 8006f4e:	9b03      	ldr	r3, [sp, #12]
 8006f50:	1d1a      	adds	r2, r3, #4
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	9203      	str	r2, [sp, #12]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	bfb8      	it	lt
 8006f5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f5e:	3402      	adds	r4, #2
 8006f60:	9305      	str	r3, [sp, #20]
 8006f62:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007048 <_vfiprintf_r+0x25c>
 8006f66:	7821      	ldrb	r1, [r4, #0]
 8006f68:	2203      	movs	r2, #3
 8006f6a:	4650      	mov	r0, sl
 8006f6c:	f7f9 f958 	bl	8000220 <memchr>
 8006f70:	b140      	cbz	r0, 8006f84 <_vfiprintf_r+0x198>
 8006f72:	2340      	movs	r3, #64	; 0x40
 8006f74:	eba0 000a 	sub.w	r0, r0, sl
 8006f78:	fa03 f000 	lsl.w	r0, r3, r0
 8006f7c:	9b04      	ldr	r3, [sp, #16]
 8006f7e:	4303      	orrs	r3, r0
 8006f80:	3401      	adds	r4, #1
 8006f82:	9304      	str	r3, [sp, #16]
 8006f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f88:	482c      	ldr	r0, [pc, #176]	; (800703c <_vfiprintf_r+0x250>)
 8006f8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f8e:	2206      	movs	r2, #6
 8006f90:	f7f9 f946 	bl	8000220 <memchr>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	d03f      	beq.n	8007018 <_vfiprintf_r+0x22c>
 8006f98:	4b29      	ldr	r3, [pc, #164]	; (8007040 <_vfiprintf_r+0x254>)
 8006f9a:	bb1b      	cbnz	r3, 8006fe4 <_vfiprintf_r+0x1f8>
 8006f9c:	9b03      	ldr	r3, [sp, #12]
 8006f9e:	3307      	adds	r3, #7
 8006fa0:	f023 0307 	bic.w	r3, r3, #7
 8006fa4:	3308      	adds	r3, #8
 8006fa6:	9303      	str	r3, [sp, #12]
 8006fa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006faa:	443b      	add	r3, r7
 8006fac:	9309      	str	r3, [sp, #36]	; 0x24
 8006fae:	e767      	b.n	8006e80 <_vfiprintf_r+0x94>
 8006fb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	2001      	movs	r0, #1
 8006fb8:	e7a5      	b.n	8006f06 <_vfiprintf_r+0x11a>
 8006fba:	2300      	movs	r3, #0
 8006fbc:	3401      	adds	r4, #1
 8006fbe:	9305      	str	r3, [sp, #20]
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	f04f 0c0a 	mov.w	ip, #10
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fcc:	3a30      	subs	r2, #48	; 0x30
 8006fce:	2a09      	cmp	r2, #9
 8006fd0:	d903      	bls.n	8006fda <_vfiprintf_r+0x1ee>
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0c5      	beq.n	8006f62 <_vfiprintf_r+0x176>
 8006fd6:	9105      	str	r1, [sp, #20]
 8006fd8:	e7c3      	b.n	8006f62 <_vfiprintf_r+0x176>
 8006fda:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fde:	4604      	mov	r4, r0
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e7f0      	b.n	8006fc6 <_vfiprintf_r+0x1da>
 8006fe4:	ab03      	add	r3, sp, #12
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	462a      	mov	r2, r5
 8006fea:	4b16      	ldr	r3, [pc, #88]	; (8007044 <_vfiprintf_r+0x258>)
 8006fec:	a904      	add	r1, sp, #16
 8006fee:	4630      	mov	r0, r6
 8006ff0:	f7fd fee6 	bl	8004dc0 <_printf_float>
 8006ff4:	4607      	mov	r7, r0
 8006ff6:	1c78      	adds	r0, r7, #1
 8006ff8:	d1d6      	bne.n	8006fa8 <_vfiprintf_r+0x1bc>
 8006ffa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ffc:	07d9      	lsls	r1, r3, #31
 8006ffe:	d405      	bmi.n	800700c <_vfiprintf_r+0x220>
 8007000:	89ab      	ldrh	r3, [r5, #12]
 8007002:	059a      	lsls	r2, r3, #22
 8007004:	d402      	bmi.n	800700c <_vfiprintf_r+0x220>
 8007006:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007008:	f7ff fa34 	bl	8006474 <__retarget_lock_release_recursive>
 800700c:	89ab      	ldrh	r3, [r5, #12]
 800700e:	065b      	lsls	r3, r3, #25
 8007010:	f53f af12 	bmi.w	8006e38 <_vfiprintf_r+0x4c>
 8007014:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007016:	e711      	b.n	8006e3c <_vfiprintf_r+0x50>
 8007018:	ab03      	add	r3, sp, #12
 800701a:	9300      	str	r3, [sp, #0]
 800701c:	462a      	mov	r2, r5
 800701e:	4b09      	ldr	r3, [pc, #36]	; (8007044 <_vfiprintf_r+0x258>)
 8007020:	a904      	add	r1, sp, #16
 8007022:	4630      	mov	r0, r6
 8007024:	f7fe f970 	bl	8005308 <_printf_i>
 8007028:	e7e4      	b.n	8006ff4 <_vfiprintf_r+0x208>
 800702a:	bf00      	nop
 800702c:	08007820 	.word	0x08007820
 8007030:	08007840 	.word	0x08007840
 8007034:	08007800 	.word	0x08007800
 8007038:	080079bc 	.word	0x080079bc
 800703c:	080079c6 	.word	0x080079c6
 8007040:	08004dc1 	.word	0x08004dc1
 8007044:	08006dc7 	.word	0x08006dc7
 8007048:	080079c2 	.word	0x080079c2

0800704c <_sbrk_r>:
 800704c:	b538      	push	{r3, r4, r5, lr}
 800704e:	4d06      	ldr	r5, [pc, #24]	; (8007068 <_sbrk_r+0x1c>)
 8007050:	2300      	movs	r3, #0
 8007052:	4604      	mov	r4, r0
 8007054:	4608      	mov	r0, r1
 8007056:	602b      	str	r3, [r5, #0]
 8007058:	f7fa fafa 	bl	8001650 <_sbrk>
 800705c:	1c43      	adds	r3, r0, #1
 800705e:	d102      	bne.n	8007066 <_sbrk_r+0x1a>
 8007060:	682b      	ldr	r3, [r5, #0]
 8007062:	b103      	cbz	r3, 8007066 <_sbrk_r+0x1a>
 8007064:	6023      	str	r3, [r4, #0]
 8007066:	bd38      	pop	{r3, r4, r5, pc}
 8007068:	200002f8 	.word	0x200002f8

0800706c <__sread>:
 800706c:	b510      	push	{r4, lr}
 800706e:	460c      	mov	r4, r1
 8007070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007074:	f000 faa8 	bl	80075c8 <_read_r>
 8007078:	2800      	cmp	r0, #0
 800707a:	bfab      	itete	ge
 800707c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800707e:	89a3      	ldrhlt	r3, [r4, #12]
 8007080:	181b      	addge	r3, r3, r0
 8007082:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007086:	bfac      	ite	ge
 8007088:	6563      	strge	r3, [r4, #84]	; 0x54
 800708a:	81a3      	strhlt	r3, [r4, #12]
 800708c:	bd10      	pop	{r4, pc}

0800708e <__swrite>:
 800708e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007092:	461f      	mov	r7, r3
 8007094:	898b      	ldrh	r3, [r1, #12]
 8007096:	05db      	lsls	r3, r3, #23
 8007098:	4605      	mov	r5, r0
 800709a:	460c      	mov	r4, r1
 800709c:	4616      	mov	r6, r2
 800709e:	d505      	bpl.n	80070ac <__swrite+0x1e>
 80070a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070a4:	2302      	movs	r3, #2
 80070a6:	2200      	movs	r2, #0
 80070a8:	f000 f9f8 	bl	800749c <_lseek_r>
 80070ac:	89a3      	ldrh	r3, [r4, #12]
 80070ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070b6:	81a3      	strh	r3, [r4, #12]
 80070b8:	4632      	mov	r2, r6
 80070ba:	463b      	mov	r3, r7
 80070bc:	4628      	mov	r0, r5
 80070be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070c2:	f000 b869 	b.w	8007198 <_write_r>

080070c6 <__sseek>:
 80070c6:	b510      	push	{r4, lr}
 80070c8:	460c      	mov	r4, r1
 80070ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ce:	f000 f9e5 	bl	800749c <_lseek_r>
 80070d2:	1c43      	adds	r3, r0, #1
 80070d4:	89a3      	ldrh	r3, [r4, #12]
 80070d6:	bf15      	itete	ne
 80070d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80070da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80070de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80070e2:	81a3      	strheq	r3, [r4, #12]
 80070e4:	bf18      	it	ne
 80070e6:	81a3      	strhne	r3, [r4, #12]
 80070e8:	bd10      	pop	{r4, pc}

080070ea <__sclose>:
 80070ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ee:	f000 b8f1 	b.w	80072d4 <_close_r>
	...

080070f4 <__swbuf_r>:
 80070f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f6:	460e      	mov	r6, r1
 80070f8:	4614      	mov	r4, r2
 80070fa:	4605      	mov	r5, r0
 80070fc:	b118      	cbz	r0, 8007106 <__swbuf_r+0x12>
 80070fe:	6983      	ldr	r3, [r0, #24]
 8007100:	b90b      	cbnz	r3, 8007106 <__swbuf_r+0x12>
 8007102:	f7ff f913 	bl	800632c <__sinit>
 8007106:	4b21      	ldr	r3, [pc, #132]	; (800718c <__swbuf_r+0x98>)
 8007108:	429c      	cmp	r4, r3
 800710a:	d12b      	bne.n	8007164 <__swbuf_r+0x70>
 800710c:	686c      	ldr	r4, [r5, #4]
 800710e:	69a3      	ldr	r3, [r4, #24]
 8007110:	60a3      	str	r3, [r4, #8]
 8007112:	89a3      	ldrh	r3, [r4, #12]
 8007114:	071a      	lsls	r2, r3, #28
 8007116:	d52f      	bpl.n	8007178 <__swbuf_r+0x84>
 8007118:	6923      	ldr	r3, [r4, #16]
 800711a:	b36b      	cbz	r3, 8007178 <__swbuf_r+0x84>
 800711c:	6923      	ldr	r3, [r4, #16]
 800711e:	6820      	ldr	r0, [r4, #0]
 8007120:	1ac0      	subs	r0, r0, r3
 8007122:	6963      	ldr	r3, [r4, #20]
 8007124:	b2f6      	uxtb	r6, r6
 8007126:	4283      	cmp	r3, r0
 8007128:	4637      	mov	r7, r6
 800712a:	dc04      	bgt.n	8007136 <__swbuf_r+0x42>
 800712c:	4621      	mov	r1, r4
 800712e:	4628      	mov	r0, r5
 8007130:	f000 f966 	bl	8007400 <_fflush_r>
 8007134:	bb30      	cbnz	r0, 8007184 <__swbuf_r+0x90>
 8007136:	68a3      	ldr	r3, [r4, #8]
 8007138:	3b01      	subs	r3, #1
 800713a:	60a3      	str	r3, [r4, #8]
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	1c5a      	adds	r2, r3, #1
 8007140:	6022      	str	r2, [r4, #0]
 8007142:	701e      	strb	r6, [r3, #0]
 8007144:	6963      	ldr	r3, [r4, #20]
 8007146:	3001      	adds	r0, #1
 8007148:	4283      	cmp	r3, r0
 800714a:	d004      	beq.n	8007156 <__swbuf_r+0x62>
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	07db      	lsls	r3, r3, #31
 8007150:	d506      	bpl.n	8007160 <__swbuf_r+0x6c>
 8007152:	2e0a      	cmp	r6, #10
 8007154:	d104      	bne.n	8007160 <__swbuf_r+0x6c>
 8007156:	4621      	mov	r1, r4
 8007158:	4628      	mov	r0, r5
 800715a:	f000 f951 	bl	8007400 <_fflush_r>
 800715e:	b988      	cbnz	r0, 8007184 <__swbuf_r+0x90>
 8007160:	4638      	mov	r0, r7
 8007162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007164:	4b0a      	ldr	r3, [pc, #40]	; (8007190 <__swbuf_r+0x9c>)
 8007166:	429c      	cmp	r4, r3
 8007168:	d101      	bne.n	800716e <__swbuf_r+0x7a>
 800716a:	68ac      	ldr	r4, [r5, #8]
 800716c:	e7cf      	b.n	800710e <__swbuf_r+0x1a>
 800716e:	4b09      	ldr	r3, [pc, #36]	; (8007194 <__swbuf_r+0xa0>)
 8007170:	429c      	cmp	r4, r3
 8007172:	bf08      	it	eq
 8007174:	68ec      	ldreq	r4, [r5, #12]
 8007176:	e7ca      	b.n	800710e <__swbuf_r+0x1a>
 8007178:	4621      	mov	r1, r4
 800717a:	4628      	mov	r0, r5
 800717c:	f000 f81e 	bl	80071bc <__swsetup_r>
 8007180:	2800      	cmp	r0, #0
 8007182:	d0cb      	beq.n	800711c <__swbuf_r+0x28>
 8007184:	f04f 37ff 	mov.w	r7, #4294967295
 8007188:	e7ea      	b.n	8007160 <__swbuf_r+0x6c>
 800718a:	bf00      	nop
 800718c:	08007820 	.word	0x08007820
 8007190:	08007840 	.word	0x08007840
 8007194:	08007800 	.word	0x08007800

08007198 <_write_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d07      	ldr	r5, [pc, #28]	; (80071b8 <_write_r+0x20>)
 800719c:	4604      	mov	r4, r0
 800719e:	4608      	mov	r0, r1
 80071a0:	4611      	mov	r1, r2
 80071a2:	2200      	movs	r2, #0
 80071a4:	602a      	str	r2, [r5, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	f7fa f82a 	bl	8001200 <_write>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d102      	bne.n	80071b6 <_write_r+0x1e>
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	b103      	cbz	r3, 80071b6 <_write_r+0x1e>
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	200002f8 	.word	0x200002f8

080071bc <__swsetup_r>:
 80071bc:	4b32      	ldr	r3, [pc, #200]	; (8007288 <__swsetup_r+0xcc>)
 80071be:	b570      	push	{r4, r5, r6, lr}
 80071c0:	681d      	ldr	r5, [r3, #0]
 80071c2:	4606      	mov	r6, r0
 80071c4:	460c      	mov	r4, r1
 80071c6:	b125      	cbz	r5, 80071d2 <__swsetup_r+0x16>
 80071c8:	69ab      	ldr	r3, [r5, #24]
 80071ca:	b913      	cbnz	r3, 80071d2 <__swsetup_r+0x16>
 80071cc:	4628      	mov	r0, r5
 80071ce:	f7ff f8ad 	bl	800632c <__sinit>
 80071d2:	4b2e      	ldr	r3, [pc, #184]	; (800728c <__swsetup_r+0xd0>)
 80071d4:	429c      	cmp	r4, r3
 80071d6:	d10f      	bne.n	80071f8 <__swsetup_r+0x3c>
 80071d8:	686c      	ldr	r4, [r5, #4]
 80071da:	89a3      	ldrh	r3, [r4, #12]
 80071dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071e0:	0719      	lsls	r1, r3, #28
 80071e2:	d42c      	bmi.n	800723e <__swsetup_r+0x82>
 80071e4:	06dd      	lsls	r5, r3, #27
 80071e6:	d411      	bmi.n	800720c <__swsetup_r+0x50>
 80071e8:	2309      	movs	r3, #9
 80071ea:	6033      	str	r3, [r6, #0]
 80071ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80071f0:	81a3      	strh	r3, [r4, #12]
 80071f2:	f04f 30ff 	mov.w	r0, #4294967295
 80071f6:	e03e      	b.n	8007276 <__swsetup_r+0xba>
 80071f8:	4b25      	ldr	r3, [pc, #148]	; (8007290 <__swsetup_r+0xd4>)
 80071fa:	429c      	cmp	r4, r3
 80071fc:	d101      	bne.n	8007202 <__swsetup_r+0x46>
 80071fe:	68ac      	ldr	r4, [r5, #8]
 8007200:	e7eb      	b.n	80071da <__swsetup_r+0x1e>
 8007202:	4b24      	ldr	r3, [pc, #144]	; (8007294 <__swsetup_r+0xd8>)
 8007204:	429c      	cmp	r4, r3
 8007206:	bf08      	it	eq
 8007208:	68ec      	ldreq	r4, [r5, #12]
 800720a:	e7e6      	b.n	80071da <__swsetup_r+0x1e>
 800720c:	0758      	lsls	r0, r3, #29
 800720e:	d512      	bpl.n	8007236 <__swsetup_r+0x7a>
 8007210:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007212:	b141      	cbz	r1, 8007226 <__swsetup_r+0x6a>
 8007214:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007218:	4299      	cmp	r1, r3
 800721a:	d002      	beq.n	8007222 <__swsetup_r+0x66>
 800721c:	4630      	mov	r0, r6
 800721e:	f7ff fcdb 	bl	8006bd8 <_free_r>
 8007222:	2300      	movs	r3, #0
 8007224:	6363      	str	r3, [r4, #52]	; 0x34
 8007226:	89a3      	ldrh	r3, [r4, #12]
 8007228:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800722c:	81a3      	strh	r3, [r4, #12]
 800722e:	2300      	movs	r3, #0
 8007230:	6063      	str	r3, [r4, #4]
 8007232:	6923      	ldr	r3, [r4, #16]
 8007234:	6023      	str	r3, [r4, #0]
 8007236:	89a3      	ldrh	r3, [r4, #12]
 8007238:	f043 0308 	orr.w	r3, r3, #8
 800723c:	81a3      	strh	r3, [r4, #12]
 800723e:	6923      	ldr	r3, [r4, #16]
 8007240:	b94b      	cbnz	r3, 8007256 <__swsetup_r+0x9a>
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007248:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800724c:	d003      	beq.n	8007256 <__swsetup_r+0x9a>
 800724e:	4621      	mov	r1, r4
 8007250:	4630      	mov	r0, r6
 8007252:	f000 f95b 	bl	800750c <__smakebuf_r>
 8007256:	89a0      	ldrh	r0, [r4, #12]
 8007258:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800725c:	f010 0301 	ands.w	r3, r0, #1
 8007260:	d00a      	beq.n	8007278 <__swsetup_r+0xbc>
 8007262:	2300      	movs	r3, #0
 8007264:	60a3      	str	r3, [r4, #8]
 8007266:	6963      	ldr	r3, [r4, #20]
 8007268:	425b      	negs	r3, r3
 800726a:	61a3      	str	r3, [r4, #24]
 800726c:	6923      	ldr	r3, [r4, #16]
 800726e:	b943      	cbnz	r3, 8007282 <__swsetup_r+0xc6>
 8007270:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007274:	d1ba      	bne.n	80071ec <__swsetup_r+0x30>
 8007276:	bd70      	pop	{r4, r5, r6, pc}
 8007278:	0781      	lsls	r1, r0, #30
 800727a:	bf58      	it	pl
 800727c:	6963      	ldrpl	r3, [r4, #20]
 800727e:	60a3      	str	r3, [r4, #8]
 8007280:	e7f4      	b.n	800726c <__swsetup_r+0xb0>
 8007282:	2000      	movs	r0, #0
 8007284:	e7f7      	b.n	8007276 <__swsetup_r+0xba>
 8007286:	bf00      	nop
 8007288:	20000010 	.word	0x20000010
 800728c:	08007820 	.word	0x08007820
 8007290:	08007840 	.word	0x08007840
 8007294:	08007800 	.word	0x08007800

08007298 <__assert_func>:
 8007298:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800729a:	4614      	mov	r4, r2
 800729c:	461a      	mov	r2, r3
 800729e:	4b09      	ldr	r3, [pc, #36]	; (80072c4 <__assert_func+0x2c>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4605      	mov	r5, r0
 80072a4:	68d8      	ldr	r0, [r3, #12]
 80072a6:	b14c      	cbz	r4, 80072bc <__assert_func+0x24>
 80072a8:	4b07      	ldr	r3, [pc, #28]	; (80072c8 <__assert_func+0x30>)
 80072aa:	9100      	str	r1, [sp, #0]
 80072ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80072b0:	4906      	ldr	r1, [pc, #24]	; (80072cc <__assert_func+0x34>)
 80072b2:	462b      	mov	r3, r5
 80072b4:	f000 f8e0 	bl	8007478 <fiprintf>
 80072b8:	f000 f9a5 	bl	8007606 <abort>
 80072bc:	4b04      	ldr	r3, [pc, #16]	; (80072d0 <__assert_func+0x38>)
 80072be:	461c      	mov	r4, r3
 80072c0:	e7f3      	b.n	80072aa <__assert_func+0x12>
 80072c2:	bf00      	nop
 80072c4:	20000010 	.word	0x20000010
 80072c8:	080079cd 	.word	0x080079cd
 80072cc:	080079da 	.word	0x080079da
 80072d0:	08007a08 	.word	0x08007a08

080072d4 <_close_r>:
 80072d4:	b538      	push	{r3, r4, r5, lr}
 80072d6:	4d06      	ldr	r5, [pc, #24]	; (80072f0 <_close_r+0x1c>)
 80072d8:	2300      	movs	r3, #0
 80072da:	4604      	mov	r4, r0
 80072dc:	4608      	mov	r0, r1
 80072de:	602b      	str	r3, [r5, #0]
 80072e0:	f7fa f981 	bl	80015e6 <_close>
 80072e4:	1c43      	adds	r3, r0, #1
 80072e6:	d102      	bne.n	80072ee <_close_r+0x1a>
 80072e8:	682b      	ldr	r3, [r5, #0]
 80072ea:	b103      	cbz	r3, 80072ee <_close_r+0x1a>
 80072ec:	6023      	str	r3, [r4, #0]
 80072ee:	bd38      	pop	{r3, r4, r5, pc}
 80072f0:	200002f8 	.word	0x200002f8

080072f4 <__sflush_r>:
 80072f4:	898a      	ldrh	r2, [r1, #12]
 80072f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072fa:	4605      	mov	r5, r0
 80072fc:	0710      	lsls	r0, r2, #28
 80072fe:	460c      	mov	r4, r1
 8007300:	d458      	bmi.n	80073b4 <__sflush_r+0xc0>
 8007302:	684b      	ldr	r3, [r1, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	dc05      	bgt.n	8007314 <__sflush_r+0x20>
 8007308:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800730a:	2b00      	cmp	r3, #0
 800730c:	dc02      	bgt.n	8007314 <__sflush_r+0x20>
 800730e:	2000      	movs	r0, #0
 8007310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007314:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007316:	2e00      	cmp	r6, #0
 8007318:	d0f9      	beq.n	800730e <__sflush_r+0x1a>
 800731a:	2300      	movs	r3, #0
 800731c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007320:	682f      	ldr	r7, [r5, #0]
 8007322:	602b      	str	r3, [r5, #0]
 8007324:	d032      	beq.n	800738c <__sflush_r+0x98>
 8007326:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007328:	89a3      	ldrh	r3, [r4, #12]
 800732a:	075a      	lsls	r2, r3, #29
 800732c:	d505      	bpl.n	800733a <__sflush_r+0x46>
 800732e:	6863      	ldr	r3, [r4, #4]
 8007330:	1ac0      	subs	r0, r0, r3
 8007332:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007334:	b10b      	cbz	r3, 800733a <__sflush_r+0x46>
 8007336:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007338:	1ac0      	subs	r0, r0, r3
 800733a:	2300      	movs	r3, #0
 800733c:	4602      	mov	r2, r0
 800733e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007340:	6a21      	ldr	r1, [r4, #32]
 8007342:	4628      	mov	r0, r5
 8007344:	47b0      	blx	r6
 8007346:	1c43      	adds	r3, r0, #1
 8007348:	89a3      	ldrh	r3, [r4, #12]
 800734a:	d106      	bne.n	800735a <__sflush_r+0x66>
 800734c:	6829      	ldr	r1, [r5, #0]
 800734e:	291d      	cmp	r1, #29
 8007350:	d82c      	bhi.n	80073ac <__sflush_r+0xb8>
 8007352:	4a2a      	ldr	r2, [pc, #168]	; (80073fc <__sflush_r+0x108>)
 8007354:	40ca      	lsrs	r2, r1
 8007356:	07d6      	lsls	r6, r2, #31
 8007358:	d528      	bpl.n	80073ac <__sflush_r+0xb8>
 800735a:	2200      	movs	r2, #0
 800735c:	6062      	str	r2, [r4, #4]
 800735e:	04d9      	lsls	r1, r3, #19
 8007360:	6922      	ldr	r2, [r4, #16]
 8007362:	6022      	str	r2, [r4, #0]
 8007364:	d504      	bpl.n	8007370 <__sflush_r+0x7c>
 8007366:	1c42      	adds	r2, r0, #1
 8007368:	d101      	bne.n	800736e <__sflush_r+0x7a>
 800736a:	682b      	ldr	r3, [r5, #0]
 800736c:	b903      	cbnz	r3, 8007370 <__sflush_r+0x7c>
 800736e:	6560      	str	r0, [r4, #84]	; 0x54
 8007370:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007372:	602f      	str	r7, [r5, #0]
 8007374:	2900      	cmp	r1, #0
 8007376:	d0ca      	beq.n	800730e <__sflush_r+0x1a>
 8007378:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800737c:	4299      	cmp	r1, r3
 800737e:	d002      	beq.n	8007386 <__sflush_r+0x92>
 8007380:	4628      	mov	r0, r5
 8007382:	f7ff fc29 	bl	8006bd8 <_free_r>
 8007386:	2000      	movs	r0, #0
 8007388:	6360      	str	r0, [r4, #52]	; 0x34
 800738a:	e7c1      	b.n	8007310 <__sflush_r+0x1c>
 800738c:	6a21      	ldr	r1, [r4, #32]
 800738e:	2301      	movs	r3, #1
 8007390:	4628      	mov	r0, r5
 8007392:	47b0      	blx	r6
 8007394:	1c41      	adds	r1, r0, #1
 8007396:	d1c7      	bne.n	8007328 <__sflush_r+0x34>
 8007398:	682b      	ldr	r3, [r5, #0]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d0c4      	beq.n	8007328 <__sflush_r+0x34>
 800739e:	2b1d      	cmp	r3, #29
 80073a0:	d001      	beq.n	80073a6 <__sflush_r+0xb2>
 80073a2:	2b16      	cmp	r3, #22
 80073a4:	d101      	bne.n	80073aa <__sflush_r+0xb6>
 80073a6:	602f      	str	r7, [r5, #0]
 80073a8:	e7b1      	b.n	800730e <__sflush_r+0x1a>
 80073aa:	89a3      	ldrh	r3, [r4, #12]
 80073ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073b0:	81a3      	strh	r3, [r4, #12]
 80073b2:	e7ad      	b.n	8007310 <__sflush_r+0x1c>
 80073b4:	690f      	ldr	r7, [r1, #16]
 80073b6:	2f00      	cmp	r7, #0
 80073b8:	d0a9      	beq.n	800730e <__sflush_r+0x1a>
 80073ba:	0793      	lsls	r3, r2, #30
 80073bc:	680e      	ldr	r6, [r1, #0]
 80073be:	bf08      	it	eq
 80073c0:	694b      	ldreq	r3, [r1, #20]
 80073c2:	600f      	str	r7, [r1, #0]
 80073c4:	bf18      	it	ne
 80073c6:	2300      	movne	r3, #0
 80073c8:	eba6 0807 	sub.w	r8, r6, r7
 80073cc:	608b      	str	r3, [r1, #8]
 80073ce:	f1b8 0f00 	cmp.w	r8, #0
 80073d2:	dd9c      	ble.n	800730e <__sflush_r+0x1a>
 80073d4:	6a21      	ldr	r1, [r4, #32]
 80073d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80073d8:	4643      	mov	r3, r8
 80073da:	463a      	mov	r2, r7
 80073dc:	4628      	mov	r0, r5
 80073de:	47b0      	blx	r6
 80073e0:	2800      	cmp	r0, #0
 80073e2:	dc06      	bgt.n	80073f2 <__sflush_r+0xfe>
 80073e4:	89a3      	ldrh	r3, [r4, #12]
 80073e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073ea:	81a3      	strh	r3, [r4, #12]
 80073ec:	f04f 30ff 	mov.w	r0, #4294967295
 80073f0:	e78e      	b.n	8007310 <__sflush_r+0x1c>
 80073f2:	4407      	add	r7, r0
 80073f4:	eba8 0800 	sub.w	r8, r8, r0
 80073f8:	e7e9      	b.n	80073ce <__sflush_r+0xda>
 80073fa:	bf00      	nop
 80073fc:	20400001 	.word	0x20400001

08007400 <_fflush_r>:
 8007400:	b538      	push	{r3, r4, r5, lr}
 8007402:	690b      	ldr	r3, [r1, #16]
 8007404:	4605      	mov	r5, r0
 8007406:	460c      	mov	r4, r1
 8007408:	b913      	cbnz	r3, 8007410 <_fflush_r+0x10>
 800740a:	2500      	movs	r5, #0
 800740c:	4628      	mov	r0, r5
 800740e:	bd38      	pop	{r3, r4, r5, pc}
 8007410:	b118      	cbz	r0, 800741a <_fflush_r+0x1a>
 8007412:	6983      	ldr	r3, [r0, #24]
 8007414:	b90b      	cbnz	r3, 800741a <_fflush_r+0x1a>
 8007416:	f7fe ff89 	bl	800632c <__sinit>
 800741a:	4b14      	ldr	r3, [pc, #80]	; (800746c <_fflush_r+0x6c>)
 800741c:	429c      	cmp	r4, r3
 800741e:	d11b      	bne.n	8007458 <_fflush_r+0x58>
 8007420:	686c      	ldr	r4, [r5, #4]
 8007422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d0ef      	beq.n	800740a <_fflush_r+0xa>
 800742a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800742c:	07d0      	lsls	r0, r2, #31
 800742e:	d404      	bmi.n	800743a <_fflush_r+0x3a>
 8007430:	0599      	lsls	r1, r3, #22
 8007432:	d402      	bmi.n	800743a <_fflush_r+0x3a>
 8007434:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007436:	f7ff f81c 	bl	8006472 <__retarget_lock_acquire_recursive>
 800743a:	4628      	mov	r0, r5
 800743c:	4621      	mov	r1, r4
 800743e:	f7ff ff59 	bl	80072f4 <__sflush_r>
 8007442:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007444:	07da      	lsls	r2, r3, #31
 8007446:	4605      	mov	r5, r0
 8007448:	d4e0      	bmi.n	800740c <_fflush_r+0xc>
 800744a:	89a3      	ldrh	r3, [r4, #12]
 800744c:	059b      	lsls	r3, r3, #22
 800744e:	d4dd      	bmi.n	800740c <_fflush_r+0xc>
 8007450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007452:	f7ff f80f 	bl	8006474 <__retarget_lock_release_recursive>
 8007456:	e7d9      	b.n	800740c <_fflush_r+0xc>
 8007458:	4b05      	ldr	r3, [pc, #20]	; (8007470 <_fflush_r+0x70>)
 800745a:	429c      	cmp	r4, r3
 800745c:	d101      	bne.n	8007462 <_fflush_r+0x62>
 800745e:	68ac      	ldr	r4, [r5, #8]
 8007460:	e7df      	b.n	8007422 <_fflush_r+0x22>
 8007462:	4b04      	ldr	r3, [pc, #16]	; (8007474 <_fflush_r+0x74>)
 8007464:	429c      	cmp	r4, r3
 8007466:	bf08      	it	eq
 8007468:	68ec      	ldreq	r4, [r5, #12]
 800746a:	e7da      	b.n	8007422 <_fflush_r+0x22>
 800746c:	08007820 	.word	0x08007820
 8007470:	08007840 	.word	0x08007840
 8007474:	08007800 	.word	0x08007800

08007478 <fiprintf>:
 8007478:	b40e      	push	{r1, r2, r3}
 800747a:	b503      	push	{r0, r1, lr}
 800747c:	4601      	mov	r1, r0
 800747e:	ab03      	add	r3, sp, #12
 8007480:	4805      	ldr	r0, [pc, #20]	; (8007498 <fiprintf+0x20>)
 8007482:	f853 2b04 	ldr.w	r2, [r3], #4
 8007486:	6800      	ldr	r0, [r0, #0]
 8007488:	9301      	str	r3, [sp, #4]
 800748a:	f7ff fcaf 	bl	8006dec <_vfiprintf_r>
 800748e:	b002      	add	sp, #8
 8007490:	f85d eb04 	ldr.w	lr, [sp], #4
 8007494:	b003      	add	sp, #12
 8007496:	4770      	bx	lr
 8007498:	20000010 	.word	0x20000010

0800749c <_lseek_r>:
 800749c:	b538      	push	{r3, r4, r5, lr}
 800749e:	4d07      	ldr	r5, [pc, #28]	; (80074bc <_lseek_r+0x20>)
 80074a0:	4604      	mov	r4, r0
 80074a2:	4608      	mov	r0, r1
 80074a4:	4611      	mov	r1, r2
 80074a6:	2200      	movs	r2, #0
 80074a8:	602a      	str	r2, [r5, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	f7fa f8c2 	bl	8001634 <_lseek>
 80074b0:	1c43      	adds	r3, r0, #1
 80074b2:	d102      	bne.n	80074ba <_lseek_r+0x1e>
 80074b4:	682b      	ldr	r3, [r5, #0]
 80074b6:	b103      	cbz	r3, 80074ba <_lseek_r+0x1e>
 80074b8:	6023      	str	r3, [r4, #0]
 80074ba:	bd38      	pop	{r3, r4, r5, pc}
 80074bc:	200002f8 	.word	0x200002f8

080074c0 <__swhatbuf_r>:
 80074c0:	b570      	push	{r4, r5, r6, lr}
 80074c2:	460e      	mov	r6, r1
 80074c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c8:	2900      	cmp	r1, #0
 80074ca:	b096      	sub	sp, #88	; 0x58
 80074cc:	4614      	mov	r4, r2
 80074ce:	461d      	mov	r5, r3
 80074d0:	da08      	bge.n	80074e4 <__swhatbuf_r+0x24>
 80074d2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80074d6:	2200      	movs	r2, #0
 80074d8:	602a      	str	r2, [r5, #0]
 80074da:	061a      	lsls	r2, r3, #24
 80074dc:	d410      	bmi.n	8007500 <__swhatbuf_r+0x40>
 80074de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074e2:	e00e      	b.n	8007502 <__swhatbuf_r+0x42>
 80074e4:	466a      	mov	r2, sp
 80074e6:	f000 f895 	bl	8007614 <_fstat_r>
 80074ea:	2800      	cmp	r0, #0
 80074ec:	dbf1      	blt.n	80074d2 <__swhatbuf_r+0x12>
 80074ee:	9a01      	ldr	r2, [sp, #4]
 80074f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80074f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80074f8:	425a      	negs	r2, r3
 80074fa:	415a      	adcs	r2, r3
 80074fc:	602a      	str	r2, [r5, #0]
 80074fe:	e7ee      	b.n	80074de <__swhatbuf_r+0x1e>
 8007500:	2340      	movs	r3, #64	; 0x40
 8007502:	2000      	movs	r0, #0
 8007504:	6023      	str	r3, [r4, #0]
 8007506:	b016      	add	sp, #88	; 0x58
 8007508:	bd70      	pop	{r4, r5, r6, pc}
	...

0800750c <__smakebuf_r>:
 800750c:	898b      	ldrh	r3, [r1, #12]
 800750e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007510:	079d      	lsls	r5, r3, #30
 8007512:	4606      	mov	r6, r0
 8007514:	460c      	mov	r4, r1
 8007516:	d507      	bpl.n	8007528 <__smakebuf_r+0x1c>
 8007518:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800751c:	6023      	str	r3, [r4, #0]
 800751e:	6123      	str	r3, [r4, #16]
 8007520:	2301      	movs	r3, #1
 8007522:	6163      	str	r3, [r4, #20]
 8007524:	b002      	add	sp, #8
 8007526:	bd70      	pop	{r4, r5, r6, pc}
 8007528:	ab01      	add	r3, sp, #4
 800752a:	466a      	mov	r2, sp
 800752c:	f7ff ffc8 	bl	80074c0 <__swhatbuf_r>
 8007530:	9900      	ldr	r1, [sp, #0]
 8007532:	4605      	mov	r5, r0
 8007534:	4630      	mov	r0, r6
 8007536:	f7ff fbbb 	bl	8006cb0 <_malloc_r>
 800753a:	b948      	cbnz	r0, 8007550 <__smakebuf_r+0x44>
 800753c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007540:	059a      	lsls	r2, r3, #22
 8007542:	d4ef      	bmi.n	8007524 <__smakebuf_r+0x18>
 8007544:	f023 0303 	bic.w	r3, r3, #3
 8007548:	f043 0302 	orr.w	r3, r3, #2
 800754c:	81a3      	strh	r3, [r4, #12]
 800754e:	e7e3      	b.n	8007518 <__smakebuf_r+0xc>
 8007550:	4b0d      	ldr	r3, [pc, #52]	; (8007588 <__smakebuf_r+0x7c>)
 8007552:	62b3      	str	r3, [r6, #40]	; 0x28
 8007554:	89a3      	ldrh	r3, [r4, #12]
 8007556:	6020      	str	r0, [r4, #0]
 8007558:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800755c:	81a3      	strh	r3, [r4, #12]
 800755e:	9b00      	ldr	r3, [sp, #0]
 8007560:	6163      	str	r3, [r4, #20]
 8007562:	9b01      	ldr	r3, [sp, #4]
 8007564:	6120      	str	r0, [r4, #16]
 8007566:	b15b      	cbz	r3, 8007580 <__smakebuf_r+0x74>
 8007568:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800756c:	4630      	mov	r0, r6
 800756e:	f000 f863 	bl	8007638 <_isatty_r>
 8007572:	b128      	cbz	r0, 8007580 <__smakebuf_r+0x74>
 8007574:	89a3      	ldrh	r3, [r4, #12]
 8007576:	f023 0303 	bic.w	r3, r3, #3
 800757a:	f043 0301 	orr.w	r3, r3, #1
 800757e:	81a3      	strh	r3, [r4, #12]
 8007580:	89a0      	ldrh	r0, [r4, #12]
 8007582:	4305      	orrs	r5, r0
 8007584:	81a5      	strh	r5, [r4, #12]
 8007586:	e7cd      	b.n	8007524 <__smakebuf_r+0x18>
 8007588:	080062c5 	.word	0x080062c5

0800758c <__ascii_mbtowc>:
 800758c:	b082      	sub	sp, #8
 800758e:	b901      	cbnz	r1, 8007592 <__ascii_mbtowc+0x6>
 8007590:	a901      	add	r1, sp, #4
 8007592:	b142      	cbz	r2, 80075a6 <__ascii_mbtowc+0x1a>
 8007594:	b14b      	cbz	r3, 80075aa <__ascii_mbtowc+0x1e>
 8007596:	7813      	ldrb	r3, [r2, #0]
 8007598:	600b      	str	r3, [r1, #0]
 800759a:	7812      	ldrb	r2, [r2, #0]
 800759c:	1e10      	subs	r0, r2, #0
 800759e:	bf18      	it	ne
 80075a0:	2001      	movne	r0, #1
 80075a2:	b002      	add	sp, #8
 80075a4:	4770      	bx	lr
 80075a6:	4610      	mov	r0, r2
 80075a8:	e7fb      	b.n	80075a2 <__ascii_mbtowc+0x16>
 80075aa:	f06f 0001 	mvn.w	r0, #1
 80075ae:	e7f8      	b.n	80075a2 <__ascii_mbtowc+0x16>

080075b0 <__malloc_lock>:
 80075b0:	4801      	ldr	r0, [pc, #4]	; (80075b8 <__malloc_lock+0x8>)
 80075b2:	f7fe bf5e 	b.w	8006472 <__retarget_lock_acquire_recursive>
 80075b6:	bf00      	nop
 80075b8:	200002ec 	.word	0x200002ec

080075bc <__malloc_unlock>:
 80075bc:	4801      	ldr	r0, [pc, #4]	; (80075c4 <__malloc_unlock+0x8>)
 80075be:	f7fe bf59 	b.w	8006474 <__retarget_lock_release_recursive>
 80075c2:	bf00      	nop
 80075c4:	200002ec 	.word	0x200002ec

080075c8 <_read_r>:
 80075c8:	b538      	push	{r3, r4, r5, lr}
 80075ca:	4d07      	ldr	r5, [pc, #28]	; (80075e8 <_read_r+0x20>)
 80075cc:	4604      	mov	r4, r0
 80075ce:	4608      	mov	r0, r1
 80075d0:	4611      	mov	r1, r2
 80075d2:	2200      	movs	r2, #0
 80075d4:	602a      	str	r2, [r5, #0]
 80075d6:	461a      	mov	r2, r3
 80075d8:	f7f9 ffe8 	bl	80015ac <_read>
 80075dc:	1c43      	adds	r3, r0, #1
 80075de:	d102      	bne.n	80075e6 <_read_r+0x1e>
 80075e0:	682b      	ldr	r3, [r5, #0]
 80075e2:	b103      	cbz	r3, 80075e6 <_read_r+0x1e>
 80075e4:	6023      	str	r3, [r4, #0]
 80075e6:	bd38      	pop	{r3, r4, r5, pc}
 80075e8:	200002f8 	.word	0x200002f8

080075ec <__ascii_wctomb>:
 80075ec:	b149      	cbz	r1, 8007602 <__ascii_wctomb+0x16>
 80075ee:	2aff      	cmp	r2, #255	; 0xff
 80075f0:	bf85      	ittet	hi
 80075f2:	238a      	movhi	r3, #138	; 0x8a
 80075f4:	6003      	strhi	r3, [r0, #0]
 80075f6:	700a      	strbls	r2, [r1, #0]
 80075f8:	f04f 30ff 	movhi.w	r0, #4294967295
 80075fc:	bf98      	it	ls
 80075fe:	2001      	movls	r0, #1
 8007600:	4770      	bx	lr
 8007602:	4608      	mov	r0, r1
 8007604:	4770      	bx	lr

08007606 <abort>:
 8007606:	b508      	push	{r3, lr}
 8007608:	2006      	movs	r0, #6
 800760a:	f000 f84d 	bl	80076a8 <raise>
 800760e:	2001      	movs	r0, #1
 8007610:	f7f9 ffc2 	bl	8001598 <_exit>

08007614 <_fstat_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	4d07      	ldr	r5, [pc, #28]	; (8007634 <_fstat_r+0x20>)
 8007618:	2300      	movs	r3, #0
 800761a:	4604      	mov	r4, r0
 800761c:	4608      	mov	r0, r1
 800761e:	4611      	mov	r1, r2
 8007620:	602b      	str	r3, [r5, #0]
 8007622:	f7f9 ffec 	bl	80015fe <_fstat>
 8007626:	1c43      	adds	r3, r0, #1
 8007628:	d102      	bne.n	8007630 <_fstat_r+0x1c>
 800762a:	682b      	ldr	r3, [r5, #0]
 800762c:	b103      	cbz	r3, 8007630 <_fstat_r+0x1c>
 800762e:	6023      	str	r3, [r4, #0]
 8007630:	bd38      	pop	{r3, r4, r5, pc}
 8007632:	bf00      	nop
 8007634:	200002f8 	.word	0x200002f8

08007638 <_isatty_r>:
 8007638:	b538      	push	{r3, r4, r5, lr}
 800763a:	4d06      	ldr	r5, [pc, #24]	; (8007654 <_isatty_r+0x1c>)
 800763c:	2300      	movs	r3, #0
 800763e:	4604      	mov	r4, r0
 8007640:	4608      	mov	r0, r1
 8007642:	602b      	str	r3, [r5, #0]
 8007644:	f7f9 ffeb 	bl	800161e <_isatty>
 8007648:	1c43      	adds	r3, r0, #1
 800764a:	d102      	bne.n	8007652 <_isatty_r+0x1a>
 800764c:	682b      	ldr	r3, [r5, #0]
 800764e:	b103      	cbz	r3, 8007652 <_isatty_r+0x1a>
 8007650:	6023      	str	r3, [r4, #0]
 8007652:	bd38      	pop	{r3, r4, r5, pc}
 8007654:	200002f8 	.word	0x200002f8

08007658 <_raise_r>:
 8007658:	291f      	cmp	r1, #31
 800765a:	b538      	push	{r3, r4, r5, lr}
 800765c:	4604      	mov	r4, r0
 800765e:	460d      	mov	r5, r1
 8007660:	d904      	bls.n	800766c <_raise_r+0x14>
 8007662:	2316      	movs	r3, #22
 8007664:	6003      	str	r3, [r0, #0]
 8007666:	f04f 30ff 	mov.w	r0, #4294967295
 800766a:	bd38      	pop	{r3, r4, r5, pc}
 800766c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800766e:	b112      	cbz	r2, 8007676 <_raise_r+0x1e>
 8007670:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007674:	b94b      	cbnz	r3, 800768a <_raise_r+0x32>
 8007676:	4620      	mov	r0, r4
 8007678:	f000 f830 	bl	80076dc <_getpid_r>
 800767c:	462a      	mov	r2, r5
 800767e:	4601      	mov	r1, r0
 8007680:	4620      	mov	r0, r4
 8007682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007686:	f000 b817 	b.w	80076b8 <_kill_r>
 800768a:	2b01      	cmp	r3, #1
 800768c:	d00a      	beq.n	80076a4 <_raise_r+0x4c>
 800768e:	1c59      	adds	r1, r3, #1
 8007690:	d103      	bne.n	800769a <_raise_r+0x42>
 8007692:	2316      	movs	r3, #22
 8007694:	6003      	str	r3, [r0, #0]
 8007696:	2001      	movs	r0, #1
 8007698:	e7e7      	b.n	800766a <_raise_r+0x12>
 800769a:	2400      	movs	r4, #0
 800769c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80076a0:	4628      	mov	r0, r5
 80076a2:	4798      	blx	r3
 80076a4:	2000      	movs	r0, #0
 80076a6:	e7e0      	b.n	800766a <_raise_r+0x12>

080076a8 <raise>:
 80076a8:	4b02      	ldr	r3, [pc, #8]	; (80076b4 <raise+0xc>)
 80076aa:	4601      	mov	r1, r0
 80076ac:	6818      	ldr	r0, [r3, #0]
 80076ae:	f7ff bfd3 	b.w	8007658 <_raise_r>
 80076b2:	bf00      	nop
 80076b4:	20000010 	.word	0x20000010

080076b8 <_kill_r>:
 80076b8:	b538      	push	{r3, r4, r5, lr}
 80076ba:	4d07      	ldr	r5, [pc, #28]	; (80076d8 <_kill_r+0x20>)
 80076bc:	2300      	movs	r3, #0
 80076be:	4604      	mov	r4, r0
 80076c0:	4608      	mov	r0, r1
 80076c2:	4611      	mov	r1, r2
 80076c4:	602b      	str	r3, [r5, #0]
 80076c6:	f7f9 ff57 	bl	8001578 <_kill>
 80076ca:	1c43      	adds	r3, r0, #1
 80076cc:	d102      	bne.n	80076d4 <_kill_r+0x1c>
 80076ce:	682b      	ldr	r3, [r5, #0]
 80076d0:	b103      	cbz	r3, 80076d4 <_kill_r+0x1c>
 80076d2:	6023      	str	r3, [r4, #0]
 80076d4:	bd38      	pop	{r3, r4, r5, pc}
 80076d6:	bf00      	nop
 80076d8:	200002f8 	.word	0x200002f8

080076dc <_getpid_r>:
 80076dc:	f7f9 bf44 	b.w	8001568 <_getpid>

080076e0 <_init>:
 80076e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076e2:	bf00      	nop
 80076e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076e6:	bc08      	pop	{r3}
 80076e8:	469e      	mov	lr, r3
 80076ea:	4770      	bx	lr

080076ec <_fini>:
 80076ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ee:	bf00      	nop
 80076f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076f2:	bc08      	pop	{r3}
 80076f4:	469e      	mov	lr, r3
 80076f6:	4770      	bx	lr
