<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=UTF-8">
    <title>CH32V00xxx</title>
    <script>
      var found=[];
      function search(){
        resetContent();
        var elements=document.getElementsByClassName("content");
        var searchText=document.getElementById("search-field").value;
        for(var i=0; i<elements.length; i++){
          if(elements[i].textContent.indexOf(searchText)!==-1){
            expandDetails(elements[i]);
            if(elements[i].innerText.indexOf(searchText)!==-1){
              elements[i].style.background='yellow';
            }
            found.push(elements[i]);
          }
        }
      }
      function resetContent(){
        for(var i=0;i<found.length;i++){
          found[i].style.background='transparent';
        }
        var details=document.getElementsByTagName("DETAILS");
        for(var i=0;i<details.length;i++){
          details[i].removeAttribute("open");
        }
        found=[];
      }
      function expandDetails(element){
        var tagName=element.tagName;
        if(tagName==='BODY'){
          return;
        }
        if(tagName==='DETAILS'){
          element.setAttribute("open","");
        }
        expandDetails(element.parentElement);
      }
    </script>
  </head>
  <body>
    <H1>CH32V00xxx</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">PWR</b>// Power control</summary>
<ul>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">CTLR</b>//   Power control register (PWR_CTRL)</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">PDDS</b> (def=0x0)    //    Power Down Deep Sleep
</li>
<li class="content">
[4]<b style="margin: 20px;">PVDE</b> (def=0x0)    //    Power Voltage Detector Enable
</li>
<li class="content">
[5:7]<b style="margin: 20px;">PLS</b> (def=0x0)    //    PVD Level Selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007004<b style="margin: 20px;">CSR</b>//   Power control state register (PWR_CSR)</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">PVDO</b> (def=0x0)    //    PVD Output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007008<b style="margin: 20px;">AWUCSR</b>//   Automatic wake-up control state register (PWR_AWUCSR)</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">AWUEN</b> (def=0x0)    //    Automatic wake-up enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000700C<b style="margin: 20px;">AWUWR</b>//   Automatic wake window comparison value register (PWR_AWUWR)</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">AWUWR</b> (def=0x3F)    //    AWU window value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007010<b style="margin: 20px;">AWUPSC</b>//   Automatic wake-up prescaler register (PWR_AWUPSC)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AWUPSC</b> (def=0x0)    //    Wake-up prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[17]  <b>PVD</b>    //    PVD through EXTI line detection interrupt</li>
<li>[21]  <b>AWU</b>    //    AWU global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">RCC</b>// Reset and clock control</summary>
<ul>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">CTLR</b>//   Clock control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HSION</b> (def=0x1)    //    Internal High Speed clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">HSIRDY</b> (def=0x1)    //    Internal High Speed clock ready flag
</li>
<li class="content">
[3:7]<b style="margin: 20px;">HSITRIM</b> (def=0x10)    //    Internal High Speed clock trimming
</li>
<li class="content">
[8:15]<b style="margin: 20px;">HSICAL</b> (def=0x0)    //    Internal High Speed clock Calibration
</li>
<li class="content">
[16]<b style="margin: 20px;">HSEON</b> (def=0x0)    //    External High Speed clock enable
</li>
<li class="content">
[17]<b style="margin: 20px;">HSERDY</b> (def=0x0)    //    External High Speed clock ready flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HSEBYP</b> (def=0x0)    //    External High Speed clock Bypass
</li>
<li class="content">
[19]<b style="margin: 20px;">CSSON</b> (def=0x0)    //    Clock Security System enable
</li>
<li class="content">
[24]<b style="margin: 20px;">PLLON</b> (def=0x0)    //    PLL enable
</li>
<li class="content">
[25]<b style="margin: 20px;">PLLRDY</b> (def=0x0)    //    PLL clock ready flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021004<b style="margin: 20px;">CFGR0</b>//   Clock configuration register (RCC_CFGR0)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">SW</b> (def=0x0)    //    System clock Switch
</li>
<li class="content">
[2:3]<b style="margin: 20px;">SWS</b> (def=0x0)    //    System Clock Switch Status
</li>
<li class="content">
[4:7]<b style="margin: 20px;">HPRE</b> (def=0x2)    //    AHB prescaler
</li>
<li class="content">
[11:15]<b style="margin: 20px;">ADCPRE</b> (def=0x0)    //    ADC prescaler
</li>
<li class="content">
[16]<b style="margin: 20px;">PLLSRC</b> (def=0x0)    //    PLL entry clock source
</li>
<li class="content">
[24:26]<b style="margin: 20px;">MCO</b> (def=0x0)    //    Microcontroller clock output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021008<b style="margin: 20px;">INTR</b>//   Clock interrupt register (RCC_INTR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSIRDYF</b> (def=0x0)    //    LSI Ready Interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HSIRDYF</b> (def=0x0)    //    HSI Ready Interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">HSERDYF</b> (def=0x0)    //    HSE Ready Interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">PLLRDYF</b> (def=0x0)    //    PLL Ready Interrupt flag
</li>
<li class="content">
[7]<b style="margin: 20px;">CSSF</b> (def=0x0)    //    Clock Security System Interrupt flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LSIRDYIE</b> (def=0x0)    //    LSI Ready Interrupt Enable
</li>
<li class="content">
[10]<b style="margin: 20px;">HSIRDYIE</b> (def=0x0)    //    HSI Ready Interrupt Enable
</li>
<li class="content">
[11]<b style="margin: 20px;">HSERDYIE</b> (def=0x0)    //    HSE Ready Interrupt Enable
</li>
<li class="content">
[12]<b style="margin: 20px;">PLLRDYIE</b> (def=0x0)    //    PLL Ready Interrupt Enable
</li>
<li class="content">
[16]<b style="margin: 20px;">LSIRDYC</b> (def=0x0)    //    LSI Ready Interrupt Clear
</li>
<li class="content">
[18]<b style="margin: 20px;">HSIRDYC</b> (def=0x0)    //    HSI Ready Interrupt Clear
</li>
<li class="content">
[19]<b style="margin: 20px;">HSERDYC</b> (def=0x0)    //    HSE Ready Interrupt Clear
</li>
<li class="content">
[20]<b style="margin: 20px;">PLLRDYC</b> (def=0x0)    //    PLL Ready Interrupt Clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CSSC</b> (def=0x0)    //    Clock security system interrupt clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002100C<b style="margin: 20px;">APB2PRSTR</b>//   APB2 peripheral reset register (RCC_APB2PRSTR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AFIORST</b> (def=0x0)    //    Alternate function I/O reset
</li>
<li class="content">
[2]<b style="margin: 20px;">IOPARST</b> (def=0x0)    //    IO port A reset
</li>
<li class="content">
[4]<b style="margin: 20px;">IOPCRST</b> (def=0x0)    //    IO port C reset
</li>
<li class="content">
[5]<b style="margin: 20px;">IOPDRST</b> (def=0x0)    //    IO port D reset
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1RST</b> (def=0x0)    //    ADC 1 interface reset
</li>
<li class="content">
[11]<b style="margin: 20px;">TIM1RST</b> (def=0x0)    //    TIM1 timer reset
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1RST</b> (def=0x0)    //    SPI 1 reset
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1RST</b> (def=0x0)    //    USART1 reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021010<b style="margin: 20px;">APB1PRSTR</b>//   APB1 peripheral reset register (RCC_APB1PRSTR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2RST</b> (def=0x0)    //    TIM2 reset
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGRST</b> (def=0x0)    //    Window watchdog reset
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1RST</b> (def=0x0)    //    I2C1 reset
</li>
<li class="content">
[28]<b style="margin: 20px;">PWRRST</b> (def=0x0)    //    Power interface reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021014<b style="margin: 20px;">AHBPCENR</b>//   AHB Peripheral Clock enable register (RCC_AHBPCENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DMA1EN</b> (def=0x0)    //    DMA clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SRAMEN</b> (def=0x1)    //    SRAM interface clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021018<b style="margin: 20px;">APB2PCENR</b>//   APB2 peripheral clock enable register (RCC_APB2PCENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AFIOEN</b> (def=0x0)    //    Alternate function I/O clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">IOPAEN</b> (def=0x0)    //    I/O port A clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IOPCEN</b> (def=0x0)    //    I/O port C clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">IOPDEN</b> (def=0x0)    //    I/O port D clock enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1EN</b> (def=0x0)    //    ADC1 interface clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">TIM1EN</b> (def=0x0)    //    TIM1 Timer clock enable
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    SPI 1 clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1EN</b> (def=0x0)    //    USART1 clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002101C<b style="margin: 20px;">APB1PCENR</b>//   APB1 peripheral clock enable register (RCC_APB1PCENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2EN</b> (def=0x0)    //    Timer 2 clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGEN</b> (def=0x0)    //    Window watchdog clock enable
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1EN</b> (def=0x0)    //    I2C 1 clock enable
</li>
<li class="content">
[28]<b style="margin: 20px;">PWREN</b> (def=0x0)    //    Power interface clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021024<b style="margin: 20px;">RSTSCKR</b>//   Control/status register (RCC_RSTSCKR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSION</b> (def=0x0)    //    Internal low speed oscillator enable
</li>
<li class="content">
[1]<b style="margin: 20px;">LSIRDY</b> (def=0x0)    //    Internal low speed oscillator ready
</li>
<li class="content">
[24]<b style="margin: 20px;">RMVF</b> (def=0x0)    //    Remove reset flag
</li>
<li class="content">
[26]<b style="margin: 20px;">PINRSTF</b> (def=0x1)    //    PIN reset flag
</li>
<li class="content">
[27]<b style="margin: 20px;">PORRSTF</b> (def=0x1)    //    POR/PDR reset flag
</li>
<li class="content">
[28]<b style="margin: 20px;">SFTRSTF</b> (def=0x0)    //    Software reset flag
</li>
<li class="content">
[29]<b style="margin: 20px;">IWDGRSTF</b> (def=0x0)    //    Independent watchdog reset flag
</li>
<li class="content">
[30]<b style="margin: 20px;">WWDGRSTF</b> (def=0x0)    //    Window watchdog reset flag
</li>
<li class="content">
[31]<b style="margin: 20px;">LPWRRSTF</b> (def=0x0)    //    Low-power reset flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[19]  <b>RCC</b>    //    Reset and clock control interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40023800<b style="margin: 20px;">EXTEN</b>//  Extend configuration</summary>
<ul>
<li class="content"><details><summary>0x40023800<b style="margin: 20px;">EXTEN_CTR</b>//   Configure the extended control register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">LKUPEN</b> (def=0x0)    //    LOCKUP_Enable
</li>
<li class="content">
[7]<b style="margin: 20px;">LKUPRST</b> (def=0x0)    //    LOCKUP RESET
</li>
<li class="content">
[10]<b style="margin: 20px;">LDO_TRIM</b> (def=0x0)    //    LDO_TRIM
</li>
<li class="content">
[16]<b style="margin: 20px;">OPAEN</b> (def=0x0)    //    OPA Enalbe
</li>
<li class="content">
[17]<b style="margin: 20px;">OPANSEL</b> (def=0x0)    //    OPA negative end channel selection
</li>
<li class="content">
[18]<b style="margin: 20px;">OPAPSEL</b> (def=0x0)    //    OPA positive end channel selection
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">GPIOA</b>// General purpose I/O</summary>
<ul>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010808<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001080C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010810<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010814<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010818<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">GPIOC</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011008<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001100C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011010<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011014<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011018<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011400<b style="margin: 20px;">GPIOD</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011400<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011408<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001140C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011410<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011414<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011418<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">AFIO</b>// Alternate function I/O</summary>
<ul>
<li class="content"><details><summary>0x40010004<b style="margin: 20px;">PCFR1</b>//   AF remap and debug I/O configuration register (AFIO_PCFR1)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SPI1_RM</b> (def=0x0)    //    SPI1 remapping
</li>
<li class="content">
[1]<b style="margin: 20px;">I2C1_RM</b> (def=0x0)    //    I2C1 remapping
</li>
<li class="content">
[2]<b style="margin: 20px;">USART1_RM</b> (def=0x0)    //    USART1 remapping
</li>
<li class="content">
[6:7]<b style="margin: 20px;">TIM1_RM</b> (def=0x0)    //    TIM1 remapping
</li>
<li class="content">
[8:9]<b style="margin: 20px;">TIM2_RM</b> (def=0x0)    //    TIM2 remapping
</li>
<li class="content">
[15]<b style="margin: 20px;">PA12_RM</b> (def=0x0)    //    Port A1/Port A2 mapping on OSCIN/OSCOUT
</li>
<li class="content">
[17]<b style="margin: 20px;">ADC1_ETRGINJ_RM</b> (def=0x0)    //    ADC 1 External trigger injected conversion remapping
</li>
<li class="content">
[18]<b style="margin: 20px;">ADC1_ETRGREG_RM</b> (def=0x0)    //    ADC 1 external trigger regular conversion remapping
</li>
<li class="content">
[21]<b style="margin: 20px;">USART1REMAP1</b> (def=0x0)    //    USART1 remapping
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C1REMAP1</b> (def=0x0)    //    I2C1 remapping
</li>
<li class="content">
[23]<b style="margin: 20px;">TIM1_1_RM</b> (def=0x0)    //    TIM1_CH1 channel selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SWCFG</b> (def=0x0)    //    Serial wire JTAG configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010008<b style="margin: 20px;">EXTICR</b>//   External interrupt configuration register (AFIO_EXTICR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">EXTI0</b> (def=0x0)    //    EXTI0 configuration
</li>
<li class="content">
[2:3]<b style="margin: 20px;">EXTI1</b> (def=0x0)    //    EXTI1 configuration
</li>
<li class="content">
[4:5]<b style="margin: 20px;">EXTI2</b> (def=0x0)    //    EXTI2 configuration
</li>
<li class="content">
[6:7]<b style="margin: 20px;">EXTI3</b> (def=0x0)    //    EXTI3 configuration
</li>
<li class="content">
[8:9]<b style="margin: 20px;">EXTI4</b> (def=0x0)    //    EXTI4 configuration
</li>
<li class="content">
[10:11]<b style="margin: 20px;">EXTI5</b> (def=0x0)    //    EXTI5 configuration
</li>
<li class="content">
[12:13]<b style="margin: 20px;">EXTI6</b> (def=0x0)    //    EXTI6 configuration
</li>
<li class="content">
[14:15]<b style="margin: 20px;">EXTI7</b> (def=0x0)    //    EXTI7 configuration
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">EXTI</b>// EXTI</summary>
<ul>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">INTENR</b>//   Interrupt mask register (EXTI_INTENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Interrupt Mask on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Interrupt Mask on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Interrupt Mask on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Interrupt Mask on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Interrupt Mask on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Interrupt Mask on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Interrupt Mask on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Interrupt Mask on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Interrupt Mask on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Interrupt Mask on line 9
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010404<b style="margin: 20px;">EVENR</b>//   Event mask register (EXTI_EVENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Event Mask on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Event Mask on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Event Mask on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Event Mask on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Event Mask on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Event Mask on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Event Mask on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Event Mask on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Event Mask on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Event Mask on line 9
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010408<b style="margin: 20px;">RTENR</b>//   Rising Trigger selection register (EXTI_RTENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Rising trigger event configuration of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Rising trigger event configuration of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Rising trigger event configuration of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Rising trigger event configuration of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Rising trigger event configuration of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Rising trigger event configuration of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Rising trigger event configuration of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Rising trigger event configuration of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Rising trigger event configuration of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Rising trigger event configuration of line 9
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001040C<b style="margin: 20px;">FTENR</b>//   Falling Trigger selection register (EXTI_FTENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Falling trigger event configuration of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Falling trigger event configuration of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Falling trigger event configuration of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Falling trigger event configuration of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Falling trigger event configuration of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Falling trigger event configuration of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Falling trigger event configuration of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Falling trigger event configuration of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Falling trigger event configuration of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Falling trigger event configuration of line 9
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010410<b style="margin: 20px;">SWIEVR</b>//   Software interrupt event register (EXTI_SWIEVR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWIER0</b> (def=0x0)    //    Software Interrupt on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">SWIER1</b> (def=0x0)    //    Software Interrupt on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">SWIER2</b> (def=0x0)    //    Software Interrupt on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">SWIER3</b> (def=0x0)    //    Software Interrupt on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">SWIER4</b> (def=0x0)    //    Software Interrupt on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">SWIER5</b> (def=0x0)    //    Software Interrupt on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">SWIER6</b> (def=0x0)    //    Software Interrupt on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">SWIER7</b> (def=0x0)    //    Software Interrupt on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">SWIER8</b> (def=0x0)    //    Software Interrupt on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">SWIER9</b> (def=0x0)    //    Software Interrupt on line 9
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010414<b style="margin: 20px;">INTFR</b>//   Pending register (EXTI_INTFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IF0</b> (def=0x0)    //    Pending bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">IF1</b> (def=0x0)    //    Pending bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">IF2</b> (def=0x0)    //    Pending bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">IF3</b> (def=0x0)    //    Pending bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">IF4</b> (def=0x0)    //    Pending bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">IF5</b> (def=0x0)    //    Pending bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">IF6</b> (def=0x0)    //    Pending bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">IF7</b> (def=0x0)    //    Pending bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">IF8</b> (def=0x0)    //    Pending bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">IF9</b> (def=0x0)    //    Pending bit 9
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[20]  <b>EXTI7_0</b>    //    EXTI Line[7:0] interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">DMA1</b>// DMA1 controller</summary>
<ul>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">INTFR</b>//   DMA interrupt status register (DMA_INTFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel 1 Global interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel 1 Half Transfer Complete flag
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel 1 Transfer Error flag
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel 2 Global interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete flag
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel 2 Half Transfer Complete flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel 2 Transfer Error flag
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel 3 Global interrupt flag
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete flag
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel 3 Half Transfer Complete flag
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel 3 Transfer Error flag
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel 4 Global interrupt flag
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete flag
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel 4 Half Transfer Complete flag
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel 4 Transfer Error flag
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel 5 Global interrupt flag
</li>
<li class="content">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel 5 Half Transfer Complete flag
</li>
<li class="content">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel 5 Transfer Error flag
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel 6 Global interrupt flag
</li>
<li class="content">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete flag
</li>
<li class="content">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel 6 Half Transfer Complete flag
</li>
<li class="content">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel 6 Transfer Error flag
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel 7 Global interrupt flag
</li>
<li class="content">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete flag
</li>
<li class="content">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel 7 Half Transfer Complete flag
</li>
<li class="content">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel 7 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020004<b style="margin: 20px;">INTFCR</b>//   DMA interrupt flag clear register (DMA_INTFCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel 1 Global interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel 2 Global interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel 3 Global interrupt clear
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel 4 Global interrupt clear
</li>
<li class="content">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel 5 Global interrupt clear
</li>
<li class="content">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel 6 Global interrupt clear
</li>
<li class="content">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel 7 Global interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete clear
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete clear
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete clear
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete clear
</li>
<li class="content">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete clear
</li>
<li class="content">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete clear
</li>
<li class="content">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel 1 Half Transfer clear
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel 2 Half Transfer clear
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel 3 Half Transfer clear
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel 4 Half Transfer clear
</li>
<li class="content">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel 5 Half Transfer clear
</li>
<li class="content">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel 6 Half Transfer clear
</li>
<li class="content">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel 7 Half Transfer clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel 1 Transfer Error clear
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel 2 Transfer Error clear
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel 3 Transfer Error clear
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel 4 Transfer Error clear
</li>
<li class="content">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel 5 Transfer Error clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel 6 Transfer Error clear
</li>
<li class="content">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel 7 Transfer Error clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020008<b style="margin: 20px;">CFGR1</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002000C<b style="margin: 20px;">CNTR1</b>//   DMA channel 1 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020010<b style="margin: 20px;">PADDR1</b>//   DMA channel 1 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020014<b style="margin: 20px;">MADDR1</b>//   DMA channel 1 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002001C<b style="margin: 20px;">CFGR2</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020020<b style="margin: 20px;">CNTR2</b>//   DMA channel 2 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020024<b style="margin: 20px;">PADDR2</b>//   DMA channel 2 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020028<b style="margin: 20px;">MADDR2</b>//   DMA channel 2 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020030<b style="margin: 20px;">CFGR3</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020034<b style="margin: 20px;">CNTR3</b>//   DMA channel 3 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020038<b style="margin: 20px;">PADDR3</b>//   DMA channel 3 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002003C<b style="margin: 20px;">MADDR3</b>//   DMA channel 3 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020044<b style="margin: 20px;">CFGR4</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020048<b style="margin: 20px;">CNTR4</b>//   DMA channel 4 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002004C<b style="margin: 20px;">PADDR4</b>//   DMA channel 4 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020050<b style="margin: 20px;">MADDR4</b>//   DMA channel 4 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020058<b style="margin: 20px;">CFGR5</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002005C<b style="margin: 20px;">CNTR5</b>//   DMA channel 5 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020060<b style="margin: 20px;">PADDR5</b>//   DMA channel 5 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020064<b style="margin: 20px;">MADDR5</b>//   DMA channel 5 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002006C<b style="margin: 20px;">CFGR6</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020070<b style="margin: 20px;">CNTR6</b>//   DMA channel 6 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020074<b style="margin: 20px;">PADDR6</b>//   DMA channel 6 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020078<b style="margin: 20px;">MADDR6</b>//   DMA channel 6 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020080<b style="margin: 20px;">CFGR7</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020084<b style="margin: 20px;">CNTR7</b>//   DMA channel 7 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020088<b style="margin: 20px;">PADDR7</b>//   DMA channel 7 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002008C<b style="margin: 20px;">MADDR7</b>//   DMA channel 7 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[22]  <b>DMA1_Channel1</b>    //    DMA1 Channel 1 global interrupt</li>
<li>[23]  <b>DMA1_Channel2</b>    //    DMA1 Channel 2 global interrupt</li>
<li>[24]  <b>DMA1_Channel3</b>    //    DMA1 Channel 3 global interrupt</li>
<li>[25]  <b>DMA1_Channel4</b>    //    DMA1 Channel 4 global interrupt</li>
<li>[26]  <b>DMA1_Channel5</b>    //    DMA1 Channel 5 global interrupt</li>
<li>[27]  <b>DMA1_Channel6</b>    //    DMA1 Channel 6 global interrupt</li>
<li>[28]  <b>DMA1_Channel7</b>    //    DMA1 Channel 7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">IWDG</b>// Independent watchdog</summary>
<ul>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">CTLR</b>//   Key register (IWDG_CTLR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">KEY</b> (def=0x0)    //    Key value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003004<b style="margin: 20px;">PSCR</b>//   Prescaler register (IWDG_PSCR)</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">PR</b> (def=0x0)    //    Prescaler divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003008<b style="margin: 20px;">RLDR</b>//   Reload register (IWDG_RLDR)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">RL</b> (def=0xFFF)    //    Watchdog counter reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000300C<b style="margin: 20px;">STATR</b>//   Status register (IWDG_SR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PVU</b> (def=0x0)    //    Watchdog prescaler value update
</li>
<li class="content">
[1]<b style="margin: 20px;">RVU</b> (def=0x0)    //    Watchdog counter reload value update
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">WWDG</b>// Window watchdog</summary>
<ul>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">CTLR</b>//   Control register (WWDG_CR)</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">T</b> (def=0x7F)    //    7-bit counter (MSB to LSB)
</li>
<li class="content">
[7]<b style="margin: 20px;">WDGA</b> (def=0x0)    //    Activation bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C04<b style="margin: 20px;">CFGR</b>//   Configuration register (WWDG_CFR)</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">W</b> (def=0x7F)    //    7-bit window value
</li>
<li class="content">
[7:8]<b style="margin: 20px;">WDGTB</b> (def=0x0)    //    Timer Base
</li>
<li class="content">
[9]<b style="margin: 20px;">EWI</b> (def=0x0)    //    Early Wakeup Interrupt
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C08<b style="margin: 20px;">STATR</b>//   Status register (WWDG_SR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EWIF</b> (def=0x0)    //    Early Wakeup Interrupt Flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[16]  <b>WWDG</b>    //    Window Watchdog interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">TIM1</b>// Advanced timer</summary>
<ul>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C30<b style="margin: 20px;">RPTCR</b>//   repetition counter register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">RPTCR</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C44<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C4C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[34]  <b>TIM1BRK</b>    //    TIM1 Break interrupt</li>
<li>[35]  <b>TIM1UP</b>    //    TIM1 Update interrupt</li>
<li>[36]  <b>TIM1RG</b>    //    TIM1 Trigger and Commutation interrupts</li>
<li>[37]  <b>TIM1CC</b>    //    TIM1 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">TIM2</b>// General purpose timer</summary>
<ul>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000008<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000000C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000010<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000014<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare channel 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare channel 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Compare capture register 1 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare channel 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare channel 2 input selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare channel 4 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare channel 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare channel 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare channel 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare channel 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare channel 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare channel 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare channel 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000002C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000034<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000038<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000003C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000040<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000048<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000004C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[38]  <b>TIM2</b>    //    TIM2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">I2C1</b>// Inter integrated circuit</summary>
<ul>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005404<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005408<b style="margin: 20px;">OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000540C<b style="margin: 20px;">OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005410<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005414<b style="margin: 20px;">STAR1</b>//   Status register 1</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005418<b style="margin: 20px;">STAR2</b>//   Status register 2</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000541C<b style="margin: 20px;">CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[30]  <b>I2C1_EV</b>    //    I2C1 event interrupt</li>
<li>[31]  <b>I2C1_ER</b>    //    I2C1 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">SPI1</b>// Serial peripheral interface</summary>
<ul>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013008<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CHSID</b> (def=0x0)    //    Channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001300C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013010<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013014<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RXCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013018<b style="margin: 20px;">TCRCR</b>//   send CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013024<b style="margin: 20px;">HSCR</b>//   high speed control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed mode read enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[33]  <b>SPI1</b>    //    SPI1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">USART1</b>// Universal synchronous asynchronous receiver transmitter</summary>
<ul>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013804<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001380C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013810<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013814<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013818<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[32]  <b>USART1</b>    //    USART1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">ADC1</b>// Analog to digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012404<b style="margin: 20px;">CTLR1</b>//   control register 1/TKEY_V_CTLR</summary>
<ul>
<li class="content">
[25:26]<b style="margin: 20px;">CALVOL</b> (def=0x0)    //    ADC Calibration voltage selection
</li>
<li class="content">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode enable
</li>
<li class="content">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012408<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON / OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001240C<b style="margin: 20px;">SAMPTR1</b>//   sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP12_TKCG12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012410<b style="margin: 20px;">SAMPTR2</b>//   sample time register 2</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP6_TKCG6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SMP8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SMP9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012414<b style="margin: 20px;">IOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:9]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012418<b style="margin: 20px;">IOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:9]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001241C<b style="margin: 20px;">IOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:9]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012420<b style="margin: 20px;">IOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:9]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012424<b style="margin: 20px;">WDHTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:9]<b style="margin: 20px;">HT</b> (def=0x0)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012428<b style="margin: 20px;">WDLTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:9]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001242C<b style="margin: 20px;">RSQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012430<b style="margin: 20px;">RSQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012434<b style="margin: 20px;">RSQR3</b>//   regular sequence register 3</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012438<b style="margin: 20px;">ISQR</b>//   injected sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001243C<b style="margin: 20px;">IDATAR1</b>//   injected data register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012440<b style="margin: 20px;">IDATAR2</b>//   injected data register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012444<b style="margin: 20px;">IDATAR3</b>//   injected data register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012448<b style="margin: 20px;">IDATAR4</b>//   injected data register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001244C<b style="margin: 20px;">RDATAR</b>//   regular data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012450<b style="margin: 20px;">DLYR</b>//   delay data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DLYVLU</b> (def=0x0)    //    External trigger data delay time configuration
</li>
<li class="content">
[9]<b style="margin: 20px;">DLYSRC</b> (def=0x0)    //    External trigger source delay selection
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[29]  <b>ADC</b>    //    ADC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000D000<b style="margin: 20px;">DBG</b>// Debug support</summary>
<ul>
<li class="content"><details><summary>0xE000D000<b style="margin: 20px;">CR</b>//   DBGMCU_CFGR1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SLEEP</b> (def=0x0)    //    Debug Sleep mode
</li>
<li class="content">
[1]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Debug stop mode
</li>
<li class="content">
[2]<b style="margin: 20px;">STANDBY</b> (def=0x0)    //    Debug standby mode
</li>
<li class="content">
[8]<b style="margin: 20px;">IWDG_STOP</b> (def=0x0)    //    IWDG_STOP
</li>
<li class="content">
[9]<b style="margin: 20px;">WWDG_STOP</b> (def=0x0)    //    WWDG_STOP
</li>
<li class="content">
[12]<b style="margin: 20px;">TIM1_STOP</b> (def=0x0)    //    TIM1_STOP
</li>
<li class="content">
[13]<b style="margin: 20px;">TIM2_STOP</b> (def=0x0)    //    TIM2_STOP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x1FFFF7E0<b style="margin: 20px;">ESIG</b>// Device electronic signature</summary>
<ul>
<li class="content"><details><summary>0x1FFFF7E0<b style="margin: 20px;">FLACAP</b>//   Flash capacity register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">F_SIZE_15_0</b> (def=0x0)    //    Flash size
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x1FFFF7E8<b style="margin: 20px;">UNIID1</b>//   Unique identity 1</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">U_ID</b> (def=0x0)    //    Unique identity[31:0]
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x1FFFF7EC<b style="margin: 20px;">UNIID2</b>//   Unique identity 2</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">U_ID</b> (def=0x0)    //    Unique identity[63:32]
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x1FFFF7F0<b style="margin: 20px;">UNIID3</b>//   Unique identity 3</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">U_ID</b> (def=0x0)    //    Unique identity[95:64]
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022000<b style="margin: 20px;">FLASH</b>// FLASH</summary>
<ul>
<li class="content"><details><summary>0x40022000<b style="margin: 20px;">ACTLR</b>//   Flash key register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">LATENCY</b> (def=0x0)    //    Number of FLASH wait states
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022004<b style="margin: 20px;">KEYR</b>//   Flash key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">KEYR</b> (def=0x0)    //    FPEC key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022008<b style="margin: 20px;">OBKEYR</b>//   Flash option key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">OPTKEY</b> (def=0x0)    //    Option byte key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002200C<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BOOT_LOCK</b> (def=0x1)    //    BOOT lock
</li>
<li class="content">
[14]<b style="margin: 20px;">BOOT_MODE</b> (def=0x0)    //    BOOT mode
</li>
<li class="content">
[5]<b style="margin: 20px;">EOP</b> (def=0x0)    //    End of operation
</li>
<li class="content">
[4]<b style="margin: 20px;">WRPRTERR</b> (def=0x0)    //    Write protection error
</li>
<li class="content">
[0]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022010<b style="margin: 20px;">CTLR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PG</b> (def=0x0)    //    Programming
</li>
<li class="content">
[1]<b style="margin: 20px;">PER</b> (def=0x0)    //    Page Erase
</li>
<li class="content">
[2]<b style="margin: 20px;">MER</b> (def=0x0)    //    Mass Erase
</li>
<li class="content">
[4]<b style="margin: 20px;">OBPG</b> (def=0x0)    //    Option byte programming
</li>
<li class="content">
[5]<b style="margin: 20px;">OBER</b> (def=0x0)    //    Option byte erase
</li>
<li class="content">
[6]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Start
</li>
<li class="content">
[7]<b style="margin: 20px;">LOCK</b> (def=0x1)    //    Lock
</li>
<li class="content">
[9]<b style="margin: 20px;">OBWRE</b> (def=0x0)    //    Option bytes write enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">EOPIE</b> (def=0x0)    //    End of operation interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">FLOCK</b> (def=0x1)    //    Fast programmable lock
</li>
<li class="content">
[16]<b style="margin: 20px;">FTPG</b> (def=0x0)    //    Fast programming
</li>
<li class="content">
[17]<b style="margin: 20px;">FTER</b> (def=0x0)    //    Fast erase
</li>
<li class="content">
[18]<b style="margin: 20px;">BUFLOAD</b> (def=0x0)    //    Buffer load
</li>
<li class="content">
[19]<b style="margin: 20px;">BUFRST</b> (def=0x0)    //    Buffer reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022014<b style="margin: 20px;">ADDR</b>//   Flash address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">FAR</b> (def=0x0)    //    Flash Address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002201C<b style="margin: 20px;">OBR</b>//   Option byte register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OBERR</b> (def=0x0)    //    Option byte error
</li>
<li class="content">
[1]<b style="margin: 20px;">RDPRT</b> (def=0x1)    //    Read protection
</li>
<li class="content">
[2]<b style="margin: 20px;">IWDG_SW</b> (def=0x1)    //    IWDG_SW
</li>
<li class="content">
[4]<b style="margin: 20px;">STANDY_RST</b> (def=0x1)    //    STANDY_RST
</li>
<li class="content">
[5:6]<b style="margin: 20px;">RST_MODE</b> (def=0x3)    //    CFG_RST_MODE
</li>
<li class="content">
[7]<b style="margin: 20px;">STATR_MODE</b> (def=0x1)    //    STATR MODE
</li>
<li class="content">
[10:17]<b style="margin: 20px;">DATA0</b> (def=0xFF)    //    DATA0
</li>
<li class="content">
[18:25]<b style="margin: 20px;">DATA1</b> (def=0xFF)    //    DATA1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022020<b style="margin: 20px;">WPR</b>//   Write protection register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">WRP</b> (def=0xFFFF)    //    Write protect
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022024<b style="margin: 20px;">MODEKEYR</b>//   Mode select register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MODEKEYR</b> (def=0x0)    //    Mode select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022028<b style="margin: 20px;">BOOT_MODEKEYP</b>//   Boot mode key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MODEKEYR</b> (def=0x0)    //    Boot mode key
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[18]  <b>FLASH</b>    //    Flash global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E000<b style="margin: 20px;">PFIC</b>// Programmable Fast Interrupt Controller</summary>
<ul>
<li class="content"><details><summary>0xE000E000<b style="margin: 20px;">ISR1</b>//   Interrupt Status Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">INTENSTA2_3</b> (def=0x3)    //    Interrupt ID Status
</li>
<li class="content">
[12]<b style="margin: 20px;">INTENSTA12</b> (def=0x0)    //    Interrupt ID Status
</li>
<li class="content">
[14]<b style="margin: 20px;">INTENSTA14</b> (def=0x0)    //    Interrupt ID Status
</li>
<li class="content">
[16:31]<b style="margin: 20px;">INTENSTA16_31</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E004<b style="margin: 20px;">ISR2</b>//   Interrupt Status Register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E020<b style="margin: 20px;">IPR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">PENDSTA2_3</b> (def=0x0)    //    PENDSTA
</li>
<li class="content">
[12]<b style="margin: 20px;">PENDSTA12</b> (def=0x0)    //    PENDSTA
</li>
<li class="content">
[14]<b style="margin: 20px;">INTENSTA14</b> (def=0x0)    //    PENDSTA
</li>
<li class="content">
[16:31]<b style="margin: 20px;">INTENSTA16_31</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E024<b style="margin: 20px;">IPR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">PENDSTA32_38</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E040<b style="margin: 20px;">ITHRESDR</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">THRESHOLD</b> (def=0x0)    //    THRESHOLD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E048<b style="margin: 20px;">CFGR</b>//   Interrupt Config Register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">RSTSYS</b> (def=0x0)    //    RESET System
</li>
<li class="content">
[16:31]<b style="margin: 20px;">KEYCODE</b> (def=0x0)    //    KEYCODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E04C<b style="margin: 20px;">GISR</b>//   Interrupt Global Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">NESTSTA</b> (def=0x0)    //    NESTSTA
</li>
<li class="content">
[8]<b style="margin: 20px;">GACTSTA</b> (def=0x0)    //    GACTSTA
</li>
<li class="content">
[9]<b style="margin: 20px;">GPENDSTA</b> (def=0x0)    //    GPENDSTA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E050<b style="margin: 20px;">VTFIDR</b>//   ID Config Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">VTFID0</b> (def=0x0)    //    VTFID0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">VTFID1</b> (def=0x0)    //    VTFID1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E060<b style="margin: 20px;">VTFADDRR0</b>//   Interrupt 0 address Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">VTF0EN</b> (def=0x0)    //    VTF0EN
</li>
<li class="content">
[1:31]<b style="margin: 20px;"> ADDR0</b> (def=0x0)    //     ADDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E064<b style="margin: 20px;">VTFADDRR1</b>//   Interrupt 1 address Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">VTF1EN</b> (def=0x0)    //    VTF1EN
</li>
<li class="content">
[1:31]<b style="margin: 20px;"> ADDR1</b> (def=0x0)    //     ADDR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E100<b style="margin: 20px;">IENR1</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">INTEN12</b> (def=0x0)    //    INTEN12
</li>
<li class="content">
[14]<b style="margin: 20px;">INTEN14</b> (def=0x0)    //    INTEN14
</li>
<li class="content">
[16:31]<b style="margin: 20px;">INTEN16_31</b> (def=0x0)    //    INTEN16_31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E104<b style="margin: 20px;">IENR2</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN32_38
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E180<b style="margin: 20px;">IRER1</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">INTRSET12</b> (def=0x0)    //    INTRSET12
</li>
<li class="content">
[14]<b style="margin: 20px;">INTRSET14</b> (def=0x0)    //    INTRSET14
</li>
<li class="content">
[16:31]<b style="margin: 20px;">INTRSET16_31</b> (def=0x0)    //    INTRSET16_31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E184<b style="margin: 20px;">IRER2</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">INTRSET38_32</b> (def=0x0)    //    INTRSET38_32
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E200<b style="margin: 20px;">IPSR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">PENDSET2_3</b> (def=0x0)    //    PENDSET
</li>
<li class="content">
[12]<b style="margin: 20px;">PENDSET12</b> (def=0x0)    //    PENDSET
</li>
<li class="content">
[14]<b style="margin: 20px;">PENDSET14</b> (def=0x0)    //    PENDSET
</li>
<li class="content">
[16:31]<b style="margin: 20px;">PENDSET16_31</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E204<b style="margin: 20px;">IPSR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">PENDSET32_38</b> (def=0x0)    //    PENDSET32_38
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E280<b style="margin: 20px;">IPRR1</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">PENDRST2_3</b> (def=0x0)    //    PENDRESET
</li>
<li class="content">
[12]<b style="margin: 20px;">PENDRST12</b> (def=0x0)    //    PENDRESET
</li>
<li class="content">
[14]<b style="margin: 20px;">PENDRST14</b> (def=0x0)    //    PENDRESET
</li>
<li class="content">
[16:31]<b style="margin: 20px;">PENDRST16_31</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E284<b style="margin: 20px;">IPRR2</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">PENDRST32_38</b> (def=0x0)    //    PENDRESET32_38
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E300<b style="margin: 20px;">IACTR1</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">IACTS2_3</b> (def=0x0)    //    IACTS
</li>
<li class="content">
[12]<b style="margin: 20px;">IACTS12</b> (def=0x0)    //    IACTS
</li>
<li class="content">
[14]<b style="margin: 20px;">IACTS14</b> (def=0x0)    //    IACTS
</li>
<li class="content">
[16:31]<b style="margin: 20px;">IACTS16_31</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E304<b style="margin: 20px;">IACTR2</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E400<b style="margin: 20px;">IPRIOR0</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E401<b style="margin: 20px;">IPRIOR1</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E402<b style="margin: 20px;">IPRIOR2</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E403<b style="margin: 20px;">IPRIOR3</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E404<b style="margin: 20px;">IPRIOR4</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E405<b style="margin: 20px;">IPRIOR5</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E406<b style="margin: 20px;">IPRIOR6</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E407<b style="margin: 20px;">IPRIOR7</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E408<b style="margin: 20px;">IPRIOR8</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E409<b style="margin: 20px;">IPRIOR9</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40A<b style="margin: 20px;">IPRIOR10</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40B<b style="margin: 20px;">IPRIOR11</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40C<b style="margin: 20px;">IPRIOR12</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40D<b style="margin: 20px;">IPRIOR13</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40E<b style="margin: 20px;">IPRIOR14</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40F<b style="margin: 20px;">IPRIOR15</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E410<b style="margin: 20px;">IPRIOR16</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E411<b style="margin: 20px;">IPRIOR17</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E412<b style="margin: 20px;">IPRIOR18</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E413<b style="margin: 20px;">IPRIOR19</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E414<b style="margin: 20px;">IPRIOR20</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E415<b style="margin: 20px;">IPRIOR21</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E416<b style="margin: 20px;">IPRIOR22</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E417<b style="margin: 20px;">IPRIOR23</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E418<b style="margin: 20px;">IPRIOR24</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E419<b style="margin: 20px;">IPRIOR25</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41A<b style="margin: 20px;">IPRIOR26</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41B<b style="margin: 20px;">IPRIOR27</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41C<b style="margin: 20px;">IPRIOR28</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41D<b style="margin: 20px;">IPRIOR29</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41E<b style="margin: 20px;">IPRIOR30</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41F<b style="margin: 20px;">IPRIOR31</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E420<b style="margin: 20px;">IPRIOR32</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E421<b style="margin: 20px;">IPRIOR33</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E422<b style="margin: 20px;">IPRIOR34</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E423<b style="margin: 20px;">IPRIOR35</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E424<b style="margin: 20px;">IPRIOR36</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E425<b style="margin: 20px;">IPRIOR37</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E426<b style="margin: 20px;">IPRIOR38</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E427<b style="margin: 20px;">IPRIOR39</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E428<b style="margin: 20px;">IPRIOR40</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E429<b style="margin: 20px;">IPRIOR41</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42A<b style="margin: 20px;">IPRIOR42</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42B<b style="margin: 20px;">IPRIOR43</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42C<b style="margin: 20px;">IPRIOR44</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42D<b style="margin: 20px;">IPRIOR45</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42E<b style="margin: 20px;">IPRIOR46</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42F<b style="margin: 20px;">IPRIOR47</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E430<b style="margin: 20px;">IPRIOR48</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E431<b style="margin: 20px;">IPRIOR49</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E432<b style="margin: 20px;">IPRIOR50</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E433<b style="margin: 20px;">IPRIOR51</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E434<b style="margin: 20px;">IPRIOR52</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E435<b style="margin: 20px;">IPRIOR53</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E436<b style="margin: 20px;">IPRIOR54</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E437<b style="margin: 20px;">IPRIOR55</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E438<b style="margin: 20px;">IPRIOR56</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E439<b style="margin: 20px;">IPRIOR57</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43A<b style="margin: 20px;">IPRIOR58</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43B<b style="margin: 20px;">IPRIOR59</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43C<b style="margin: 20px;">IPRIOR60</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43D<b style="margin: 20px;">IPRIOR61</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43E<b style="margin: 20px;">IPRIOR62</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43F<b style="margin: 20px;">IPRIOR63</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED10<b style="margin: 20px;">SCTLR</b>//   System Control Register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">SLEEPONEXIT</b> (def=0x0)    //    SLEEPONEXIT
</li>
<li class="content">
[2]<b style="margin: 20px;">SLEEPDEEP</b> (def=0x0)    //    SLEEPDEEP
</li>
<li class="content">
[3]<b style="margin: 20px;">WFITOWFE</b> (def=0x0)    //    WFITOWFE
</li>
<li class="content">
[4]<b style="margin: 20px;">SEVONPEND</b> (def=0x0)    //    SEVONPEND
</li>
<li class="content">
[5]<b style="margin: 20px;">SETEVENT</b> (def=0x0)    //    SETEVENT
</li>
<li class="content">
[31]<b style="margin: 20px;">SYSRST</b> (def=0x0)    //    SYSRESET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F000<b style="margin: 20px;">STK_CTLR</b>//   System counter control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">STE</b> (def=0x0)    //    System counter enable
</li>
<li class="content">
[1]<b style="margin: 20px;">STIE</b> (def=0x0)    //    System counter interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">STCLK</b> (def=0x0)    //    System selects the clock source
</li>
<li class="content">
[3]<b style="margin: 20px;">STRE</b> (def=0x0)    //    System reload register
</li>
<li class="content">
[4]<b style="margin: 20px;">MODE</b> (def=0x0)    //    System Mode
</li>
<li class="content">
[5]<b style="margin: 20px;">INIT</b> (def=0x0)    //    System Initialization update
</li>
<li class="content">
[31]<b style="margin: 20px;">SWIE</b> (def=0x0)    //    System software triggered interrupts enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F004<b style="margin: 20px;">STK_SR</b>//   System START</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CNTIF</b> (def=0x0)    //    CNTIF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F008<b style="margin: 20px;">STK_CNTL</b>//   System counter low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F010<b style="margin: 20px;">STK_CMPLR</b>//   System compare low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CMP</b> (def=0x0)    //    CMP
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>

  </body>
</html>
