Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\CycloneIV_Projs\niosqs.qsys --block-symbol-file --output-directory=D:\CycloneIV_Projs\niosqs --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading CycloneIV_Projs/niosqs.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding bridge_0 [altera_up_external_bus_to_avalon_bridge 15.0]
Progress: Parameterizing module bridge_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module rs232_0
Progress: Adding spi_0 [altera_avalon_spi 15.0]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: niosqs.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosqs.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosqs.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: niosqs.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: niosqs.spi_0: Interrupt sender spi_0.irq is not connected to an interrupt receiver
Warning: niosqs.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: niosqs.: You have exported the interface rs232_0.avalon_data_receive_source but not its associated reset interface.  Export rs232_0.reset
Warning: niosqs.: You have exported the interface rs232_0.avalon_data_transmit_sink but not its associated reset interface.  Export the driver(s) of rs232_0.reset
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\CycloneIV_Projs\niosqs.qsys --synthesis=VERILOG --output-directory=D:\CycloneIV_Projs\niosqs\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading CycloneIV_Projs/niosqs.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding bridge_0 [altera_up_external_bus_to_avalon_bridge 15.0]
Progress: Parameterizing module bridge_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module rs232_0
Progress: Adding spi_0 [altera_avalon_spi 15.0]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: niosqs.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosqs.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosqs.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: niosqs.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: niosqs.spi_0: Interrupt sender spi_0.irq is not connected to an interrupt receiver
Warning: niosqs.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: niosqs.: You have exported the interface rs232_0.avalon_data_receive_source but not its associated reset interface.  Export rs232_0.reset
Warning: niosqs.: You have exported the interface rs232_0.avalon_data_transmit_sink but not its associated reset interface.  Export the driver(s) of rs232_0.reset
Info: niosqs: Generating niosqs "niosqs" for QUARTUS_SYNTH
Info: Interconnect is inserted between master bridge_0.avalon_master and slave new_sdram_controller_0.s1 because the master has address signal 23 bit wide, but the slave is 22 bit wide.
Info: altpll_0: "niosqs" instantiated altpll "altpll_0"
Info: bridge_0: Starting Generation of External Bus to Avalon Bridge
Info: bridge_0: "niosqs" instantiated altera_up_external_bus_to_avalon_bridge "bridge_0"
Info: jtag_uart_0: Starting RTL generation for module 'niosqs_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosqs_jtag_uart_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0004_jtag_uart_0_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0004_jtag_uart_0_gen//niosqs_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'niosqs_jtag_uart_0'
Info: jtag_uart_0: "niosqs" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'niosqs_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosqs_new_sdram_controller_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0005_new_sdram_controller_0_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0005_new_sdram_controller_0_gen//niosqs_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'niosqs_new_sdram_controller_0'
Info: new_sdram_controller_0: "niosqs" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "niosqs" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosqs_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosqs_onchip_memory2_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0006_onchip_memory2_0_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0006_onchip_memory2_0_gen//niosqs_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosqs_onchip_memory2_0'
Info: onchip_memory2_0: "niosqs" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'niosqs_pio_0'
Info: pio_0:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosqs_pio_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0007_pio_0_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0007_pio_0_gen//niosqs_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'niosqs_pio_0'
Info: pio_0: "niosqs" instantiated altera_avalon_pio "pio_0"
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "niosqs" instantiated altera_up_avalon_rs232 "rs232_0"
Info: spi_0: Starting RTL generation for module 'niosqs_spi_0'
Info: spi_0:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=niosqs_spi_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0009_spi_0_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0009_spi_0_gen//niosqs_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'niosqs_spi_0'
Info: spi_0: "niosqs" instantiated altera_avalon_spi "spi_0"
Info: timer_0: Starting RTL generation for module 'niosqs_timer_0'
Info: timer_0:   Generation command is [exec D:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64//perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosqs_timer_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0010_timer_0_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0010_timer_0_gen//niosqs_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'niosqs_timer_0'
Info: timer_0: "niosqs" instantiated altera_avalon_timer "timer_0"
Info: mm_interconnect_0: "niosqs" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "niosqs" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "niosqs" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosqs" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosqs_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/altera/15.0/quartus/bin64/eperlcmd.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosqs_nios2_gen2_0_cpu --dir=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0013_cpu_gen/ --quartus_bindir=D:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7323_4725365705888843549.dir/0013_cpu_gen//niosqs_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.06.06 14:02:33 (*) Starting Nios II generation
Info: cpu: # 2017.06.06 14:02:33 (*)   Checking for plaintext license.
Info: cpu: # 2017.06.06 14:02:35 (*)   Couldn't query license setup in Quartus directory D:/altera/15.0/quartus/bin64
Info: cpu: # 2017.06.06 14:02:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.06.06 14:02:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.06.06 14:02:35 (*)   Plaintext license not found.
Info: cpu: # 2017.06.06 14:02:35 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.06.06 14:02:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.06.06 14:02:35 (*)   Creating all objects for CPU
Info: cpu: # 2017.06.06 14:02:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.06.06 14:02:36 (*)   Creating plain-text RTL
Info: cpu: # 2017.06.06 14:02:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosqs_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: bridge_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "bridge_0_avalon_master_translator"
Info: new_sdram_controller_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "new_sdram_controller_0_s1_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosqs: Done "niosqs" with 34 modules, 51 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
