# Mon Nov 25 01:15:18 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Delta_Sigma_Design(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Delta_Sigma_Design(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Delta_Sigma_Design(rtl)) with 2 words by 2 bits.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\timer.vhd":26:8:26:9|Removing sequential instance timer_clock_out_sig (in view: work.timerZ0(architecture_timer)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\timer.vhd":26:8:26:9|Boundary register timer_clock_out_sig (in view: work.timerZ0(architecture_timer)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":85:45:85:47|User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_quantized_value[11:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":85:45:85:47|User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_quantized_counter[11:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":113:8:113:9|User-specified initial value defined for instance Delta_Sigma_Converter_0.prdata_sig[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":235:2:235:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.pixels_ready is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":183:2:183:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_counter[10:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":218:2:218:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.pixel_sig[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":149:8:149:9|User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_ctrl_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":183:2:183:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_interrupt is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":235:2:235:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_data3_pixels_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":235:2:235:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_data2_pixels_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":235:2:235:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_data1_pixels_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":235:2:235:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_data0_pixels_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":183:2:183:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_interrupt_last is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":173:2:173:3|User-specified initial value defined for instance Delta_Sigma_Converter_0.analog_FF is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\timer.vhd":26:8:26:9|User-specified initial value defined for instance Nokia5110_Driver_0.SPI_timer.counter[5:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\timer.vhd":26:8:26:9|User-specified initial value defined for instance Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\timer.vhd":26:8:26:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_timer.counter[20:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\timer.vhd":26:8:26:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_timer.timer_indic_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.SPIDO_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":470:8:470:9|User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[8:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.SPIout_byte[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|User-specified initial value defined for instance Nokia5110_Driver_0.prdata_sig[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[8:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.init_step[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.frame_get_bit is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.frame_count[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.screen_finished is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_data[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.refresh_indicator is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.data_command_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.frame_start is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.data_command_queue_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.screen_send is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":452:8:452:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_Y[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":436:8:436:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_X[6:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_C_BLK_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_Vop_set[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_bias_sys[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_temp_ctrl[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_disp_ctrl[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_func_set[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|User-specified initial value defined for instance Nokia5110_Driver_0.Driver_reg_ctrl[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.chip_enable_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|User-specified initial value defined for instance Nokia5110_Driver_0.B_DOUT_sig[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|User-specified initial value defined for instance Nokia5110_Driver_0.A_DOUT_sig[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|User-specified initial value defined for instance Nokia5110_Driver_0.SPICLK_last_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":142:42:142:44|User-specified initial value defined for instance Nokia5110_Driver_0.timer_indicator_last_sig is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Encoding state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|Found counter in view:coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl) instance SMADDR[5:0] 
Encoding state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver))
original code -> new code
   00 -> 0
   10 -> 1
@N: MO225 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|There are no possible illegal states for state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)); safe FSM implementation is not required.
@N: FX403 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":161:11:161:13|Property "block_ram" or "no_rw_check" found for RAM mem_1[7:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":162:11:162:14|Property "block_ram" or "no_rw_check" found for RAM mem2_1[7:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":162:11:162:14|Property "block_ram" or "no_rw_check" found for RAM mem2_1[7:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":162:11:162:14|Property "block_ram" or "no_rw_check" found for RAM mem2_1[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":162:11:162:14|RAM mem2_1[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":162:11:162:14|RAM mem2[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":161:11:161:13|Property "block_ram" or "no_rw_check" found for RAM mem_1[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":161:11:161:13|RAM mem_1[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":161:11:161:13|RAM mem[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance A_DOUT_sig[7] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance A_DOUT_sig[6] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance A_DOUT_sig[5] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance A_DOUT_sig[4] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance A_DOUT_sig[3] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance A_DOUT_sig[2] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance A_DOUT_sig[1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance A_DOUT_sig[0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance B_DOUT_sig[7] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance B_DOUT_sig[6] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance B_DOUT_sig[5] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance B_DOUT_sig[4] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance B_DOUT_sig[3] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance B_DOUT_sig[2] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance B_DOUT_sig[1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":649:12:649:13|Removing sequential instance B_DOUT_sig[0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO161 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|Register bit LCD_reg_Vop_set[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|Register bit LCD_reg_bias_sys[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|Register bit LCD_reg_bias_sys[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|Register bit LCD_reg_bias_sys[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|Register bit LCD_reg_bias_sys[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|Register bit LCD_reg_bias_sys[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|Register bit LCD_reg_temp_ctrl[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|Register bit LCD_reg_temp_ctrl[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|Register bit LCD_reg_temp_ctrl[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|Register bit LCD_reg_temp_ctrl[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|Register bit LCD_reg_temp_ctrl[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|Register bit LCD_reg_temp_ctrl[2] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|Register bit LCD_reg_disp_ctrl[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|Register bit LCD_reg_disp_ctrl[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|Register bit LCD_reg_disp_ctrl[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|Register bit LCD_reg_disp_ctrl[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|Register bit LCD_reg_disp_ctrl[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|Register bit LCD_reg_disp_ctrl[1] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|Register bit LCD_reg_func_set[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|Register bit LCD_reg_func_set[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|Register bit LCD_reg_func_set[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|Register bit LCD_reg_func_set[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|Register bit LCD_reg_func_set[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":430:2:430:3|Removing instance COREABC_C0_0.COREABC_C0_0.INSTR_DATA[7] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.INSTR_DATA[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@N: MO106 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":104:3:104:6|Found ROM COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0[17:0] (in view: work.Delta_Sigma_Design(rtl)) with 53 words by 18 bits.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd":85:45:85:47|Removing sequential instance Delta_Sigma_Converter_0.pwm_quantized_value[0] (in view: work.Delta_Sigma_Design(rtl)) because it does not drive other instances.
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.screen_send (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_BLK_sig (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.frame_get_bit (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIDO_sig (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_State_1[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":142:42:142:44|Local TMR implemented on sequential instance Nokia5110_Driver_0.timer_indicator_last_sig (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPICLK_last_sig (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.chip_enable_sig (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.data_command_queue_sig (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.frame_start_1 (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.data_command_sig (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.refresh_indicator (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.screen_finished_1 (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_temp_ctrl[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_disp_ctrl[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":349:8:349:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_disp_ctrl[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_func_set[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_func_set[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":332:8:332:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_func_set[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.Driver_reg_ctrl[7] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.Driver_reg_ctrl[6] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.Driver_reg_ctrl[5] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.Driver_reg_ctrl[4] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.Driver_reg_ctrl[3] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.Driver_reg_ctrl[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.Driver_reg_ctrl[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":297:8:297:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.Driver_reg_ctrl[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_Vop_set[6] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_Vop_set[5] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_Vop_set[4] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_Vop_set[3] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_Vop_set[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_Vop_set[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":400:8:400:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_Vop_set[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_bias_sys[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_bias_sys[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":384:8:384:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_bias_sys[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":368:8:368:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_temp_ctrl[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":452:8:452:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_Y_1[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":452:8:452:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_Y_1[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":436:8:436:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_X[6] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":436:8:436:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_X[5] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":436:8:436:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_X[4] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":436:8:436:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_X[3] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":436:8:436:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_X[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":436:8:436:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_X[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":436:8:436:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_X[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":452:8:452:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_Y_1[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[7] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[6] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[5] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[4] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[3] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIout_byte[7] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIout_byte[6] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIout_byte[5] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIout_byte[4] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIout_byte[3] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIout_byte[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIout_byte[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.SPIout_byte[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_data[7] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_data[6] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_data[5] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_data[4] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_data[3] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_data[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_data[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":416:8:416:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.LCD_reg_mem_data[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[3] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.init_step[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.init_step[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.init_step[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.frame_count[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.frame_count[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.frame_count[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":470:8:470:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":470:8:470:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.prdata_sig[7] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.prdata_sig[6] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.prdata_sig[5] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.prdata_sig[4] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.prdata_sig[3] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.prdata_sig[2] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.prdata_sig[1] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":253:8:253:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.prdata_sig[0] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[8] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[7] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[6] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[5] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":506:8:506:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[4] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":470:8:470:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[8] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":470:8:470:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[7] (in view: work.Delta_Sigma_Design(rtl))
@N: MF539 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd":470:8:470:9|Local TMR implemented on sequential instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[6] (in view: work.Delta_Sigma_Design(rtl))

Only the first 100 messages of id 'MF539' are reported. To see all messages use 'report_messages -log C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synlog\Delta_Sigma_Design_fpga_mapper.srr -id MF539' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MF539} -count unlimited' in the Tcl shell.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 158MB peak: 168MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -0.63ns		1213 /       809
   2		0h:00m:02s		     0.71ns		1115 /       809
   3		0h:00m:02s		     0.99ns		1117 /       809
@N: FP130 |Promoting Net Board_J7_c[3] on CLKINT  I_449 
@N: FP130 |Promoting Net Nokia5110_Driver_0.rstn_i_i on CLKINT  I_450 
@N: FP130 |Promoting Net Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig_i on CLKINT  I_451 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 168MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 168MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 837 clock pin(s) of sequential element(s)
0 instances converted, 837 sequential instances remain driven by gated/generated clocks

=============================================================================================================================== Gated/Generated Clocks ===============================================================================================================================
Clock Tree ID     Driving Element                                                   Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST                                      CCC                    465        Nokia5110_Driver_0.uSRAM_A_ADDR_sig_tmr3[2]       Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST                                      CCC                    306        Delta_Sigma_Converter_0.pwm_counter_tmr3[6]       Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig_voter_SYN_VL     CFG3                   66         Nokia5110_Driver_0.LCD_timer.counter_tmr3[15]     No clocks found on inputs                                                                                     
======================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 136MB peak: 168MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synwork\Delta_Sigma_Design_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 168MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 161MB peak: 168MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 168MB)

@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.
@W: MT420 |Found inferred clock timerZ1|timer_clock_out_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Nokia5110_Driver_0.SPI_timer.CLK_SPI_sig.
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 25 01:15:23 2019
#


Top view:               Delta_Sigma_Design
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\designer\Delta_Sigma_Design\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.279

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     129.5 MHz     10.000        7.721         2.279     inferred     Inferred_clkgroup_0
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     100.0 MHz     175.0 MHz     10.000        5.714         4.286     inferred     Inferred_clkgroup_2
timerZ1|timer_clock_out_sig_inferred_clock        100.0 MHz     239.2 MHz     10.000        4.180         5.820     inferred     Inferred_clkgroup_1
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      2.279  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
timerZ1|timer_clock_out_sig_inferred_clock     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
timerZ1|timer_clock_out_sig_inferred_clock     timerZ1|timer_clock_out_sig_inferred_clock     |  10.000      5.820  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  |  10.000      4.286  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                                       Arrival          
Instance                                                             Reference                                         Type         Pin           Net               Time        Slack
                                                                     Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[2]     0.108       2.279
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[4]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[1]     0.108       2.286
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r1c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[0]     RD_r1c0[0]        1.747       2.363
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r0c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[0]     RD_r0c0[0]        1.747       2.485
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[2]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[2]      0.108       2.564
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r1c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[4]     RD_r1c0[4]        1.747       2.609
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[1]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[1]      0.108       2.619
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[0]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[0]      0.108       2.637
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r1c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[7]     RD_r1c0[7]        1.747       2.647
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r0c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[4]     RD_r0c0[4]        1.747       2.732
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                  Required          
Instance                                     Reference                                         Type     Pin     Net                    Time         Slack
                                             Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_std_accum_zero     9.745        2.279
COREABC_C0_0.COREABC_C0_0.STD_ACCUM_ZERO     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_std_accum_zero     9.745        2.279
COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[7]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]          9.745        3.209
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_NEG      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]          9.745        3.209
COREABC_C0_0.COREABC_C0_0.STD_ACCUM_NEG      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]          9.745        3.209
Delta_Sigma_Converter_0.prdata_sig[0]        FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       prdata_sig_8[0]        9.745        3.236
Delta_Sigma_Converter_0.prdata_sig[1]        FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       prdata_sig_8[1]        9.745        3.236
Delta_Sigma_Converter_0.prdata_sig[2]        FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       prdata_sig_8[2]        9.745        3.236
Delta_Sigma_Converter_0.prdata_sig[3]        FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       prdata_sig_8[3]        9.745        3.236
Delta_Sigma_Converter_0.prdata_sig[4]        FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       prdata_sig_8[4]        9.745        3.236
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.466
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.279

    Number of logic level(s):                7
    Starting point:                          COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5] / Q
    Ending point:                            COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5]             SLE      Q        Out     0.108     0.108       -         
INSTR_SCMD[2]                                                  Net      -        -       1.127     -           14        
COREABC_C0_0.COREABC_C0_0.un6_readram                          CFG2     B        In      -         1.235       -         
COREABC_C0_0.COREABC_C0_0.un6_readram                          CFG2     Y        Out     0.164     1.399       -         
un6_readram                                                    Net      -        -       0.815     -           4         
COREABC_C0_0.COREABC_C0_0.un3_readram                          CFG4     D        In      -         2.214       -         
COREABC_C0_0.COREABC_C0_0.un3_readram                          CFG4     Y        Out     0.317     2.531       -         
un3_readram                                                    Net      -        -       1.339     -           37        
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg_RNIMG9V[5]     CFG3     C        In      -         3.870       -         
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg_RNIMG9V[5]     CFG3     Y        Out     0.226     4.096       -         
ACCUM_NEXT_sm0                                                 Net      -        -       0.855     -           5         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m2[0]                     CFG3     C        In      -         4.951       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m2[0]                     CFG3     Y        Out     0.226     5.177       -         
ACCUM_NEXT_m2[0]                                               Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT[0]                        CFG4     C        In      -         5.425       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT[0]                        CFG4     Y        Out     0.210     5.635       -         
ACCUM_NEXT[0]                                                  Net      -        -       0.497     -           2         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero_RNO_0             CFG4     D        In      -         6.132       -         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero_RNO_0             CFG4     Y        Out     0.317     6.449       -         
un1_std_accum_zero_1                                           Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero                   CFG4     D        In      -         6.697       -         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero                   CFG4     Y        Out     0.271     6.969       -         
un1_std_accum_zero                                             Net      -        -       0.497     -           2         
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO                       SLE      D        In      -         7.466       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 7.721 is 2.095(27.1%) logic and 5.626(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                                    Arrival          
Instance                                                Reference                                         Type     Pin     Net                                      Time        Slack
                                                        Clock                                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Delta_Sigma_Converter_0.pwm_quantized_value[1]          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_valuevl_andbuf_out_2       0.087       4.286
Delta_Sigma_Converter_0.pwm_quantized_value_tmr2[1]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_value_tmr2[1]              0.087       4.324
Delta_Sigma_Converter_0.pwm_quantized_value[2]          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_valuevl_andbuf_out_1       0.087       4.386
Delta_Sigma_Converter_0.pwm_quantized_value_tmr3[1]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_value_tmr3[1]              0.087       4.412
Delta_Sigma_Converter_0.pwm_quantized_value_tmr2[2]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_value_tmr2[2]              0.087       4.425
Delta_Sigma_Converter_0.pwm_quantized_value[5]          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_valuevl_andbuf_out_9       0.087       4.469
Delta_Sigma_Converter_0.pwm_quantized_counter[1]        FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_countervl_andbuf_out_5     0.108       4.472
Delta_Sigma_Converter_0.pwm_quantized_value_tmr2[5]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_value_tmr2[5]              0.087       4.507
Delta_Sigma_Converter_0.pwm_quantized_value[6]          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_valuevl_andbuf_out_8       0.087       4.512
Delta_Sigma_Converter_0.pwm_quantized_value_tmr3[2]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       pwm_quantized_value_tmr3[2]              0.087       4.512
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                               Required          
Instance                                       Reference                                         Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------
Delta_Sigma_Converter_0.pixel_sig[20]          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[20]     9.745        4.286
Delta_Sigma_Converter_0.pixel_sig[24]          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[24]     9.745        4.286
Delta_Sigma_Converter_0.pixel_sig_tmr2[20]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[20]     9.745        4.286
Delta_Sigma_Converter_0.pixel_sig_tmr2[24]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[24]     9.745        4.286
Delta_Sigma_Converter_0.pixel_sig_tmr3[20]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[20]     9.745        4.286
Delta_Sigma_Converter_0.pixel_sig_tmr3[24]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[24]     9.745        4.286
Delta_Sigma_Converter_0.pixel_sig[21]          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[21]     9.745        4.326
Delta_Sigma_Converter_0.pixel_sig[25]          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[25]     9.745        4.326
Delta_Sigma_Converter_0.pixel_sig_tmr2[21]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[21]     9.745        4.326
Delta_Sigma_Converter_0.pixel_sig_tmr2[25]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       pixel_sig_0[25]     9.745        4.326
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.459
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.286

    Number of logic level(s):                6
    Starting point:                          Delta_Sigma_Converter_0.pwm_quantized_value[1] / Q
    Ending point:                            Delta_Sigma_Converter_0.pixel_sig[20] / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
Delta_Sigma_Converter_0.pwm_quantized_value[1]                            SLE      Q        Out     0.087     0.087       -         
pwm_quantized_valuevl_andbuf_out_2                                        Net      -        -       0.248     -           1         
Delta_Sigma_Converter_0.pwm_quantized_value_voter_SYN_VL[1]               CFG3     C        In      -         0.336       -         
Delta_Sigma_Converter_0.pwm_quantized_value_voter_SYN_VL[1]               CFG3     Y        Out     0.203     0.539       -         
pwm_quantized_value[1]                                                    Net      -        -       0.497     -           2         
Delta_Sigma_Converter_0.pwm_quantized_value_voter_SYN_VL_RNIQI05[1]       CFG4     D        In      -         1.036       -         
Delta_Sigma_Converter_0.pwm_quantized_value_voter_SYN_VL_RNIQI05[1]       CFG4     Y        Out     0.326     1.362       -         
m1_0_a2_3                                                                 Net      -        -       0.248     -           1         
Delta_Sigma_Converter_0.pwm_quantized_value_voter_SYN_VL_RNI7SG7[3]       CFG3     C        In      -         1.611       -         
Delta_Sigma_Converter_0.pwm_quantized_value_voter_SYN_VL_RNI7SG7[3]       CFG3     Y        Out     0.210     1.820       -         
N_65_mux                                                                  Net      -        -       0.896     -           6         
Delta_Sigma_Converter_0.pwm_quantized_value_voter_SYN_VL_RNISD1A_0[7]     CFG3     C        In      -         2.716       -         
Delta_Sigma_Converter_0.pwm_quantized_value_voter_SYN_VL_RNISD1A_0[7]     CFG3     Y        Out     0.223     2.939       -         
N_199                                                                     Net      -        -       0.977     -           8         
Delta_Sigma_Converter_0.pixel_sig_0_RNO[20]                               CFG4     D        In      -         3.916       -         
Delta_Sigma_Converter_0.pixel_sig_0_RNO[20]                               CFG4     Y        Out     0.326     4.242       -         
N_171                                                                     Net      -        -       0.248     -           1         
Delta_Sigma_Converter_0.pixel_sig_0[20]                                   CFG3     C        In      -         4.491       -         
Delta_Sigma_Converter_0.pixel_sig_0[20]                                   CFG3     Y        Out     0.223     4.714       -         
pixel_sig_0[20]                                                           Net      -        -       0.745     -           3         
Delta_Sigma_Converter_0.pixel_sig[20]                                     SLE      D        In      -         5.459       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 5.714 is 1.854(32.4%) logic and 3.860(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: timerZ1|timer_clock_out_sig_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                                    Arrival          
Instance                                          Reference                                      Type     Pin     Net                         Time        Slack
                                                  Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Nokia5110_Driver_0.LCD_timer.counter[0]           timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       countervl_andbuf_out_13     0.087       5.820
Nokia5110_Driver_0.LCD_timer.counter[5]           timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       countervl_andbuf_out_8      0.087       5.851
Nokia5110_Driver_0.LCD_timer.counter_tmr2[0]      timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       counter_tmr2_0[0]           0.087       5.859
Nokia5110_Driver_0.LCD_timer.counter_tmr2[5]      timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       counter_tmr2_0[5]           0.087       5.889
Nokia5110_Driver_0.LCD_timer.counter[9]           timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       countervl_andbuf_out_4      0.108       5.910
Nokia5110_Driver_0.LCD_timer.counter[10]          timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       countervl_andbuf_out_3      0.087       5.919
Nokia5110_Driver_0.LCD_timer.counter_tmr3[0]      timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       counter_tmr3_0[0]           0.087       5.946
Nokia5110_Driver_0.LCD_timer.counter_tmr2[9]      timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       counter_tmr2[9]             0.108       5.956
Nokia5110_Driver_0.LCD_timer.counter[15]          timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       countervl_andbuf_out_19     0.087       5.958
Nokia5110_Driver_0.LCD_timer.counter_tmr2[10]     timerZ1|timer_clock_out_sig_inferred_clock     SLE      Q       counter_tmr2[10]            0.087       5.958
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                              Required          
Instance                                              Reference                                      Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Nokia5110_Driver_0.LCD_timer.timer_indic_sig          timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       timer_indic_sig_0     9.745        5.820
Nokia5110_Driver_0.LCD_timer.timer_indic_sig_tmr2     timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       timer_indic_sig_0     9.745        5.820
Nokia5110_Driver_0.LCD_timer.timer_indic_sig_tmr3     timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       timer_indic_sig_0     9.745        5.820
Nokia5110_Driver_0.LCD_timer.counter[7]               timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[7]          9.745        5.841
Nokia5110_Driver_0.LCD_timer.counter[10]              timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[10]         9.745        5.841
Nokia5110_Driver_0.LCD_timer.counter[15]              timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[15]         9.745        5.841
Nokia5110_Driver_0.LCD_timer.counter[17]              timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[17]         9.745        5.841
Nokia5110_Driver_0.LCD_timer.counter[18]              timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[18]         9.745        5.841
Nokia5110_Driver_0.LCD_timer.counter[19]              timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[19]         9.745        5.841
Nokia5110_Driver_0.LCD_timer.counter[20]              timerZ1|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[20]         9.745        5.841
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.925
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.820

    Number of logic level(s):                4
    Starting point:                          Nokia5110_Driver_0.LCD_timer.counter[0] / Q
    Ending point:                            Nokia5110_Driver_0.LCD_timer.timer_indic_sig / D
    The start point is clocked by            timerZ1|timer_clock_out_sig_inferred_clock [rising] on pin CLK
    The end   point is clocked by            timerZ1|timer_clock_out_sig_inferred_clock [rising] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
Nokia5110_Driver_0.LCD_timer.counter[0]                            SLE      Q        Out     0.087     0.087       -         
countervl_andbuf_out_13                                            Net      -        -       0.248     -           1         
Nokia5110_Driver_0.LCD_timer.counter_voter_SYN_VL[0]               CFG3     C        In      -         0.336       -         
Nokia5110_Driver_0.LCD_timer.counter_voter_SYN_VL[0]               CFG3     Y        Out     0.203     0.539       -         
counter[0]                                                         Net      -        -       0.815     -           4         
Nokia5110_Driver_0.LCD_timer.counter_voter_SYN_VL_RNI1P7S[14]      CFG4     D        In      -         1.354       -         
Nokia5110_Driver_0.LCD_timer.counter_voter_SYN_VL_RNI1P7S[14]      CFG4     Y        Out     0.271     1.625       -         
m31_8                                                              Net      -        -       0.248     -           1         
Nokia5110_Driver_0.LCD_timer.counter_voter_SYN_VL_RNI1H3T2[10]     CFG3     B        In      -         1.873       -         
Nokia5110_Driver_0.LCD_timer.counter_voter_SYN_VL_RNI1H3T2[10]     CFG3     Y        Out     0.165     2.038       -         
m31_10                                                             Net      -        -       0.977     -           8         
Nokia5110_Driver_0.LCD_timer.timer_indic_sig_0                     CFG4     B        In      -         3.015       -         
Nokia5110_Driver_0.LCD_timer.timer_indic_sig_0                     CFG4     Y        Out     0.165     3.179       -         
timer_indic_sig_0                                                  Net      -        -       0.745     -           3         
Nokia5110_Driver_0.LCD_timer.timer_indic_sig                       SLE      D        In      -         3.925       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 4.180 is 1.146(27.4%) logic and 3.034(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                         Required          
Instance                         Reference     Type     Pin                Net                                                    Time         Slack
                                 Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            FCCC_C0_0.FCCC_C0_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ                     RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       1.117     -           1         
FCCC_C0_0.FCCC_C0_0.CCC_INST                           CCC                RCOSC_25_50MHZ     In      -         1.117       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 168MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 168MB)

---------------------------------------
Resource Usage Report for Delta_Sigma_Design 

Mapping to part: m2s010tq144std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          5 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           7 uses
CFG2           76 uses
CFG3           575 uses
CFG4           365 uses

Carry cells:
ARI1            91 uses - used for arithmetic functions
ARI1            2 uses - used for Wide-Mux implementation
Total ARI1      93 uses


Sequential Cells: 
SLE            809 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 21
I/O primitives: 19
INBUF_DIFF     1 use
OUTBUF         18 uses


Global Clock Buffers: 5

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 10 of 22 (45%)

Total LUTs:    1116

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 360; LUTs = 360;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  809 + 360 + 0 + 0 = 1169;
Total number of LUTs after P&R:  1116 + 360 + 0 + 0 = 1476;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 36MB peak: 168MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Mon Nov 25 01:15:24 2019

###########################################################]
