vlib work

vlog -timescale 1ns/1ns ALU.v

vsim ALU

log {/*}

add wave {/*}

force {SW[7: 0]} 2#00000011
force {KEY[2: 0]} 2#000 0, 2#001 10, 2#010 20, 2#011 30, 2#100 40, 2#101 50 -r 60
run 60ns

force {SW[7: 0]} 2#00110000
force {KEY[2: 0]} 2#000 0, 2#001 10, 2#010 20, 2#011 30, 2#100 40, 2#101 50 -r 60
run 60ns

force {SW[7: 0]} 2#01010101
force {KEY[2: 0]} 2#000 0, 2#001 10, 2#010 20, 2#011 30, 2#100 40, 2#101 50 -r 60
run 60ns
