{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1871, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 5, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.019054317846894264, "power__switching__total": 0.01005028747022152, "power__leakage__total": 4.7048317242115445e-07, "power__total": 0.02910507656633854, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.069905, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.069905, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.698235, "timing__setup__ws__corner:nom_tt_025C_5v00": 0.809384, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 45, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.126557, "clock__skew__worst_setup": 0.126557, "timing__hold__ws": 0.318416, "timing__setup__ws": -6.796343, "timing__hold__tns": 0.0, "timing__setup__tns": -861.322144, "timing__hold__wns": 0.0, "timing__setup__wns": -6.796343, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 201, "timing__setup_r2r_vio__count": 201, "design__die__bbox": "0.0 0.0 284.69 302.61", "design__core__bbox": "6.72 15.68 277.76 286.16", "design__io": 109, "design__die__area": 86150, "design__core__area": 73310.9, "design__instance__area": 35410.8, "design__instance__count__stdcell": 1871, "design__instance__area__stdcell": 35410.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.483022, "design__instance__utilization__stdcell": 0.483022, "floorplan__design__io": 107, "design__io__hpwl": 17875209, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 41677.4, "design__violations": 0, "design__instance__count__setup_buffer": 20, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 1338, "route__net__special": 2, "route__drc_errors__iter:1": 390, "route__wirelength__iter:1": 46497, "route__drc_errors__iter:2": 66, "route__wirelength__iter:2": 46150, "route__drc_errors__iter:3": 46, "route__wirelength__iter:3": 46183, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 46136, "route__drc_errors": 0, "route__wirelength": 46136, "route__vias": 7701, "route__vias__singlecut": 7701, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 566.94, "timing__unannotated_nets__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 5, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.12055, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.12055, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.921664, "timing__setup__ws__corner:nom_ss_125C_4v50": -6.624859, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -286.522095, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -6.624859, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 67, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 67, "timing__unannotated_nets__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 5, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.046986, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.046986, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.323322, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.118272, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 5, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.066666, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.066666, "timing__hold__ws__corner:min_tt_025C_5v00": 0.691187, "timing__setup__ws__corner:min_tt_025C_5v00": 0.891488, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 5, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.115409, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.115409, "timing__hold__ws__corner:min_ss_125C_4v50": 0.941659, "timing__setup__ws__corner:min_ss_125C_4v50": -6.481542, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -277.163635, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -6.481542, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 67, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 67, "timing__unannotated_nets__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 5, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.044629, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.044629, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.318416, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.171412, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 5, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.073676, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.073676, "timing__hold__ws__corner:max_tt_025C_5v00": 0.70675, "timing__setup__ws__corner:max_tt_025C_5v00": 0.711379, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 5, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.126557, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.126557, "timing__hold__ws__corner:max_ss_125C_4v50": 0.898354, "timing__setup__ws__corner:max_ss_125C_4v50": -6.796343, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -297.636414, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -6.796343, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 67, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 67, "timing__unannotated_nets__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 5, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.049704, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.049704, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.329183, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.05458, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99094, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00180346, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00905594, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.0018, "ir__drop__worst": 0.00906, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}