m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation
Ppack_tb
Z0 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z1 DPx4 work 3 pkg 0 22 ^QW<V?>jb42oTTd>3;CSl3
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 11
w1745266984
Z5 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/pack_tb_header.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/pack_tb_header.vhd
l0
L7 1
V<ESKV55BgFD^4KnVWfi323
!s100 Q>4UJh19`c1f[jH9bO[0m0
Z6 OV;C;2020.1;71
32
b1
Z7 !s110 1745267011
!i10b 1
Z8 !s108 1745267011.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/pack_tb_header.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/pack_tb_header.vhd|
!i113 1
Z9 o-work work -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Bbody
Z11 DPx4 work 7 pack_tb 0 22 <ESKV55BgFD^4KnVWfi323
R0
R1
R2
R3
R4
!i122 12
w1711660441
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/pack_tb_body.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/pack_tb_body.vhd
l0
L7 1
V1QAI50iOLbXM=b_z2HmYB0
!s100 H7TLlMmRZ>YoVAkdkhfb10
R6
32
R7
!i10b 1
R8
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/pack_tb_body.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/pack_tb_body.vhd|
!i113 1
R9
R10
Ppkg
R0
R2
R3
R4
!i122 9
Z12 w1735680982
R5
Z13 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/src/lib/pkg.vhd
Z14 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/src/lib/pkg.vhd
l0
L9 1
V^QW<V?>jb42oTTd>3;CSl3
!s100 <FcJBG9aikjo^Ym800R3d2
R6
32
b1
Z15 !s110 1745267010
!i10b 1
Z16 !s108 1745267010.000000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/src/lib/pkg.vhd|
Z18 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/src/lib/pkg.vhd|
!i113 1
R9
R10
Bbody
R1
R0
R2
R3
R4
!i122 9
l0
L37 1
V^_Io0WW?3ReO3]zTld2@R0
!s100 hLC>^E[[f_G<CkXk=LC<<3
R6
32
R15
!i10b 1
R16
R17
R18
!i113 1
R9
R10
Esdram_controller
Z19 w1735681156
R1
R0
R2
R3
R4
!i122 10
R5
Z20 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/src/lib/sdram_controller.vhd
Z21 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/src/lib/sdram_controller.vhd
l0
L11 1
V_Vd:318dFGOIlG8c]1nZK2
!s100 8;>V@hV?KhADNCgeFO?Z[3
R6
32
R15
!i10b 1
R16
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/src/lib/sdram_controller.vhd|
Z23 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/src/lib/sdram_controller.vhd|
!i113 1
R9
R10
Asdram_controller_rtl
R1
R0
R2
R3
R4
Z24 DEx4 work 16 sdram_controller 0 22 _Vd:318dFGOIlG8c]1nZK2
!i122 10
l131
L49 365
VS>C9]:[igzZVJQ]kF<8E`2
!s100 [Meg?HAUCW0:4>_QDaM_g3
R6
32
R15
!i10b 1
R16
R22
R23
!i113 1
R9
R10
Esdram_controller_tb
Z25 w1745266959
R11
R0
R1
R2
R3
R4
!i122 13
R5
Z26 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/sdram_controller_tb.vhd
Z27 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/sdram_controller_tb.vhd
l0
L8 1
VTfcfBHI_h:IDIa[B`SOVa1
!s100 >KjX6R?VgG>ecc223QEdi2
R6
32
R7
!i10b 1
R8
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/sdram_controller_tb.vhd|
Z29 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/sdram_controller_tb.vhd|
!i113 1
R9
R10
Asdram_controller_behav
Z30 DEx4 work 11 sdram_model 0 22 3oe=f_Mi8jhd?bM:6<R;N0
R11
R0
R1
R2
R3
R4
Z31 DEx4 work 19 sdram_controller_tb 0 22 TfcfBHI_h:IDIa[B`SOVa1
!i122 13
l24
Z32 L11 89
Z33 Vi12AZ@gEcLeWRa5Y:jHnD2
Z34 !s100 a51lG633z[RD70mW@k;WM3
R6
32
R7
!i10b 1
R8
R28
R29
!i113 1
R9
R10
Esdram_model
Z35 w1745266968
R11
R0
R1
R2
R3
R4
!i122 12
R5
Z36 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/sdram_behavioural_model/sdram_model.vhd
Z37 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/sdram_behavioural_model/sdram_model.vhd
l0
L8 1
V3oe=f_Mi8jhd?bM:6<R;N0
!s100 ]68[PX[a;egfX176d9aeA2
R6
32
R7
!i10b 1
R8
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/sdram_behavioural_model/sdram_model.vhd|
Z39 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P13_SDRAM/simulation/testbench/sdram_behavioural_model/sdram_model.vhd|
!i113 1
R9
R10
Asdram_model_behav
R24
R11
R0
R1
R2
R3
R4
R30
!i122 12
l36
L29 98
VEf7JM5Wk8QMf7DU9c70Vb1
!s100 P^?>371a`N>dGz^XRD?U32
R6
32
R7
!i10b 1
R8
R38
R39
!i113 1
R9
R10
