module pipepc (npc,wpcir,clock,resetn,pc);
	input [31:0] npc;
	input wpcir,clock,resetn;
	output [31:0] pc;
	reg [31:0] pc;
	
	always @ (negedge resetn or posedge clock)
	begin
		if(wpcir==0) 
		begin
			if(resetn==0) begin
				q <= -4;
			end else begin
				q <= npc;
			end
		end
	end
endmodule
